Fitter report for myqam
Sun Jun 14 21:59:41 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. |BoardTst|myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Jun 14 21:59:41 2020           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; myqam                                           ;
; Top-level Entity Name              ; BoardTst                                        ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C7                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,847 / 114,480 ( 2 % )                         ;
;     Total combinational functions  ; 2,059 / 114,480 ( 2 % )                         ;
;     Dedicated logic registers      ; 2,596 / 114,480 ( 2 % )                         ;
; Total registers                    ; 2596                                            ;
; Total pins                         ; 33 / 529 ( 6 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 459,812 / 3,981,312 ( 12 % )                    ;
; Embedded Multiplier 9-bit elements ; 8 / 532 ( 2 % )                                 ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
+----------------------------+-------------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; LEDG0        ; Incomplete set of assignments ;
; DA[0]        ; Incomplete set of assignments ;
; DA[1]        ; Incomplete set of assignments ;
; DA[2]        ; Incomplete set of assignments ;
; DA[3]        ; Incomplete set of assignments ;
; DA[4]        ; Incomplete set of assignments ;
; DA[5]        ; Incomplete set of assignments ;
; DA[6]        ; Incomplete set of assignments ;
; DA[7]        ; Incomplete set of assignments ;
; DA[8]        ; Incomplete set of assignments ;
; DA[9]        ; Incomplete set of assignments ;
; DA[10]       ; Incomplete set of assignments ;
; DA[11]       ; Incomplete set of assignments ;
; DA[12]       ; Incomplete set of assignments ;
; DA[13]       ; Incomplete set of assignments ;
; DB[0]        ; Incomplete set of assignments ;
; DB[1]        ; Incomplete set of assignments ;
; DB[2]        ; Incomplete set of assignments ;
; DB[3]        ; Incomplete set of assignments ;
; DB[4]        ; Incomplete set of assignments ;
; DB[5]        ; Incomplete set of assignments ;
; DB[6]        ; Incomplete set of assignments ;
; DB[7]        ; Incomplete set of assignments ;
; DB[8]        ; Incomplete set of assignments ;
; DB[9]        ; Incomplete set of assignments ;
; DB[10]       ; Incomplete set of assignments ;
; DB[11]       ; Incomplete set of assignments ;
; DB[12]       ; Incomplete set of assignments ;
; DB[13]       ; Incomplete set of assignments ;
; FPGA_CLK_A_N ; Incomplete set of assignments ;
; FPGA_CLK_A_P ; Incomplete set of assignments ;
; Rst          ; Incomplete set of assignments ;
+--------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                               ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------+------------------+-----------------------+
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[0]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[3]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[5]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[6]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[7]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[8]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out[9]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[0]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[0]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[0]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[0]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[1]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[1]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[1]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[1]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[2]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[2]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[2]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[2]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[3]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[3]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[3]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[3]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[4]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[4]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[4]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[4]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[5]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[5]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[5]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[5]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[6]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[6]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[6]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[6]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[7]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[7]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[7]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[7]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[8]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[8]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[8]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[8]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[9]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ; DATAB            ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[9]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[9]~_Duplicate_1        ; Q                ;                       ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out[9]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ; DATAB            ;                       ;
+-----------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4846 ) ; 0.00 % ( 0 / 4846 )        ; 0.00 % ( 0 / 4846 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4846 ) ; 0.00 % ( 0 / 4846 )        ; 0.00 % ( 0 / 4846 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3336 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1281 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/class/class36/prj/output_files/myqam.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 2,847 / 114,480 ( 2 % )      ;
;     -- Combinational with no register       ; 251                          ;
;     -- Register only                        ; 788                          ;
;     -- Combinational with a register        ; 1808                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 285                          ;
;     -- 3 input functions                    ; 1249                         ;
;     -- <=2 input functions                  ; 525                          ;
;     -- Register only                        ; 788                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 1044                         ;
;     -- arithmetic mode                      ; 1015                         ;
;                                             ;                              ;
; Total registers*                            ; 2,596 / 117,053 ( 2 % )      ;
;     -- Dedicated logic registers            ; 2,596 / 114,480 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 224 / 7,155 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 33 / 529 ( 6 % )             ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; Global signals                              ; 5                            ;
; M9Ks                                        ; 58 / 432 ( 13 % )            ;
; Total block memory bits                     ; 459,812 / 3,981,312 ( 12 % ) ;
; Total block memory implementation bits      ; 534,528 / 3,981,312 ( 13 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 532 ( 2 % )              ;
; PLLs                                        ; 1 / 4 ( 25 % )               ;
; Global clocks                               ; 5 / 20 ( 25 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 1.2% / 1.2% / 1.1%           ;
; Peak interconnect usage (total/H/V)         ; 15.2% / 15.4% / 15.0%        ;
; Maximum fan-out                             ; 1783                         ;
; Highest non-global fan-out                  ; 1783                         ;
; Total fan-out                               ; 16226                        ;
; Average fan-out                             ; 3.03                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ; Low                            ;
;                                             ;                       ;                        ;                                ;                                ;
; Total logic elements                        ; 1837 / 114480 ( 2 % ) ; 152 / 114480 ( < 1 % ) ; 858 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 74                    ; 62                     ; 115                            ; 0                              ;
;     -- Register only                        ; 389                   ; 24                     ; 375                            ; 0                              ;
;     -- Combinational with a register        ; 1374                  ; 66                     ; 368                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;                                ;
;     -- 4 input functions                    ; 32                    ; 53                     ; 200                            ; 0                              ;
;     -- 3 input functions                    ; 1060                  ; 36                     ; 153                            ; 0                              ;
;     -- <=2 input functions                  ; 356                   ; 39                     ; 130                            ; 0                              ;
;     -- Register only                        ; 389                   ; 24                     ; 375                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;                                ;
;     -- normal mode                          ; 536                   ; 120                    ; 388                            ; 0                              ;
;     -- arithmetic mode                      ; 912                   ; 8                      ; 95                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total registers                             ; 1763                  ; 90                     ; 743                            ; 0                              ;
;     -- Dedicated logic registers            ; 1763 / 114480 ( 2 % ) ; 90 / 114480 ( < 1 % )  ; 743 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total LABs:  partially or completely used   ; 147 / 7155 ( 2 % )    ; 12 / 7155 ( < 1 % )    ; 76 / 7155 ( 1 % )              ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ; 0                              ;
; I/O pins                                    ; 33                    ; 0                      ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 532 ( 2 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 1060                  ; 0                      ; 458752                         ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                      ; 516096                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 2 / 432 ( < 1 % )     ; 0 / 432 ( 0 % )        ; 56 / 432 ( 12 % )              ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )         ; 1 / 24 ( 4 % )                 ; 2 / 24 ( 8 % )                 ;
;                                             ;                       ;                        ;                                ;                                ;
; Connections                                 ;                       ;                        ;                                ;                                ;
;     -- Input Connections                    ; 1779                  ; 133                    ; 1150                           ; 1                              ;
;     -- Registered Input Connections         ; 1769                  ; 100                    ; 785                            ; 0                              ;
;     -- Output Connections                   ; 1041                  ; 212                    ; 34                             ; 1776                           ;
;     -- Registered Output Connections        ; 56                    ; 212                    ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;                                ;
;     -- Total Connections                    ; 10845                 ; 911                    ; 5912                           ; 1784                           ;
;     -- Registered Connections               ; 5210                  ; 665                    ; 3534                           ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; External Connections                        ;                       ;                        ;                                ;                                ;
;     -- Top                                  ; 4                     ; 122                    ; 917                            ; 1777                           ;
;     -- sld_hub:auto_hub                     ; 122                   ; 20                     ; 203                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 917                   ; 203                    ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1777                  ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;                                ;
;     -- Input Ports                          ; 5                     ; 45                     ; 152                            ; 1                              ;
;     -- Output Ports                         ; 44                    ; 62                     ; 71                             ; 3                              ;
;     -- Bidir Ports                          ; 2                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                      ; 11                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                     ; 57                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                      ; 16                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                     ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 16                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                     ; 31                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                     ; 45                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                     ; 59                             ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK  ; Y2    ; 2        ; 0            ; 36           ; 14           ; 458                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Rst  ; R24   ; 5        ; 115          ; 35           ; 21           ; 1783                  ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DA[0]  ; U28   ; 5        ; 115          ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[10] ; P28   ; 6        ; 115          ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[11] ; P27   ; 6        ; 115          ; 44           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[12] ; J24   ; 6        ; 115          ; 63           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[13] ; J23   ; 6        ; 115          ; 63           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[1]  ; U27   ; 5        ; 115          ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[2]  ; R28   ; 5        ; 115          ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[3]  ; R27   ; 5        ; 115          ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[4]  ; V26   ; 5        ; 115          ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[5]  ; V25   ; 5        ; 115          ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[6]  ; L28   ; 6        ; 115          ; 47           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[7]  ; L27   ; 6        ; 115          ; 48           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[8]  ; J26   ; 6        ; 115          ; 51           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA[9]  ; J25   ; 6        ; 115          ; 51           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[0]  ; R21   ; 5        ; 115          ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[10] ; T26   ; 5        ; 115          ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[11] ; T25   ; 5        ; 115          ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[12] ; R26   ; 5        ; 115          ; 33           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[13] ; R25   ; 5        ; 115          ; 33           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[1]  ; P21   ; 5        ; 115          ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[2]  ; P26   ; 6        ; 115          ; 40           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[3]  ; P25   ; 6        ; 115          ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[4]  ; N26   ; 6        ; 115          ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[5]  ; N25   ; 6        ; 115          ; 45           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[6]  ; L22   ; 6        ; 115          ; 62           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[7]  ; L21   ; 6        ; 115          ; 62           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[8]  ; U26   ; 5        ; 115          ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DB[9]  ; U25   ; 5        ; 115          ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG0  ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; FPGA_CLK_A_N ; G24   ; 6        ; 115          ; 69           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; FPGA_CLK_A_P ; G23   ; 6        ; 115          ; 69           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P26      ; DIFFIO_R24n, INIT_DONE      ; Use as regular IO        ; DB[2]                   ; Dual Purpose Pin          ;
; P25      ; DIFFIO_R24p, CRC_ERROR      ; Use as regular IO        ; DB[3]                   ; Dual Purpose Pin          ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; DA[10]                  ; Dual Purpose Pin          ;
; P27      ; DIFFIO_R23p, CLKUSR         ; Use as regular IO        ; DA[11]                  ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 73 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 15 / 65 ( 23 % ) ; 2.5V          ; --           ;
; 6        ; 16 / 58 ( 28 % ) ; 2.5V          ; --           ;
; 7        ; 1 / 72 ( 1 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG0                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; FPGA_CLK_A_P                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G24      ; 397        ; 6        ; FPGA_CLK_A_N                                              ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; DA[13]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J24      ; 386        ; 6        ; DA[12]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J25      ; 365        ; 6        ; DA[9]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J26      ; 364        ; 6        ; DA[8]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; DB[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 384        ; 6        ; DB[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; DA[7]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L28      ; 357        ; 6        ; DA[6]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; DB[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 351        ; 6        ; DB[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; DB[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; DB[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 345        ; 6        ; DB[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P27      ; 350        ; 6        ; DA[11]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P28      ; 349        ; 6        ; DA[10]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; DB[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; Rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; DB[13]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R26      ; 326        ; 5        ; DB[12]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R27      ; 329        ; 5        ; DA[3]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R28      ; 328        ; 5        ; DA[2]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; DB[11]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T26      ; 322        ; 5        ; DB[10]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; DB[9]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U26      ; 314        ; 5        ; DB[8]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U27      ; 318        ; 5        ; DA[1]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U28      ; 317        ; 5        ; DA[0]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; DA[5]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V26      ; 306        ; 5        ; DA[4]                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLK                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; pll_inst|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 50.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 50.0 MHz                                                            ;
; Nominal VCO frequency         ; 600.0 MHz                                                           ;
; VCO post scale K counter      ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 208 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 25.0 MHz                                                            ;
; Freq max lock                 ; 54.18 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 12                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 27                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                  ;
; Bandwidth type                ; Medium                                                              ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLK                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 25  ; 8.0 MHz          ; 0 (0 ps)       ; 0.60 (208 ps)    ; 50/50      ; C0      ; 75            ; 38/37 Odd  ; --            ; 1       ; 0       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 4    ; 25  ; 8.0 MHz          ; 180 (62500 ps) ; 0.60 (208 ps)    ; 50/50      ; C1      ; 75            ; 38/37 Odd  ; --            ; 38      ; 4       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |BoardTst                                                                                                                               ; 2847 (42)   ; 2596 (42)                 ; 0 (0)         ; 459812      ; 58   ; 8            ; 0       ; 4         ; 33   ; 0            ; 251 (1)      ; 788 (25)          ; 1808 (15)        ; |BoardTst                                                                                                                                                                                                                                                                                                                                            ; BoardTst                                ; work         ;
;    |myqam:myqam|                                                                                                                        ; 1796 (21)   ; 1721 (14)                 ; 0 (0)         ; 1060        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 73 (7)       ; 364 (0)           ; 1359 (14)        ; |BoardTst|myqam:myqam                                                                                                                                                                                                                                                                                                                                ; myqam                                   ; work         ;
;       |BitTrans:BitTrans|                                                                                                               ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 0 (0)            ; |BoardTst|myqam:myqam|BitTrans:BitTrans                                                                                                                                                                                                                                                                                                              ; BitTrans                                ; work         ;
;       |CodeMap:CodeMap|                                                                                                                 ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 9 (9)            ; |BoardTst|myqam:myqam|CodeMap:CodeMap                                                                                                                                                                                                                                                                                                                ; CodeMap                                 ; work         ;
;       |fir_lpf:fir_lpfi|                                                                                                                ; 773 (0)     ; 768 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 169 (0)           ; 602 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi                                                                                                                                                                                                                                                                                                               ; fir_lpf                                 ; fir_lpf      ;
;          |fir_lpf_0002:fir_lpf_inst|                                                                                                    ; 773 (0)     ; 768 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 169 (0)           ; 602 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst                                                                                                                                                                                                                                                                                     ; fir_lpf_0002                            ; fir_lpf      ;
;             |fir_lpf_0002_ast:fir_lpf_0002_ast_inst|                                                                                    ; 773 (0)     ; 768 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 169 (0)           ; 602 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst                                                                                                                                                                                                                                              ; fir_lpf_0002_ast                        ; fir_lpf      ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                                                                         ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                               ; auk_dspip_avalon_streaming_source_hpfir ; fir_lpf      ;
;                |fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                 ; 754 (712)   ; 749 (706)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 150 (108)         ; 602 (602)        ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                       ; fir_lpf_0002_rtl_core                   ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12                                                                                                                                          ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|                                                                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12                                                                                                                                          ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|                                                                     ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 1 (1)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16                                                                                                                                       ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr10|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr14|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr17|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr18|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr21|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr24|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr27|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr28|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr29|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr30|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr31|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr32|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;       |fir_lpf:fir_lpfq|                                                                                                                ; 789 (0)     ; 787 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 183 (0)           ; 605 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq                                                                                                                                                                                                                                                                                                               ; fir_lpf                                 ; fir_lpf      ;
;          |fir_lpf_0002:fir_lpf_inst|                                                                                                    ; 789 (0)     ; 787 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 183 (0)           ; 605 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst                                                                                                                                                                                                                                                                                     ; fir_lpf_0002                            ; fir_lpf      ;
;             |fir_lpf_0002_ast:fir_lpf_0002_ast_inst|                                                                                    ; 789 (0)     ; 787 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 183 (0)           ; 605 (0)          ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst                                                                                                                                                                                                                                              ; fir_lpf_0002_ast                        ; fir_lpf      ;
;                |auk_dspip_avalon_streaming_source_hpfir:source|                                                                         ; 19 (19)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 1 (1)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                               ; auk_dspip_avalon_streaming_source_hpfir ; fir_lpf      ;
;                |fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|                                                                 ; 771 (738)   ; 768 (735)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 165 (132)         ; 605 (605)        ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                       ; fir_lpf_0002_rtl_core                   ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12                                                                                                                                          ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12                                                                                                                                          ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|                                                                     ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16                                                                                                                                       ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr10|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr14|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr17|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr18|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr1|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr21|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr24|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr27|                                                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr28|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr29|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr30|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr31|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr32|                                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32                                                                                                                                                 ; dspba_delay                             ; fir_lpf      ;
;                   |dspba_delay:u0_m0_wo0_wi0_r0_delayr7|                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |BoardTst|myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7                                                                                                                                                  ; dspba_delay                             ; fir_lpf      ;
;       |mult19_10:mult19_10i|                                                                                                            ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10i                                                                                                                                                                                                                                                                                                           ; mult19_10                               ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                                                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                               ; lpm_mult                                ; work         ;
;             |mult_g6p:auto_generated|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated                                                                                                                                                                                                                                                       ; mult_g6p                                ; work         ;
;       |mult19_10:mult19_10q|                                                                                                            ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10q                                                                                                                                                                                                                                                                                                           ; mult19_10                               ; work         ;
;          |lpm_mult:lpm_mult_component|                                                                                                  ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                                                               ; lpm_mult                                ; work         ;
;             |mult_g6p:auto_generated|                                                                                                   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated                                                                                                                                                                                                                                                       ; mult_g6p                                ; work         ;
;       |nco:nco|                                                                                                                         ; 176 (0)     ; 117 (0)                   ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 2 (0)             ; 116 (0)          ; |BoardTst|myqam:myqam|nco:nco                                                                                                                                                                                                                                                                                                                        ; nco                                     ; nco          ;
;          |nco_nco_ii_0:nco_ii_0|                                                                                                        ; 176 (0)     ; 117 (0)                   ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 2 (0)             ; 116 (0)          ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0                                                                                                                                                                                                                                                                                                  ; nco_nco_ii_0                            ; nco          ;
;             |asj_altqmcpipe:ux000|                                                                                                      ; 3 (1)       ; 3 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000                                                                                                                                                                                                                                                                             ; asj_altqmcpipe                          ; nco          ;
;                |lpm_add_sub:acc|                                                                                                        ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                                                                                                                                                                                                                             ; lpm_add_sub                             ; work         ;
;                   |add_sub_45i:auto_generated|                                                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_45i:auto_generated                                                                                                                                                                                                                                  ; add_sub_45i                             ; work         ;
;             |asj_dxx:ux002|                                                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002                                                                                                                                                                                                                                                                                    ; asj_dxx                                 ; nco          ;
;             |asj_dxx_g:ux001|                                                                                                           ; 18 (18)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 16 (16)          ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001                                                                                                                                                                                                                                                                                  ; asj_dxx_g                               ; nco          ;
;             |asj_nco_as_m_cen:ux0120|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120                                                                                                                                                                                                                                                                          ; asj_nco_as_m_cen                        ; nco          ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0                                                                                                                                                                                                                                         ; altsyncram                              ; work         ;
;                   |altsyncram_2k91:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2k91:auto_generated                                                                                                                                                                                                          ; altsyncram_2k91                         ; work         ;
;             |asj_nco_as_m_cen:ux0121|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121                                                                                                                                                                                                                                                                          ; asj_nco_as_m_cen                        ; nco          ;
;                |altsyncram:altsyncram_component0|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0                                                                                                                                                                                                                                         ; altsyncram                              ; work         ;
;                   |altsyncram_tj91:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18          ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_tj91:auto_generated                                                                                                                                                                                                          ; altsyncram_tj91                         ; work         ;
;             |asj_nco_mob_rw:ux122|                                                                                                      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122                                                                                                                                                                                                                                                                             ; asj_nco_mob_rw                          ; nco          ;
;             |asj_nco_mob_rw:ux123|                                                                                                      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123                                                                                                                                                                                                                                                                             ; asj_nco_mob_rw                          ; nco          ;
;             |segment_arr_tdl:tdl|                                                                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl                                                                                                                                                                                                                                                                              ; segment_arr_tdl                         ; nco          ;
;             |segment_sel:rot|                                                                                                           ; 58 (58)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 20 (20)          ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot                                                                                                                                                                                                                                                                                  ; segment_sel                             ; nco          ;
;             |sid_2c_1p:sid2c|                                                                                                           ; 56 (56)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (56)          ; |BoardTst|myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c                                                                                                                                                                                                                                                                                  ; sid_2c_1p                               ; nco          ;
;       |source:source|                                                                                                                   ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |BoardTst|myqam:myqam|source:source                                                                                                                                                                                                                                                                                                                  ; source                                  ; work         ;
;          |bit_source:bit_source|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|source:source|bit_source:bit_source                                                                                                                                                                                                                                                                                            ; bit_source                              ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component                                                                                                                                                                                                                                                            ; altsyncram                              ; work         ;
;                |altsyncram_b091:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated                                                                                                                                                                                                                             ; altsyncram_b091                         ; work         ;
;       |upsample:upsample|                                                                                                               ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |BoardTst|myqam:myqam|upsample:upsample                                                                                                                                                                                                                                                                                                              ; upsample                                ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                                  ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |BoardTst|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 24 (0)            ; 66 (0)           ; |BoardTst|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 24 (0)            ; 66 (0)           ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 24 (0)            ; 66 (0)           ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 90 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 24 (3)            ; 66 (0)           ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 21 (0)            ; 66 (0)           ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (106)   ; 85 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (47)      ; 21 (20)           ; 66 (40)          ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |BoardTst|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 858 (58)    ; 743 (56)                  ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (2)      ; 375 (56)          ; 368 (0)          ; |BoardTst|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 800 (0)     ; 687 (0)                   ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 319 (0)           ; 368 (0)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 800 (233)   ; 687 (200)                 ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (33)     ; 319 (141)         ; 368 (56)         ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 90 (88)     ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 58 (58)           ; 31 (1)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                              ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                              ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (0)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                 ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                              ; work         ;
;                |altsyncram_g124:auto_generated|                                                                                         ; 3 (1)       ; 1 (1)                     ; 0 (0)         ; 458752      ; 56   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated                                                                                                                                                 ; altsyncram_g124                         ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 6 (6)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 118 (118)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 13 (13)           ; 73 (73)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 165 (1)     ; 156 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 98 (0)            ; 58 (1)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 140 (0)     ; 140 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 84 (0)            ; 56 (0)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 84 (84)     ; 84 (84)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 84 (84)           ; 0 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56 (0)      ; 56 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 56 (0)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                               ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                               ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 20 (10)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 10 (0)            ; 1 (1)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                            ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 126 (9)     ; 111 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 111 (0)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                             ; work         ;
;                   |cntr_jgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                             ; cntr_jgi                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                             ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                             ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                             ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 29 (29)          ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |BoardTst|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; LEDG0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[8]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[9]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[10]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[11]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[12]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[13]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_CLK_A_N ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_CLK_A_P ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CLK          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Rst          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK_A_N                                                                                                                                                                                                                    ;                   ;         ;
; FPGA_CLK_A_P                                                                                                                                                                                                                    ;                   ;         ;
; CLK                                                                                                                                                                                                                             ;                   ;         ;
; Rst                                                                                                                                                                                                                             ;                   ;         ;
;      - r_DiffB[0]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[1]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[2]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[3]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[4]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[5]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[6]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[7]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[8]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[9]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffB[10]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffB[11]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffB[12]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffB[13]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffA[0]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[1]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[2]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[3]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[4]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[5]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[6]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[7]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[8]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[9]                                                                                                                                                                                                               ; 1                 ; 6       ;
;      - r_DiffA[10]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffA[11]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffA[12]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DiffA[13]                                                                                                                                                                                                              ; 1                 ; 6       ;
;      - r_DA[0]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[1]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[2]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[3]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[4]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[5]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[6]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[7]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[8]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[9]                                                                                                                                                                                                                  ; 1                 ; 6       ;
;      - r_DA[10]                                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - r_DA[11]                                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - r_DA[12]                                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - r_DA[13]                                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg[0]                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|dxxrv[3]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[7]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[17]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[18]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[19]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[20]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[8]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[9]                                                                                                                                                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[10]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[11]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[12]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[13]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[14]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[15]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|r_douttem[16]                                                                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[17]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[17]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[17]                                        ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[0]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[0]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[1]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[1]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[2]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[2]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[3]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[3]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[4]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[4]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[5]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[5]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[6]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[6]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[7]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[7]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[8]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[8]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_2c[9]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_2c[9]                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add4_0_o[17]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[18]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[18]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_0_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add3_1_o[16]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_0_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_3_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_1_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add2_2_o[15]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_7_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_1_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_2_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_6_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_5_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_3_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_4_o[14]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[10]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[10]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[11]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[12]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[3]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[4]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[5]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[6]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[7]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_15_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[8]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[8]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[9]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[10]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[10]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[10]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[11]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[11]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[12]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[12]                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_7_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_9_o[13]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[8]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[8]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[9]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[10]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[11]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[11]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[8]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[8]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[9]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[10]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[11]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[11]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[14]                                                                                                                                             ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w[13]                                                                                                                                             ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[0]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[1]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[2]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[3]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[4]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[5]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[6]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[7]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[8]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|source:source|r_addr[9]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[0]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[1]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[2]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[3]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[4]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[5]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[6]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[7]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o[8]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[0]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[1]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[2]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[3]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[4]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[5]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[6]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[7]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o[8]                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~0                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~1                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~2                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~3                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~4                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~5                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~6                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~7                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~8                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux123|data_out~9                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add5_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~0                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~1                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~2                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~3                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~4                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~5                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~6                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~7                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~8                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122|data_out~9                                                                                                                                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|cos_o~10                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_32_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_sel:rot|sin_o~10                                                                                                                                                       ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][2] ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot~0                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~0                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~0                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot~1                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot~2                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~1                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~1                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~2                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~2                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~3                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~3                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~4                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~4                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~5                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~5                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~6                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~6                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~7                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~7                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_rom_d~8                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_rom_d~8                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[0][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][0] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][2] ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~0                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~0                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~0                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~1                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~2                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~1                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~1                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~2                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~2                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~3                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~3                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~4                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~4                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~5                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~5                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~6                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~6                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~7                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~7                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|cos_reg~8                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c|sin_reg~8                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[1][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add1_0_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][0] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~3                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~4                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~5                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[2][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_3_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_1_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_4_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_6_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_8_o[0]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_11_o[0]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_12_o[0]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[0]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_0_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][0] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~6                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~7                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~8                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[1]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[1]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_2_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_5_o[2]                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_14_o[2]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[3]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[4]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[3][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[5]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[6]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[7]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_13_o[9]                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[0]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[0]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[0]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_sub_3_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_sub_3_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[0]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[0]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|delay_signals[0][0]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|delay_signals[0][1]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][0] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|delay_signals[0][2]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][1]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~9                                                                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~10                                                                                                                                             ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|segment_arr~11                                                                                                                                             ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_2_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_2_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|delay_signals[0][1]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_5_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr31_q_12|delay_signals[0][2]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_add_5_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][1] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_delayr28_q_12|delay_signals[0][1]    ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_add_5_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_16|delay_signals[4][2] ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_add_5_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_29_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_2_add_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_5_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_3_o[7]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_3_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_add_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_3_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_3_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[9]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[10]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]                                ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30|delay_signals[0][0]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31|delay_signals[0][0]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32|delay_signals[0][0]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][0]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[8]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo~0                                                                                                                                                         ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo~1                                                                                                                                                         ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|dxxpdo~2                                                                                                                                                         ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr17|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr31|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr30|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_5_sub_0_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_15_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_27_sub_0_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][1]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr32|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_3_add_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr28|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_sub_1_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr1|delay_signals[0][2]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr29|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_6_sub_1_o[6]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[2]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[1]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_9_sub_1_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_10_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_22_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_23_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_26_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr27|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[3]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr24|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr10|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr7|delay_signals[0][1]            ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[4]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_13_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_1_o[7]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_19_sub_1_o[6]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_7_add_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_8_sub_3_o[5]                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_11_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_12_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[1]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][2]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_20_sub_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_21_add_1_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_24_sub_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_25_add_3_o[5]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_17_sub_3_o[4]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[2]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr14|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_14_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_18_add_3_o[3]                                 ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|it[0]                                                                                                                                                                                        ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|upsample:upsample|r_up_i[0]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|upsample:upsample|r_up_q[1]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|upsample:upsample|r_up_q[2]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx:ux002|phi_dither_out_w~2                                                                                                                                               ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_45i:auto_generated|pipeline_dffe[36]                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_45i:auto_generated|pipeline_dffe[35]                                                                                              ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr18|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|upsample:upsample|r_up_i[1]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_wi0_r0_delayr21|delay_signals[0][1]           ; 1                 ; 6       ;
;      - myqam:myqam|upsample:upsample|r_up_i[2]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|r_count[2]                                                                                                                                                                                   ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|r_count[1]                                                                                                                                                                                   ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|r_count[0]                                                                                                                                                                                   ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|qt[1]                                                                                                                                                                                        ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|qt[2]                                                                                                                                                                                        ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|it[1]                                                                                                                                                                                        ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|it[2]                                                                                                                                                                                        ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|code[0]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|code[1]                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|Dd                                                                                                                                                                                           ; 1                 ; 6       ;
;      - myqam:myqam|CodeMap:CodeMap|Dc                                                                                                                                                                                           ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~0                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~1                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~2                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~3                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_code[0]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_code[1]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_code[3]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_code[2]                                                                                                                                                                                  ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~4                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_din1                                                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_din3                                                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|BitTrans:BitTrans|r_din2                                                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~5                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~6                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|source:source|clk_half1                                                                                                                                                                                      ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~7                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~8                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~9                                                                                                                                                     ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~10                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~11                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~12                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~13                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_dxx_g:ux001|lsfr_reg~14                                                                                                                                                    ; 1                 ; 6       ;
;      - myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|phi_int_arr_reg[35]~feeder                                                                                                                                ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_Y2             ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_Y2             ; 457     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; Rst                                                                                                                                                                                                                                                                                                                                                         ; PIN_R24            ; 1783    ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 488     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y37_N0     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|CodeMap:CodeMap|it[0]                                                                                                                                                                                                                                                                                                                           ; FF_X61_Y36_N9      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|CodeMap:CodeMap|r_count[0]                                                                                                                                                                                                                                                                                                                      ; FF_X61_Y36_N31     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|fir_lpf:fir_lpfi|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]                                                                                                                                                                   ; FF_X62_Y39_N11     ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_add0_10_o[0]                                                                                                                                                                           ; FF_X63_Y35_N17     ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|fir_lpf:fir_lpfq|fir_lpf_0002:fir_lpf_inst|fir_lpf_0002_ast:fir_lpf_0002_ast_inst|fir_lpf_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_16_sub_1_o[12]                                                                                                                                                                   ; FF_X67_Y39_N29     ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl|seg_rot[1]                                                                                                                                                                                                                                                                                    ; FF_X49_Y35_N19     ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|source:source|half                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X63_Y33_N8  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; myqam:myqam|upsample:upsample|Equal0~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X61_Y32_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                             ; PLL_1              ; 1773    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X54_Y42_N3      ; 26      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X52_Y42_N20 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X49_Y42_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X55_Y42_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X52_Y42_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X56_Y43_N16 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X57_Y43_N17     ; 63      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X57_Y43_N15     ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X56_Y43_N24 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15              ; LCCOMB_X49_Y42_N26 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X49_Y42_N28 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~17      ; LCCOMB_X49_Y42_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X50_Y42_N16 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X49_Y42_N18 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X55_Y42_N31     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X54_Y42_N31     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X55_Y42_N1      ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X54_Y42_N27     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X54_Y42_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X53_Y41_N25     ; 31      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X52_Y42_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X66_Y44_N0  ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X66_Y44_N10 ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|decode_jsa:decode2|eq_node[0]                                                                                                                                    ; LCCOMB_X66_Y44_N24 ; 28      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|decode_jsa:decode2|eq_node[1]                                                                                                                                    ; LCCOMB_X66_Y44_N4  ; 28      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X73_Y43_N28 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X68_Y43_N4  ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X68_Y43_N22 ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X58_Y43_N17     ; 266     ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                               ; LCCOMB_X73_Y47_N28 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X73_Y43_N18 ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X73_Y43_N2  ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X65_Y42_N0  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X63_Y43_N0  ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4]~0                                                         ; LCCOMB_X63_Y43_N22 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X65_Y42_N12 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X65_Y43_N2  ; 1       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                                               ; LCCOMB_X63_Y43_N28 ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X63_Y43_N18 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X56_Y41_N26 ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X56_Y41_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~5                                                                                                                                                                                                         ; LCCOMB_X56_Y41_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X69_Y45_N28 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]~34                                                                                                                                                                                                                          ; LCCOMB_X69_Y45_N24 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X68_Y43_N14 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X68_Y43_N18 ; 112     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                                                   ; PIN_Y2         ; 457     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y37_N0 ; 488     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                       ; PLL_1          ; 1773    ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                       ; PLL_1          ; 2       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X58_Y43_N17 ; 266     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------+---------------------+
; Name      ; Fan-Out             ;
+-----------+---------------------+
; Rst~input ; 1783                ;
+-----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2k91:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; Single Clock ; 128          ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1152   ; 2                           ; 9                           ; --                          ; --                          ; 18                  ; 1    ; nco_nco_ii_0_sin.hex ; M9K_X51_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; myqam:myqam|nco:nco|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_tj91:auto_generated|ALTSYNCRAM                                                          ; AUTO ; ROM              ; Single Clock ; 128          ; 9            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1152   ; 2                           ; 9                           ; --                          ; --                          ; 18                  ; 1    ; nco_nco_ii_0_cos.hex ; M9K_X51_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; Single Clock ; 1024         ; 1            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1024   ; 1024                        ; 1                           ; --                          ; --                          ; 1024                ; 1    ; bit.mif              ; M9K_X64_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 28           ; 16384        ; 28           ; yes                    ; no                      ; yes                    ; no                      ; 458752 ; 16384                       ; 28                          ; 16384                       ; 28                          ; 458752              ; 56   ; None                 ; M9K_X78_Y34_N0, M9K_X78_Y35_N0, M9K_X78_Y32_N0, M9K_X78_Y33_N0, M9K_X78_Y38_N0, M9K_X78_Y39_N0, M9K_X78_Y40_N0, M9K_X104_Y39_N0, M9K_X78_Y43_N0, M9K_X78_Y47_N0, M9K_X64_Y45_N0, M9K_X78_Y45_N0, M9K_X78_Y37_N0, M9K_X78_Y31_N0, M9K_X64_Y46_N0, M9K_X78_Y44_N0, M9K_X64_Y41_N0, M9K_X64_Y37_N0, M9K_X78_Y36_N0, M9K_X78_Y49_N0, M9K_X78_Y46_N0, M9K_X64_Y47_N0, M9K_X37_Y43_N0, M9K_X78_Y48_N0, M9K_X78_Y42_N0, M9K_X78_Y41_N0, M9K_X64_Y44_N0, M9K_X64_Y43_N0, M9K_X51_Y33_N0, M9K_X51_Y34_N0, M9K_X51_Y44_N0, M9K_X51_Y41_N0, M9K_X37_Y39_N0, M9K_X51_Y35_N0, M9K_X37_Y46_N0, M9K_X51_Y48_N0, M9K_X51_Y43_N0, M9K_X51_Y47_N0, M9K_X51_Y32_N0, M9K_X64_Y32_N0, M9K_X64_Y50_N0, M9K_X64_Y48_N0, M9K_X51_Y46_N0, M9K_X51_Y42_N0, M9K_X64_Y49_N0, M9K_X51_Y45_N0, M9K_X64_Y38_N0, M9K_X64_Y35_N0, M9K_X37_Y47_N0, M9K_X51_Y40_N0, M9K_X51_Y37_N0, M9K_X51_Y39_N0, M9K_X51_Y38_N0, M9K_X64_Y39_N0, M9K_X64_Y40_N0, M9K_X64_Y42_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |BoardTst|myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated|ALTSYNCRAM                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;8;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;16;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;24;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;32;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;40;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;48;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;56;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;64;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;72;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;80;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;88;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;96;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;104;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;112;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;120;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;128;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;136;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;144;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;152;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;160;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;168;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;176;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;184;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;192;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;200;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;208;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;216;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;224;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;232;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;240;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;248;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;256;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;264;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;272;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;280;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;288;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;296;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;304;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;312;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;320;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;328;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;336;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;344;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;352;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;360;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;368;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;376;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;384;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;392;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;400;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;408;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;416;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;424;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;432;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;440;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;448;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;456;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;464;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;472;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;480;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;488;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;496;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;504;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;512;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;520;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;528;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;536;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;544;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;552;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;560;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;568;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;576;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;584;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;592;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;600;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;608;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;616;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;624;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;632;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;640;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;648;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;656;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;664;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;672;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;680;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;688;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;696;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;704;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;712;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;720;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;728;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;736;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;744;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;752;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;760;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;768;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;776;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;784;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;792;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;800;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;808;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;816;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;824;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;832;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;840;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;848;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;856;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;864;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;872;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;880;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;888;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;896;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;904;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;912;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;920;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;928;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;936;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;944;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;952;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;960;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;968;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;976;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;984;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;992;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;1000;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;1008;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;1016;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 2           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 2           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                              ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|w149w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y36_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|w149w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y38_N0 ; Mixed               ;                                ; no                    ; yes                   ; no                ;                 ;
; myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    myqam:myqam|mult19_10:mult19_10i|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y39_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    myqam:myqam|mult19_10:mult19_10q|lpm_mult:lpm_mult_component|mult_g6p:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y37_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 4,596 / 342,891 ( 1 % )   ;
; C16 interconnects     ; 79 / 10,120 ( < 1 % )     ;
; C4 interconnects      ; 2,291 / 209,544 ( 1 % )   ;
; Direct links          ; 734 / 342,891 ( < 1 % )   ;
; Global clocks         ; 5 / 20 ( 25 % )           ;
; Local interconnects   ; 1,142 / 119,088 ( < 1 % ) ;
; R24 interconnects     ; 179 / 9,963 ( 2 % )       ;
; R4 interconnects      ; 2,915 / 289,782 ( 1 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.71) ; Number of LABs  (Total = 224) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 14                            ;
; 2                                           ; 7                             ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 6                             ;
; 6                                           ; 2                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 6                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 12                            ;
; 13                                          ; 14                            ;
; 14                                          ; 27                            ;
; 15                                          ; 27                            ;
; 16                                          ; 93                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.05) ; Number of LABs  (Total = 224) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 172                           ;
; 1 Clock                            ; 183                           ;
; 1 Clock enable                     ; 36                            ;
; 1 Sync. clear                      ; 4                             ;
; 1 Sync. load                       ; 15                            ;
; 2 Clock enables                    ; 15                            ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 23.15) ; Number of LABs  (Total = 224) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 9                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 0                             ;
; 14                                           ; 2                             ;
; 15                                           ; 3                             ;
; 16                                           ; 1                             ;
; 17                                           ; 4                             ;
; 18                                           ; 6                             ;
; 19                                           ; 5                             ;
; 20                                           ; 3                             ;
; 21                                           ; 6                             ;
; 22                                           ; 6                             ;
; 23                                           ; 8                             ;
; 24                                           ; 9                             ;
; 25                                           ; 11                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 16                            ;
; 29                                           ; 16                            ;
; 30                                           ; 11                            ;
; 31                                           ; 25                            ;
; 32                                           ; 32                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.71) ; Number of LABs  (Total = 224) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 22                            ;
; 3                                               ; 8                             ;
; 4                                               ; 10                            ;
; 5                                               ; 8                             ;
; 6                                               ; 10                            ;
; 7                                               ; 3                             ;
; 8                                               ; 11                            ;
; 9                                               ; 17                            ;
; 10                                              ; 21                            ;
; 11                                              ; 18                            ;
; 12                                              ; 15                            ;
; 13                                              ; 9                             ;
; 14                                              ; 20                            ;
; 15                                              ; 12                            ;
; 16                                              ; 13                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.57) ; Number of LABs  (Total = 224) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 7                             ;
; 3                                            ; 12                            ;
; 4                                            ; 15                            ;
; 5                                            ; 12                            ;
; 6                                            ; 20                            ;
; 7                                            ; 17                            ;
; 8                                            ; 12                            ;
; 9                                            ; 7                             ;
; 10                                           ; 7                             ;
; 11                                           ; 6                             ;
; 12                                           ; 6                             ;
; 13                                           ; 10                            ;
; 14                                           ; 7                             ;
; 15                                           ; 3                             ;
; 16                                           ; 7                             ;
; 17                                           ; 9                             ;
; 18                                           ; 2                             ;
; 19                                           ; 11                            ;
; 20                                           ; 5                             ;
; 21                                           ; 9                             ;
; 22                                           ; 4                             ;
; 23                                           ; 6                             ;
; 24                                           ; 5                             ;
; 25                                           ; 6                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 7                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 33           ; 0            ; 33           ; 0            ; 0            ; 37        ; 33           ; 0            ; 37        ; 37        ; 0            ; 31           ; 0            ; 0            ; 4            ; 0            ; 31           ; 4            ; 0            ; 0            ; 0            ; 31           ; 0            ; 0            ; 0            ; 0            ; 0            ; 37        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 37           ; 4            ; 37           ; 37           ; 0         ; 4            ; 37           ; 0         ; 0         ; 37           ; 6            ; 37           ; 37           ; 33           ; 37           ; 6            ; 33           ; 37           ; 37           ; 37           ; 6            ; 37           ; 37           ; 37           ; 37           ; 37           ; 0         ; 37           ; 37           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDG0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_CLK_A_N        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_CLK_A_P        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rst                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                   ;
+------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                      ; Destination Clock(s) ; Delay Added in ns ;
+------------------------------------------------------+----------------------+-------------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sys_clk              ; 277.4             ;
+------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                        ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; r_DA[13]                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[13]                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                          ; 5.563             ;
; r_DA[12]                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[12]                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                          ; 5.563             ;
; r_DiffA[11]                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                          ; 5.563             ;
; r_DiffA[10]                                                                                                                            ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ; 5.563             ;
; r_DA[9]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[9]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[8]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                         ; 5.563             ;
; r_DA[7]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[7]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[6]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                         ; 5.563             ;
; r_DA[5]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                         ; 5.563             ;
; r_DiffA[5]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                          ; 5.563             ;
; r_DiffA[4]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                          ; 5.563             ;
; r_DiffA[3]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                          ; 5.563             ;
; r_DiffA[2]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                          ; 5.563             ;
; r_DA[8]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                         ; 5.203             ;
; r_DA[11]                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ; 5.097             ;
; r_DA[6]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                         ; 4.975             ;
; r_DA[4]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                         ; 4.700             ;
; r_DA[3]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                         ; 4.566             ;
; r_DiffA[1]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                       ; 4.392             ;
; r_DA[10]                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                         ; 4.325             ;
; r_DA[2]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                         ; 4.301             ;
; r_DA[0]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                         ; 4.071             ;
; r_DA[1]                                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                      ; 3.991             ;
; r_DiffA[0]                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ; 3.939             ;
; myqam:myqam|source:source|r_addr[1]                                                                                                    ; myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; 0.282             ;
; myqam:myqam|source:source|r_addr[0]                                                                                                    ; myqam:myqam|source:source|bit_source:bit_source|altsyncram:altsyncram_component|altsyncram_b091:auto_generated|ram_block1a0~porta_address_reg0                                                                             ; 0.282             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g124:auto_generated|ram_block1a30~porta_datain_reg0 ; 0.244             ;
+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 31 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "myqam"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/class/class36/prj/db/pll_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/class/class36/prj/db/pll_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 4, clock division of 25, and phase shift of 180 degrees (62500 ps) for pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/class/class36/prj/db/pll_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'myqam.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 4 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 4 -phase 180.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK_A_N
    Info (332111):   20.000 FPGA_CLK_A_P
    Info (332111):  125.000 pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):  125.000 pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   20.000      sys_clk
Info (176353): Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/class/class36/rtl/BoardTst.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/class/class36/prj/db/pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/class/class36/prj/db/pll_altpll.v Line: 81
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 870
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 40 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 20 register duplicates
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "FPGA_CLK_A_P~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/class/class36/prj/db/pll_altpll.v Line: 46
Warning (15064): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "FPGA_CLK_A_N~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/class/class36/prj/db/pll_altpll.v Line: 46
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 2.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at Y2 File: C:/class/class36/rtl/BoardTst.v Line: 2
Warning (169064): Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin FPGA_CLK_A_N has a permanently enabled output enable File: C:/class/class36/rtl/BoardTst.v Line: 4
    Info (169065): Pin FPGA_CLK_A_P has a permanently enabled output enable File: C:/class/class36/rtl/BoardTst.v Line: 5
Info (144001): Generated suppressed messages file C:/class/class36/prj/output_files/myqam.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5765 megabytes
    Info: Processing ended: Sun Jun 14 21:59:43 2020
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:43


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/class/class36/prj/output_files/myqam.fit.smsg.


