
*** Running vivado
    with args -log Watch_demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Watch_demo.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Watch_demo.tcl -notrace
Command: synth_design -top Watch_demo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 674.773 ; gain = 176.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Watch_demo' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch_demo.vhd:46]
INFO: [Synth 8-3491] module 'MuxDispDriver' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:15' bound to instance 'DispDriver' of component 'MuxDispDriver' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch_demo.vhd:84]
INFO: [Synth 8-638] synthesizing module 'MuxDispDriver' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:27]
INFO: [Synth 8-3491] module 'Hex27Segment' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/imports/new/Hex27Segment.vhd:34' bound to instance 'Hex27Seg' of component 'Hex27Segment' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Hex27Segment' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/imports/new/Hex27Segment.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Hex27Segment' (1#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/imports/new/Hex27Segment.vhd:40]
WARNING: [Synth 8-614] signal 'Xi' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:50]
WARNING: [Synth 8-614] signal 'Dpoints' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'MuxDispDriver' (2#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/MuxDispDriver.vhd:27]
INFO: [Synth 8-3491] module 'Watch' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:34' bound to instance 'Uret' of component 'Watch' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch_demo.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Watch' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:45]
INFO: [Synth 8-3491] module 'Cnt_9' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_9.vhd:36' bound to instance 'ms1000' of component 'Cnt_9' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Cnt_9' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_9.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Cnt_9' (3#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_9.vhd:44]
INFO: [Synth 8-3491] module 'Cnt_9' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_9.vhd:36' bound to instance 'ms100' of component 'Cnt_9' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:73]
INFO: [Synth 8-3491] module 'Cnt_9' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_9.vhd:36' bound to instance 'ms10' of component 'Cnt_9' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:74]
INFO: [Synth 8-3491] module 'Cnt_59' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_59.vhd:15' bound to instance 'Sec' of component 'Cnt_59' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Cnt_59' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_59.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Cnt_59' (4#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_59.vhd:23]
INFO: [Synth 8-3491] module 'Cnt_59' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_59.vhd:15' bound to instance 'Min' of component 'Cnt_59' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:76]
INFO: [Synth 8-3491] module 'Cnt_23' declared at 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_23.vhd:15' bound to instance 'Hour' of component 'Cnt_23' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:77]
INFO: [Synth 8-638] synthesizing module 'Cnt_23' [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Cnt_23' (5#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Cnt_23.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Watch' (6#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Watch_demo' (7#1) [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/sources_1/new/Watch_demo.vhd:46]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[15]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[14]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[13]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[12]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[11]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[10]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[9]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[8]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[7]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[6]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[5]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[4]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[3]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[2]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[1]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnU
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnL
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnR
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 738.676 ; gain = 240.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 738.676 ; gain = 240.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 738.676 ; gain = 240.684
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Watch_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Watch_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 858.145 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MuxDispDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Cnt_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Cnt_59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Cnt_23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[15]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[14]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[13]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[12]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[11]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[10]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port led[9]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[15]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[14]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[13]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[12]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[11]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[10]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[9]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[8]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[7]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[6]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[5]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[4]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[3]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[2]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port sw[1]
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnU
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnL
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnR
WARNING: [Synth 8-3331] design Watch_demo has unconnected port btnC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 858.145 ; gain = 360.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     4|
|4     |LUT2   |     7|
|5     |LUT3   |     9|
|6     |LUT4   |    29|
|7     |LUT5   |    13|
|8     |LUT6   |     8|
|9     |FDCE   |    28|
|10    |FDRE   |    19|
|11    |FDSE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |    21|
|14    |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+-------------+--------------+------+
|      |Instance     |Module        |Cells |
+------+-------------+--------------+------+
|1     |top          |              |   155|
|2     |  DispDriver |MuxDispDriver |    35|
|3     |  Uret       |Watch         |    88|
|4     |    Min      |Cnt_59        |    20|
|5     |    Sec      |Cnt_59_0      |    31|
|6     |    ms10     |Cnt_9         |    18|
|7     |    ms100    |Cnt_9_1       |    10|
|8     |    ms1000   |Cnt_9_2       |     9|
+------+-------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 858.910 ; gain = 241.449
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 858.910 ; gain = 360.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 875.680 ; gain = 581.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 875.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Watch_Lab3/Watch_Lab3.runs/synth_1/Watch_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Watch_demo_utilization_synth.rpt -pb Watch_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 09:38:13 2019...
