{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666957594392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666957594393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 19:46:34 2022 " "Processing started: Fri Oct 28 19:46:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666957594393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666957594393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666957594393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666957595324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.sv(25) " "Verilog HDL warning at seven_seg_decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW6_class/design/seven_seg_decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1666957595742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW6_class/design/seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595780 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.sv(19) " "Verilog HDL warning at ROM.sv(19): extended using \"x\" or \"z\"" {  } { { "design/ROM.sv" "" { Text "D:/code/Program_sv/HW6_class/design/ROM.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1666957595794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "D:/code/Program_sv/HW6_class/design/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu_seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu_seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_seven_seg " "Found entity 1: cpu_seven_seg" {  } { { "design/cpu_seven_seg.sv" "" { Text "D:/code/Program_sv/HW6_class/design/cpu_seven_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW6_class/design/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_seg_decoder " "Found entity 1: ALU_seven_seg_decoder" {  } { { "design/ALU_seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW6_class/design/ALU_seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "design/ALU_4bit.sv" "" { Text "D:/code/Program_sv/HW6_class/design/ALU_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595850 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/sub_8bit.sv " "Can't analyze file -- file design/sub_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666957595852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW6_class/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666957595855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666957595855 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/adder_8bit.sv " "Can't analyze file -- file design/adder_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1666957595858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666957596013 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW6_class/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666957596060 "|mcu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_seven_seg cpu_seven_seg:cpu_seven_seg_unit " "Elaborating entity \"cpu_seven_seg\" for hierarchy \"cpu_seven_seg:cpu_seven_seg_unit\"" {  } { { "design/mcu.sv" "cpu_seven_seg_unit" { Text "D:/code/Program_sv/HW6_class/design/mcu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666957596074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu_seven_seg:cpu_seven_seg_unit\|cpu:cpu_test " "Elaborating entity \"cpu\" for hierarchy \"cpu_seven_seg:cpu_seven_seg_unit\|cpu:cpu_test\"" {  } { { "design/cpu_seven_seg.sv" "cpu_test" { Text "D:/code/Program_sv/HW6_class/design/cpu_seven_seg.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666957596086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 cpu.sv(17) " "Verilog HDL assignment warning at cpu.sv(17): truncated value with size 32 to match size of target (11)" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW6_class/design/cpu.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666957596153 "|mcu|cpu_seven_seg:cpu_seven_seg_unit|cpu:cpu_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM cpu_seven_seg:cpu_seven_seg_unit\|cpu:cpu_test\|ROM:ROM_unit " "Elaborating entity \"ROM\" for hierarchy \"cpu_seven_seg:cpu_seven_seg_unit\|cpu:cpu_test\|ROM:ROM_unit\"" {  } { { "design/cpu.sv" "ROM_unit" { Text "D:/code/Program_sv/HW6_class/design/cpu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666957596154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder cpu_seven_seg:cpu_seven_seg_unit\|seven_seg_decoder:seven_seg_decoder_unit0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"cpu_seven_seg:cpu_seven_seg_unit\|seven_seg_decoder:seven_seg_decoder_unit0\"" {  } { { "design/cpu_seven_seg.sv" "seven_seg_decoder_unit0" { Text "D:/code/Program_sv/HW6_class/design/cpu_seven_seg.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666957596168 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_seven_seg:cpu_seven_seg_unit\|IR\[15\] " "Net \"cpu_seven_seg:cpu_seven_seg_unit\|IR\[15\]\" is missing source, defaulting to GND" {  } { { "design/cpu_seven_seg.sv" "IR\[15\]" { Text "D:/code/Program_sv/HW6_class/design/cpu_seven_seg.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666957596264 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu_seven_seg:cpu_seven_seg_unit\|IR\[14\] " "Net \"cpu_seven_seg:cpu_seven_seg_unit\|IR\[14\]\" is missing source, defaulting to GND" {  } { { "design/cpu_seven_seg.sv" "IR\[14\]" { Text "D:/code/Program_sv/HW6_class/design/cpu_seven_seg.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666957596264 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1666957596264 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666957596371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/Program_sv/HW6_class/output_files/mcu.map.smsg " "Generated suppressed messages file D:/code/Program_sv/HW6_class/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666957596545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666957596554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 19:46:36 2022 " "Processing ended: Fri Oct 28 19:46:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666957596554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666957596554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666957596554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666957596554 ""}
