
USB_MC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036cc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080037d8  080037d8  000137d8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003860  08003860  00013860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003864  08003864  00013864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000f4  20000000  08003868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000009a4  200000f4  0800395c  000200f4  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000a98  0800395c  00020a98  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
  9 .debug_info   00020c0a  00000000  00000000  0002011d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000044b2  00000000  00000000  00040d27  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008ff7  00000000  00000000  000451d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000d40  00000000  00000000  0004e1d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001250  00000000  00000000  0004ef10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000801e  00000000  00000000  00050160  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004965  00000000  00000000  0005817e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005cae3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002418  00000000  00000000  0005cb60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f4 	.word	0x200000f4
 8000128:	00000000 	.word	0x00000000
 800012c:	080037c0 	.word	0x080037c0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000f8 	.word	0x200000f8
 8000148:	080037c0 	.word	0x080037c0

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 fab4 	bl	80006d0 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 fa6a 	bl	8000650 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000088 	.word	0x20000088
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 fa43 	bl	800062c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f003 f81e 	bl	80031ec <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	20000138 	.word	0x20000138
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	20000138 	.word	0x20000138

080001dc <HAL_ADC_ConvCpltCallback>:
 80001dc:	4770      	bx	lr

080001de <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80001de:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 80001e0:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80001e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001e4:	f012 0f50 	tst.w	r2, #80	; 0x50
 80001e8:	d11b      	bne.n	8000222 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80001ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001f0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80001f2:	681a      	ldr	r2, [r3, #0]
 80001f4:	6892      	ldr	r2, [r2, #8]
 80001f6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80001fa:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80001fe:	d10c      	bne.n	800021a <ADC_DMAConvCplt+0x3c>
 8000200:	68da      	ldr	r2, [r3, #12]
 8000202:	b952      	cbnz	r2, 800021a <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000204:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000206:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800020a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800020c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800020e:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000210:	bf5e      	ittt	pl
 8000212:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000214:	f042 0201 	orrpl.w	r2, r2, #1
 8000218:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800021a:	4618      	mov	r0, r3
 800021c:	f7ff ffde 	bl	80001dc <HAL_ADC_ConvCpltCallback>
 8000220:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000222:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800022a:	4718      	bx	r3

0800022c <HAL_ADC_ConvHalfCpltCallback>:
 800022c:	4770      	bx	lr

0800022e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800022e:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000230:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000232:	f7ff fffb 	bl	800022c <HAL_ADC_ConvHalfCpltCallback>
 8000236:	bd08      	pop	{r3, pc}

08000238 <HAL_ADC_ErrorCallback>:
{
 8000238:	4770      	bx	lr

0800023a <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800023a:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800023c:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800023e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000240:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000244:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000246:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000248:	f043 0304 	orr.w	r3, r3, #4
 800024c:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800024e:	f7ff fff3 	bl	8000238 <HAL_ADC_ErrorCallback>
 8000252:	bd08      	pop	{r3, pc}

08000254 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000254:	2300      	movs	r3, #0
{ 
 8000256:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000258:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800025a:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800025e:	2b01      	cmp	r3, #1
 8000260:	d074      	beq.n	800034c <HAL_ADC_ConfigChannel+0xf8>
 8000262:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000264:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000266:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800026a:	2d06      	cmp	r5, #6
 800026c:	6802      	ldr	r2, [r0, #0]
 800026e:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000272:	680c      	ldr	r4, [r1, #0]
 8000274:	d825      	bhi.n	80002c2 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000276:	442b      	add	r3, r5
 8000278:	251f      	movs	r5, #31
 800027a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800027c:	3b05      	subs	r3, #5
 800027e:	409d      	lsls	r5, r3
 8000280:	ea26 0505 	bic.w	r5, r6, r5
 8000284:	fa04 f303 	lsl.w	r3, r4, r3
 8000288:	432b      	orrs	r3, r5
 800028a:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800028c:	2c09      	cmp	r4, #9
 800028e:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000292:	688d      	ldr	r5, [r1, #8]
 8000294:	d92f      	bls.n	80002f6 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000296:	2607      	movs	r6, #7
 8000298:	4423      	add	r3, r4
 800029a:	68d1      	ldr	r1, [r2, #12]
 800029c:	3b1e      	subs	r3, #30
 800029e:	409e      	lsls	r6, r3
 80002a0:	ea21 0106 	bic.w	r1, r1, r6
 80002a4:	fa05 f303 	lsl.w	r3, r5, r3
 80002a8:	430b      	orrs	r3, r1
 80002aa:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80002ac:	f1a4 0310 	sub.w	r3, r4, #16
 80002b0:	2b01      	cmp	r3, #1
 80002b2:	d92b      	bls.n	800030c <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80002b4:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80002bc:	4618      	mov	r0, r3
 80002be:	b002      	add	sp, #8
 80002c0:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80002c2:	2d0c      	cmp	r5, #12
 80002c4:	d80b      	bhi.n	80002de <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80002c6:	442b      	add	r3, r5
 80002c8:	251f      	movs	r5, #31
 80002ca:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80002cc:	3b23      	subs	r3, #35	; 0x23
 80002ce:	409d      	lsls	r5, r3
 80002d0:	ea26 0505 	bic.w	r5, r6, r5
 80002d4:	fa04 f303 	lsl.w	r3, r4, r3
 80002d8:	432b      	orrs	r3, r5
 80002da:	6313      	str	r3, [r2, #48]	; 0x30
 80002dc:	e7d6      	b.n	800028c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80002de:	442b      	add	r3, r5
 80002e0:	251f      	movs	r5, #31
 80002e2:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 80002e4:	3b41      	subs	r3, #65	; 0x41
 80002e6:	409d      	lsls	r5, r3
 80002e8:	ea26 0505 	bic.w	r5, r6, r5
 80002ec:	fa04 f303 	lsl.w	r3, r4, r3
 80002f0:	432b      	orrs	r3, r5
 80002f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80002f4:	e7ca      	b.n	800028c <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80002f6:	2607      	movs	r6, #7
 80002f8:	6911      	ldr	r1, [r2, #16]
 80002fa:	4423      	add	r3, r4
 80002fc:	409e      	lsls	r6, r3
 80002fe:	ea21 0106 	bic.w	r1, r1, r6
 8000302:	fa05 f303 	lsl.w	r3, r5, r3
 8000306:	430b      	orrs	r3, r1
 8000308:	6113      	str	r3, [r2, #16]
 800030a:	e7cf      	b.n	80002ac <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 800030c:	4b10      	ldr	r3, [pc, #64]	; (8000350 <HAL_ADC_ConfigChannel+0xfc>)
 800030e:	429a      	cmp	r2, r3
 8000310:	d116      	bne.n	8000340 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000312:	6893      	ldr	r3, [r2, #8]
 8000314:	021b      	lsls	r3, r3, #8
 8000316:	d4cd      	bmi.n	80002b4 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000318:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800031a:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800031c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000320:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000322:	d1c7      	bne.n	80002b4 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000324:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <HAL_ADC_ConfigChannel+0x100>)
 8000326:	4a0c      	ldr	r2, [pc, #48]	; (8000358 <HAL_ADC_ConfigChannel+0x104>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	fbb3 f2f2 	udiv	r2, r3, r2
 800032e:	230a      	movs	r3, #10
 8000330:	4353      	muls	r3, r2
            wait_loop_index--;
 8000332:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000334:	9b01      	ldr	r3, [sp, #4]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d0bc      	beq.n	80002b4 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800033a:	9b01      	ldr	r3, [sp, #4]
 800033c:	3b01      	subs	r3, #1
 800033e:	e7f8      	b.n	8000332 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000340:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000342:	f043 0320 	orr.w	r3, r3, #32
 8000346:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000348:	2301      	movs	r3, #1
 800034a:	e7b4      	b.n	80002b6 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 800034c:	2302      	movs	r3, #2
 800034e:	e7b5      	b.n	80002bc <HAL_ADC_ConfigChannel+0x68>
 8000350:	40012400 	.word	0x40012400
 8000354:	20000088 	.word	0x20000088
 8000358:	000f4240 	.word	0x000f4240

0800035c <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 800035c:	2300      	movs	r3, #0
{
 800035e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000360:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000362:	6803      	ldr	r3, [r0, #0]
{
 8000364:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000366:	689a      	ldr	r2, [r3, #8]
 8000368:	07d2      	lsls	r2, r2, #31
 800036a:	d502      	bpl.n	8000372 <ADC_Enable+0x16>
  return HAL_OK;
 800036c:	2000      	movs	r0, #0
}
 800036e:	b002      	add	sp, #8
 8000370:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000372:	689a      	ldr	r2, [r3, #8]
 8000374:	f042 0201 	orr.w	r2, r2, #1
 8000378:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800037a:	4b12      	ldr	r3, [pc, #72]	; (80003c4 <ADC_Enable+0x68>)
 800037c:	4a12      	ldr	r2, [pc, #72]	; (80003c8 <ADC_Enable+0x6c>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000384:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000386:	9b01      	ldr	r3, [sp, #4]
 8000388:	b9c3      	cbnz	r3, 80003bc <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 800038a:	f7ff ff21 	bl	80001d0 <HAL_GetTick>
 800038e:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000390:	6823      	ldr	r3, [r4, #0]
 8000392:	689d      	ldr	r5, [r3, #8]
 8000394:	f015 0501 	ands.w	r5, r5, #1
 8000398:	d1e8      	bne.n	800036c <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800039a:	f7ff ff19 	bl	80001d0 <HAL_GetTick>
 800039e:	1b80      	subs	r0, r0, r6
 80003a0:	2802      	cmp	r0, #2
 80003a2:	d9f5      	bls.n	8000390 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 80003a6:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80003aa:	f043 0310 	orr.w	r3, r3, #16
 80003ae:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 80003b2:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80003ba:	e7d8      	b.n	800036e <ADC_Enable+0x12>
      wait_loop_index--;
 80003bc:	9b01      	ldr	r3, [sp, #4]
 80003be:	3b01      	subs	r3, #1
 80003c0:	e7e0      	b.n	8000384 <ADC_Enable+0x28>
 80003c2:	bf00      	nop
 80003c4:	20000088 	.word	0x20000088
 80003c8:	000f4240 	.word	0x000f4240

080003cc <HAL_ADC_Start_DMA>:
{
 80003cc:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 80003d0:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80003d2:	4b40      	ldr	r3, [pc, #256]	; (80004d4 <HAL_ADC_Start_DMA+0x108>)
 80003d4:	6802      	ldr	r2, [r0, #0]
{
 80003d6:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80003d8:	429a      	cmp	r2, r3
{
 80003da:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80003dc:	d002      	beq.n	80003e4 <HAL_ADC_Start_DMA+0x18>
 80003de:	493e      	ldr	r1, [pc, #248]	; (80004d8 <HAL_ADC_Start_DMA+0x10c>)
 80003e0:	428a      	cmp	r2, r1
 80003e2:	d103      	bne.n	80003ec <HAL_ADC_Start_DMA+0x20>
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80003ea:	d16e      	bne.n	80004ca <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80003ec:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80003f0:	2b01      	cmp	r3, #1
 80003f2:	d06c      	beq.n	80004ce <HAL_ADC_Start_DMA+0x102>
 80003f4:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80003f6:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80003f8:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80003fc:	f7ff ffae 	bl	800035c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000400:	4606      	mov	r6, r0
 8000402:	2800      	cmp	r0, #0
 8000404:	d15d      	bne.n	80004c2 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8000406:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000408:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800040a:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800040e:	4b32      	ldr	r3, [pc, #200]	; (80004d8 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000410:	f020 0001 	bic.w	r0, r0, #1
 8000414:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000418:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800041a:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800041c:	d104      	bne.n	8000428 <HAL_ADC_Start_DMA+0x5c>
 800041e:	4a2d      	ldr	r2, [pc, #180]	; (80004d4 <HAL_ADC_Start_DMA+0x108>)
 8000420:	6853      	ldr	r3, [r2, #4]
 8000422:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8000426:	d13e      	bne.n	80004a6 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000428:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800042a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800042e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000430:	684b      	ldr	r3, [r1, #4]
 8000432:	055a      	lsls	r2, r3, #21
 8000434:	d505      	bpl.n	8000442 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000436:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000438:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800043c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000440:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000442:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000444:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000446:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800044a:	bf18      	it	ne
 800044c:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800044e:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000450:	bf18      	it	ne
 8000452:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8000456:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8000458:	2300      	movs	r3, #0
 800045a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800045e:	4b1f      	ldr	r3, [pc, #124]	; (80004dc <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000460:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000462:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000464:	4b1e      	ldr	r3, [pc, #120]	; (80004e0 <HAL_ADC_Start_DMA+0x114>)
 8000466:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000468:	4b1e      	ldr	r3, [pc, #120]	; (80004e4 <HAL_ADC_Start_DMA+0x118>)
 800046a:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800046c:	f06f 0302 	mvn.w	r3, #2
 8000470:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000474:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8000478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800047c:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000480:	4643      	mov	r3, r8
 8000482:	f000 f96b 	bl	800075c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000486:	6823      	ldr	r3, [r4, #0]
 8000488:	689a      	ldr	r2, [r3, #8]
 800048a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800048e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000492:	689a      	ldr	r2, [r3, #8]
 8000494:	bf0c      	ite	eq
 8000496:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800049a:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800049e:	609a      	str	r2, [r3, #8]
}
 80004a0:	4630      	mov	r0, r6
 80004a2:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80004a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004ac:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004ae:	6853      	ldr	r3, [r2, #4]
 80004b0:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004b2:	bf41      	itttt	mi
 80004b4:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80004b6:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80004ba:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80004be:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80004c0:	e7bf      	b.n	8000442 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80004c2:	2300      	movs	r3, #0
 80004c4:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 80004c8:	e7ea      	b.n	80004a0 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 80004ca:	2601      	movs	r6, #1
 80004cc:	e7e8      	b.n	80004a0 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 80004ce:	2602      	movs	r6, #2
 80004d0:	e7e6      	b.n	80004a0 <HAL_ADC_Start_DMA+0xd4>
 80004d2:	bf00      	nop
 80004d4:	40012400 	.word	0x40012400
 80004d8:	40012800 	.word	0x40012800
 80004dc:	080001df 	.word	0x080001df
 80004e0:	0800022f 	.word	0x0800022f
 80004e4:	0800023b 	.word	0x0800023b

080004e8 <ADC_ConversionStop_Disable>:
{
 80004e8:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004ea:	6803      	ldr	r3, [r0, #0]
{
 80004ec:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80004ee:	689a      	ldr	r2, [r3, #8]
 80004f0:	07d2      	lsls	r2, r2, #31
 80004f2:	d401      	bmi.n	80004f8 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 80004f4:	2000      	movs	r0, #0
 80004f6:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 80004f8:	689a      	ldr	r2, [r3, #8]
 80004fa:	f022 0201 	bic.w	r2, r2, #1
 80004fe:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000500:	f7ff fe66 	bl	80001d0 <HAL_GetTick>
 8000504:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000506:	6823      	ldr	r3, [r4, #0]
 8000508:	689b      	ldr	r3, [r3, #8]
 800050a:	07db      	lsls	r3, r3, #31
 800050c:	d5f2      	bpl.n	80004f4 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800050e:	f7ff fe5f 	bl	80001d0 <HAL_GetTick>
 8000512:	1b40      	subs	r0, r0, r5
 8000514:	2802      	cmp	r0, #2
 8000516:	d9f6      	bls.n	8000506 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000518:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800051a:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800051c:	f043 0310 	orr.w	r3, r3, #16
 8000520:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000522:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	62e3      	str	r3, [r4, #44]	; 0x2c
 800052a:	bd38      	pop	{r3, r4, r5, pc}

0800052c <HAL_ADC_Init>:
{
 800052c:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800052e:	4604      	mov	r4, r0
 8000530:	2800      	cmp	r0, #0
 8000532:	d071      	beq.n	8000618 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000534:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000536:	b923      	cbnz	r3, 8000542 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8000538:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 800053a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800053e:	f002 fe77 	bl	8003230 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000542:	4620      	mov	r0, r4
 8000544:	f7ff ffd0 	bl	80004e8 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000548:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800054a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800054e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000550:	d164      	bne.n	800061c <HAL_ADC_Init+0xf0>
 8000552:	2800      	cmp	r0, #0
 8000554:	d162      	bne.n	800061c <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000556:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8000558:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800055c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800055e:	f023 0302 	bic.w	r3, r3, #2
 8000562:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8000566:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000568:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 800056a:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800056c:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800056e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8000572:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000576:	d038      	beq.n	80005ea <HAL_ADC_Init+0xbe>
 8000578:	2901      	cmp	r1, #1
 800057a:	bf14      	ite	ne
 800057c:	4606      	movne	r6, r0
 800057e:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000582:	6965      	ldr	r5, [r4, #20]
 8000584:	2d01      	cmp	r5, #1
 8000586:	d107      	bne.n	8000598 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000588:	2b00      	cmp	r3, #0
 800058a:	d130      	bne.n	80005ee <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800058c:	69a3      	ldr	r3, [r4, #24]
 800058e:	3b01      	subs	r3, #1
 8000590:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000594:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8000598:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800059a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 800059e:	685d      	ldr	r5, [r3, #4]
 80005a0:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80005a4:	ea45 0506 	orr.w	r5, r5, r6
 80005a8:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80005aa:	689e      	ldr	r6, [r3, #8]
 80005ac:	4d1d      	ldr	r5, [pc, #116]	; (8000624 <HAL_ADC_Init+0xf8>)
 80005ae:	ea05 0506 	and.w	r5, r5, r6
 80005b2:	ea45 0502 	orr.w	r5, r5, r2
 80005b6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80005b8:	d001      	beq.n	80005be <HAL_ADC_Init+0x92>
 80005ba:	2901      	cmp	r1, #1
 80005bc:	d120      	bne.n	8000600 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80005be:	6921      	ldr	r1, [r4, #16]
 80005c0:	3901      	subs	r1, #1
 80005c2:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 80005c4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80005c6:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 80005ca:	4329      	orrs	r1, r5
 80005cc:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80005ce:	6899      	ldr	r1, [r3, #8]
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <HAL_ADC_Init+0xfc>)
 80005d2:	400b      	ands	r3, r1
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d115      	bne.n	8000604 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 80005d8:	2300      	movs	r3, #0
 80005da:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80005dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005de:	f023 0303 	bic.w	r3, r3, #3
 80005e2:	f043 0301 	orr.w	r3, r3, #1
 80005e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80005e8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005ea:	460e      	mov	r6, r1
 80005ec:	e7c9      	b.n	8000582 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80005ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005f0:	f043 0320 	orr.w	r3, r3, #32
 80005f4:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80005f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005f8:	f043 0301 	orr.w	r3, r3, #1
 80005fc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80005fe:	e7cb      	b.n	8000598 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000600:	2100      	movs	r1, #0
 8000602:	e7df      	b.n	80005c4 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000604:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000606:	f023 0312 	bic.w	r3, r3, #18
 800060a:	f043 0310 	orr.w	r3, r3, #16
 800060e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000610:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8000618:	2001      	movs	r0, #1
}
 800061a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800061c:	f043 0310 	orr.w	r3, r3, #16
 8000620:	62a3      	str	r3, [r4, #40]	; 0x28
 8000622:	e7f9      	b.n	8000618 <HAL_ADC_Init+0xec>
 8000624:	ffe1f7fd 	.word	0xffe1f7fd
 8000628:	ff1f0efe 	.word	0xff1f0efe

0800062c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800062c:	4a07      	ldr	r2, [pc, #28]	; (800064c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800062e:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000630:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000632:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000636:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	0c1b      	lsrs	r3, r3, #16
 800063e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000646:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000648:	60d3      	str	r3, [r2, #12]
 800064a:	4770      	bx	lr
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000650:	4b17      	ldr	r3, [pc, #92]	; (80006b0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	68dc      	ldr	r4, [r3, #12]
 8000656:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800065a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000660:	2b04      	cmp	r3, #4
 8000662:	bf28      	it	cs
 8000664:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000666:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000668:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800066c:	bf98      	it	ls
 800066e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000670:	fa05 f303 	lsl.w	r3, r5, r3
 8000674:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000678:	bf88      	it	hi
 800067a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800067c:	4019      	ands	r1, r3
 800067e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000680:	fa05 f404 	lsl.w	r4, r5, r4
 8000684:	3c01      	subs	r4, #1
 8000686:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000688:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800068a:	ea42 0201 	orr.w	r2, r2, r1
 800068e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000692:	bfaf      	iteee	ge
 8000694:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000698:	4b06      	ldrlt	r3, [pc, #24]	; (80006b4 <HAL_NVIC_SetPriority+0x64>)
 800069a:	f000 000f 	andlt.w	r0, r0, #15
 800069e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a0:	bfa5      	ittet	ge
 80006a2:	b2d2      	uxtbge	r2, r2
 80006a4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a8:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006aa:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	e000ed00 	.word	0xe000ed00
 80006b4:	e000ed14 	.word	0xe000ed14

080006b8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006b8:	2301      	movs	r3, #1
 80006ba:	0942      	lsrs	r2, r0, #5
 80006bc:	f000 001f 	and.w	r0, r0, #31
 80006c0:	fa03 f000 	lsl.w	r0, r3, r0
 80006c4:	4b01      	ldr	r3, [pc, #4]	; (80006cc <HAL_NVIC_EnableIRQ+0x14>)
 80006c6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006ca:	4770      	bx	lr
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d0:	3801      	subs	r0, #1
 80006d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006d6:	d20a      	bcs.n	80006ee <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d8:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006da:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006dc:	4a06      	ldr	r2, [pc, #24]	; (80006f8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006de:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006e0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006e6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006e8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80006ee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	e000e010 	.word	0xe000e010
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80006fc:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80006fe:	b330      	cbz	r0, 800074e <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000700:	2214      	movs	r2, #20
 8000702:	6801      	ldr	r1, [r0, #0]
 8000704:	4b13      	ldr	r3, [pc, #76]	; (8000754 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000706:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000708:	440b      	add	r3, r1
 800070a:	fbb3 f3f2 	udiv	r3, r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000712:	4b11      	ldr	r3, [pc, #68]	; (8000758 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000714:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000716:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000718:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800071a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 800071e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000720:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000722:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000726:	4323      	orrs	r3, r4
 8000728:	6904      	ldr	r4, [r0, #16]
 800072a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800072c:	6944      	ldr	r4, [r0, #20]
 800072e:	4323      	orrs	r3, r4
 8000730:	6984      	ldr	r4, [r0, #24]
 8000732:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000734:	69c4      	ldr	r4, [r0, #28]
 8000736:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000738:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800073a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800073c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800073e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000740:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000744:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000746:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 800074a:	4618      	mov	r0, r3
 800074c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800074e:	2001      	movs	r0, #1
}
 8000750:	bd10      	pop	{r4, pc}
 8000752:	bf00      	nop
 8000754:	bffdfff8 	.word	0xbffdfff8
 8000758:	40020000 	.word	0x40020000

0800075c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800075c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800075e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000762:	2c01      	cmp	r4, #1
 8000764:	d035      	beq.n	80007d2 <HAL_DMA_Start_IT+0x76>
 8000766:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000768:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800076c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000770:	42a5      	cmp	r5, r4
 8000772:	f04f 0600 	mov.w	r6, #0
 8000776:	f04f 0402 	mov.w	r4, #2
 800077a:	d128      	bne.n	80007ce <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800077c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000780:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000782:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000784:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000786:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000788:	f026 0601 	bic.w	r6, r6, #1
 800078c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800078e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000790:	40bd      	lsls	r5, r7
 8000792:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000794:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000796:	6843      	ldr	r3, [r0, #4]
 8000798:	6805      	ldr	r5, [r0, #0]
 800079a:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800079c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800079e:	bf0b      	itete	eq
 80007a0:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80007a2:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80007a4:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80007a6:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80007a8:	b14b      	cbz	r3, 80007be <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80007aa:	6823      	ldr	r3, [r4, #0]
 80007ac:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80007b0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80007b2:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80007b4:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80007b6:	f043 0301 	orr.w	r3, r3, #1
 80007ba:	602b      	str	r3, [r5, #0]
 80007bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80007be:	6823      	ldr	r3, [r4, #0]
 80007c0:	f023 0304 	bic.w	r3, r3, #4
 80007c4:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80007c6:	6823      	ldr	r3, [r4, #0]
 80007c8:	f043 030a 	orr.w	r3, r3, #10
 80007cc:	e7f0      	b.n	80007b0 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80007ce:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80007d2:	2002      	movs	r0, #2
}
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080007d8 <HAL_DMA_IRQHandler>:
{
 80007d8:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80007da:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80007dc:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80007de:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80007e0:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80007e2:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80007e4:	4095      	lsls	r5, r2
 80007e6:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80007e8:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80007ea:	d032      	beq.n	8000852 <HAL_DMA_IRQHandler+0x7a>
 80007ec:	074d      	lsls	r5, r1, #29
 80007ee:	d530      	bpl.n	8000852 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80007f4:	bf5e      	ittt	pl
 80007f6:	681a      	ldrpl	r2, [r3, #0]
 80007f8:	f022 0204 	bicpl.w	r2, r2, #4
 80007fc:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80007fe:	4a3e      	ldr	r2, [pc, #248]	; (80008f8 <HAL_DMA_IRQHandler+0x120>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d019      	beq.n	8000838 <HAL_DMA_IRQHandler+0x60>
 8000804:	3214      	adds	r2, #20
 8000806:	4293      	cmp	r3, r2
 8000808:	d018      	beq.n	800083c <HAL_DMA_IRQHandler+0x64>
 800080a:	3214      	adds	r2, #20
 800080c:	4293      	cmp	r3, r2
 800080e:	d017      	beq.n	8000840 <HAL_DMA_IRQHandler+0x68>
 8000810:	3214      	adds	r2, #20
 8000812:	4293      	cmp	r3, r2
 8000814:	d017      	beq.n	8000846 <HAL_DMA_IRQHandler+0x6e>
 8000816:	3214      	adds	r2, #20
 8000818:	4293      	cmp	r3, r2
 800081a:	d017      	beq.n	800084c <HAL_DMA_IRQHandler+0x74>
 800081c:	3214      	adds	r2, #20
 800081e:	4293      	cmp	r3, r2
 8000820:	bf0c      	ite	eq
 8000822:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000826:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800082a:	4a34      	ldr	r2, [pc, #208]	; (80008fc <HAL_DMA_IRQHandler+0x124>)
 800082c:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800082e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000830:	2b00      	cmp	r3, #0
 8000832:	d05e      	beq.n	80008f2 <HAL_DMA_IRQHandler+0x11a>
}
 8000834:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000836:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000838:	2304      	movs	r3, #4
 800083a:	e7f6      	b.n	800082a <HAL_DMA_IRQHandler+0x52>
 800083c:	2340      	movs	r3, #64	; 0x40
 800083e:	e7f4      	b.n	800082a <HAL_DMA_IRQHandler+0x52>
 8000840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000844:	e7f1      	b.n	800082a <HAL_DMA_IRQHandler+0x52>
 8000846:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800084a:	e7ee      	b.n	800082a <HAL_DMA_IRQHandler+0x52>
 800084c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000850:	e7eb      	b.n	800082a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000852:	2502      	movs	r5, #2
 8000854:	4095      	lsls	r5, r2
 8000856:	4225      	tst	r5, r4
 8000858:	d035      	beq.n	80008c6 <HAL_DMA_IRQHandler+0xee>
 800085a:	078d      	lsls	r5, r1, #30
 800085c:	d533      	bpl.n	80008c6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800085e:	681a      	ldr	r2, [r3, #0]
 8000860:	0694      	lsls	r4, r2, #26
 8000862:	d406      	bmi.n	8000872 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	f022 020a 	bic.w	r2, r2, #10
 800086a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800086c:	2201      	movs	r2, #1
 800086e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000872:	4a21      	ldr	r2, [pc, #132]	; (80008f8 <HAL_DMA_IRQHandler+0x120>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d019      	beq.n	80008ac <HAL_DMA_IRQHandler+0xd4>
 8000878:	3214      	adds	r2, #20
 800087a:	4293      	cmp	r3, r2
 800087c:	d018      	beq.n	80008b0 <HAL_DMA_IRQHandler+0xd8>
 800087e:	3214      	adds	r2, #20
 8000880:	4293      	cmp	r3, r2
 8000882:	d017      	beq.n	80008b4 <HAL_DMA_IRQHandler+0xdc>
 8000884:	3214      	adds	r2, #20
 8000886:	4293      	cmp	r3, r2
 8000888:	d017      	beq.n	80008ba <HAL_DMA_IRQHandler+0xe2>
 800088a:	3214      	adds	r2, #20
 800088c:	4293      	cmp	r3, r2
 800088e:	d017      	beq.n	80008c0 <HAL_DMA_IRQHandler+0xe8>
 8000890:	3214      	adds	r2, #20
 8000892:	4293      	cmp	r3, r2
 8000894:	bf0c      	ite	eq
 8000896:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800089a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 800089e:	4a17      	ldr	r2, [pc, #92]	; (80008fc <HAL_DMA_IRQHandler+0x124>)
 80008a0:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80008a2:	2300      	movs	r3, #0
 80008a4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80008a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80008aa:	e7c1      	b.n	8000830 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80008ac:	2302      	movs	r3, #2
 80008ae:	e7f6      	b.n	800089e <HAL_DMA_IRQHandler+0xc6>
 80008b0:	2320      	movs	r3, #32
 80008b2:	e7f4      	b.n	800089e <HAL_DMA_IRQHandler+0xc6>
 80008b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008b8:	e7f1      	b.n	800089e <HAL_DMA_IRQHandler+0xc6>
 80008ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008be:	e7ee      	b.n	800089e <HAL_DMA_IRQHandler+0xc6>
 80008c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008c4:	e7eb      	b.n	800089e <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80008c6:	2508      	movs	r5, #8
 80008c8:	4095      	lsls	r5, r2
 80008ca:	4225      	tst	r5, r4
 80008cc:	d011      	beq.n	80008f2 <HAL_DMA_IRQHandler+0x11a>
 80008ce:	0709      	lsls	r1, r1, #28
 80008d0:	d50f      	bpl.n	80008f2 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008d2:	6819      	ldr	r1, [r3, #0]
 80008d4:	f021 010e 	bic.w	r1, r1, #14
 80008d8:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008da:	2301      	movs	r3, #1
 80008dc:	fa03 f202 	lsl.w	r2, r3, r2
 80008e0:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80008e2:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80008e4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80008e8:	2300      	movs	r3, #0
 80008ea:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80008ee:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80008f0:	e79e      	b.n	8000830 <HAL_DMA_IRQHandler+0x58>
}
 80008f2:	bc70      	pop	{r4, r5, r6}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	40020008 	.word	0x40020008
 80008fc:	40020000 	.word	0x40020000

08000900 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000904:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000906:	4616      	mov	r6, r2
 8000908:	4b65      	ldr	r3, [pc, #404]	; (8000aa0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800090a:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000ab0 <HAL_GPIO_Init+0x1b0>
 800090e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000ab4 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000912:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000916:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000918:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800091c:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000920:	45a0      	cmp	r8, r4
 8000922:	d17f      	bne.n	8000a24 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000924:	684d      	ldr	r5, [r1, #4]
 8000926:	2d12      	cmp	r5, #18
 8000928:	f000 80af 	beq.w	8000a8a <HAL_GPIO_Init+0x18a>
 800092c:	f200 8088 	bhi.w	8000a40 <HAL_GPIO_Init+0x140>
 8000930:	2d02      	cmp	r5, #2
 8000932:	f000 80a7 	beq.w	8000a84 <HAL_GPIO_Init+0x184>
 8000936:	d87c      	bhi.n	8000a32 <HAL_GPIO_Init+0x132>
 8000938:	2d00      	cmp	r5, #0
 800093a:	f000 808e 	beq.w	8000a5a <HAL_GPIO_Init+0x15a>
 800093e:	2d01      	cmp	r5, #1
 8000940:	f000 809e 	beq.w	8000a80 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000944:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000948:	2cff      	cmp	r4, #255	; 0xff
 800094a:	bf93      	iteet	ls
 800094c:	4682      	movls	sl, r0
 800094e:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000952:	3d08      	subhi	r5, #8
 8000954:	f8d0 b000 	ldrls.w	fp, [r0]
 8000958:	bf92      	itee	ls
 800095a:	00b5      	lslls	r5, r6, #2
 800095c:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000960:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000962:	fa09 f805 	lsl.w	r8, r9, r5
 8000966:	ea2b 0808 	bic.w	r8, fp, r8
 800096a:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800096e:	bf88      	it	hi
 8000970:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000974:	ea48 0505 	orr.w	r5, r8, r5
 8000978:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800097c:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000980:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000984:	d04e      	beq.n	8000a24 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000986:	4d47      	ldr	r5, [pc, #284]	; (8000aa4 <HAL_GPIO_Init+0x1a4>)
 8000988:	4f46      	ldr	r7, [pc, #280]	; (8000aa4 <HAL_GPIO_Init+0x1a4>)
 800098a:	69ad      	ldr	r5, [r5, #24]
 800098c:	f026 0803 	bic.w	r8, r6, #3
 8000990:	f045 0501 	orr.w	r5, r5, #1
 8000994:	61bd      	str	r5, [r7, #24]
 8000996:	69bd      	ldr	r5, [r7, #24]
 8000998:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 800099c:	f005 0501 	and.w	r5, r5, #1
 80009a0:	9501      	str	r5, [sp, #4]
 80009a2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009a6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009aa:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009ac:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80009b0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80009b4:	fa09 f90b 	lsl.w	r9, r9, fp
 80009b8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009bc:	4d3a      	ldr	r5, [pc, #232]	; (8000aa8 <HAL_GPIO_Init+0x1a8>)
 80009be:	42a8      	cmp	r0, r5
 80009c0:	d068      	beq.n	8000a94 <HAL_GPIO_Init+0x194>
 80009c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009c6:	42a8      	cmp	r0, r5
 80009c8:	d066      	beq.n	8000a98 <HAL_GPIO_Init+0x198>
 80009ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009ce:	42a8      	cmp	r0, r5
 80009d0:	d064      	beq.n	8000a9c <HAL_GPIO_Init+0x19c>
 80009d2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80009d6:	42a8      	cmp	r0, r5
 80009d8:	bf0c      	ite	eq
 80009da:	2503      	moveq	r5, #3
 80009dc:	2504      	movne	r5, #4
 80009de:	fa05 f50b 	lsl.w	r5, r5, fp
 80009e2:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80009e6:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ea:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009ec:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80009f0:	bf14      	ite	ne
 80009f2:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009f4:	43a5      	biceq	r5, r4
 80009f6:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009f8:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009fa:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80009fe:	bf14      	ite	ne
 8000a00:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a02:	43a5      	biceq	r5, r4
 8000a04:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a06:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a08:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a0c:	bf14      	ite	ne
 8000a0e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a10:	43a5      	biceq	r5, r4
 8000a12:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a14:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a16:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a1a:	bf14      	ite	ne
 8000a1c:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a1e:	ea25 0404 	biceq.w	r4, r5, r4
 8000a22:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000a24:	3601      	adds	r6, #1
 8000a26:	2e10      	cmp	r6, #16
 8000a28:	f47f af73 	bne.w	8000912 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000a2c:	b003      	add	sp, #12
 8000a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000a32:	2d03      	cmp	r5, #3
 8000a34:	d022      	beq.n	8000a7c <HAL_GPIO_Init+0x17c>
 8000a36:	2d11      	cmp	r5, #17
 8000a38:	d184      	bne.n	8000944 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a3a:	68ca      	ldr	r2, [r1, #12]
 8000a3c:	3204      	adds	r2, #4
          break;
 8000a3e:	e781      	b.n	8000944 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000a40:	4f1a      	ldr	r7, [pc, #104]	; (8000aac <HAL_GPIO_Init+0x1ac>)
 8000a42:	42bd      	cmp	r5, r7
 8000a44:	d009      	beq.n	8000a5a <HAL_GPIO_Init+0x15a>
 8000a46:	d812      	bhi.n	8000a6e <HAL_GPIO_Init+0x16e>
 8000a48:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000ab8 <HAL_GPIO_Init+0x1b8>
 8000a4c:	454d      	cmp	r5, r9
 8000a4e:	d004      	beq.n	8000a5a <HAL_GPIO_Init+0x15a>
 8000a50:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000a54:	454d      	cmp	r5, r9
 8000a56:	f47f af75 	bne.w	8000944 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000a5a:	688a      	ldr	r2, [r1, #8]
 8000a5c:	b1c2      	cbz	r2, 8000a90 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000a5e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000a60:	bf0c      	ite	eq
 8000a62:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000a66:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000a6a:	2208      	movs	r2, #8
 8000a6c:	e76a      	b.n	8000944 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000a6e:	4575      	cmp	r5, lr
 8000a70:	d0f3      	beq.n	8000a5a <HAL_GPIO_Init+0x15a>
 8000a72:	4565      	cmp	r5, ip
 8000a74:	d0f1      	beq.n	8000a5a <HAL_GPIO_Init+0x15a>
 8000a76:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000abc <HAL_GPIO_Init+0x1bc>
 8000a7a:	e7eb      	b.n	8000a54 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	e761      	b.n	8000944 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a80:	68ca      	ldr	r2, [r1, #12]
          break;
 8000a82:	e75f      	b.n	8000944 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a84:	68ca      	ldr	r2, [r1, #12]
 8000a86:	3208      	adds	r2, #8
          break;
 8000a88:	e75c      	b.n	8000944 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a8a:	68ca      	ldr	r2, [r1, #12]
 8000a8c:	320c      	adds	r2, #12
          break;
 8000a8e:	e759      	b.n	8000944 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a90:	2204      	movs	r2, #4
 8000a92:	e757      	b.n	8000944 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a94:	2500      	movs	r5, #0
 8000a96:	e7a2      	b.n	80009de <HAL_GPIO_Init+0xde>
 8000a98:	2501      	movs	r5, #1
 8000a9a:	e7a0      	b.n	80009de <HAL_GPIO_Init+0xde>
 8000a9c:	2502      	movs	r5, #2
 8000a9e:	e79e      	b.n	80009de <HAL_GPIO_Init+0xde>
 8000aa0:	40010400 	.word	0x40010400
 8000aa4:	40021000 	.word	0x40021000
 8000aa8:	40010800 	.word	0x40010800
 8000aac:	10210000 	.word	0x10210000
 8000ab0:	10310000 	.word	0x10310000
 8000ab4:	10320000 	.word	0x10320000
 8000ab8:	10110000 	.word	0x10110000
 8000abc:	10220000 	.word	0x10220000

08000ac0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ac0:	6883      	ldr	r3, [r0, #8]
 8000ac2:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000ac4:	bf14      	ite	ne
 8000ac6:	2001      	movne	r0, #1
 8000ac8:	2000      	moveq	r0, #0
 8000aca:	4770      	bx	lr

08000acc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000acc:	b10a      	cbz	r2, 8000ad2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000ace:	6101      	str	r1, [r0, #16]
 8000ad0:	4770      	bx	lr
 8000ad2:	0409      	lsls	r1, r1, #16
 8000ad4:	e7fb      	b.n	8000ace <HAL_GPIO_WritePin+0x2>

08000ad6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000ad6:	68c3      	ldr	r3, [r0, #12]
 8000ad8:	4059      	eors	r1, r3
 8000ada:	60c1      	str	r1, [r0, #12]
 8000adc:	4770      	bx	lr

08000ade <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000ade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8000ae2:	4604      	mov	r4, r0
{
 8000ae4:	b086      	sub	sp, #24
  if(hpcd == NULL)
 8000ae6:	2800      	cmp	r0, #0
 8000ae8:	d060      	beq.n	8000bac <HAL_PCD_Init+0xce>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8000aea:	f890 3429 	ldrb.w	r3, [r0, #1065]	; 0x429
 8000aee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000af2:	b91b      	cbnz	r3, 8000afc <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000af4:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000af8:	f002 fc8c 	bl	8003414 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000afc:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000afe:	2303      	movs	r3, #3

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000b00:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 8000b02:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b06:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
  __HAL_PCD_DISABLE(hpcd);
 8000b0a:	f001 f945 	bl	8001d98 <USB_DisableGlobalInt>
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000b0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b10:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000b12:	682b      	ldr	r3, [r5, #0]
 8000b14:	f104 0804 	add.w	r8, r4, #4
 8000b18:	6033      	str	r3, [r6, #0]
 8000b1a:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000b1e:	6820      	ldr	r0, [r4, #0]
 8000b20:	f001 f92a 	bl	8001d78 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000b24:	2100      	movs	r1, #0
 8000b26:	6820      	ldr	r0, [r4, #0]
 8000b28:	f001 f940 	bl	8001dac <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4623      	mov	r3, r4
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000b30:	4622      	mov	r2, r4
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
 8000b32:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000b34:	4608      	mov	r0, r1
 8000b36:	f104 0510 	add.w	r5, r4, #16
    hpcd->IN_ep[index].num = index;
 8000b3a:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000b3e:	8691      	strh	r1, [r2, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 8000b40:	3101      	adds	r1, #1
 8000b42:	290f      	cmp	r1, #15
    hpcd->IN_ep[index].is_in = 1U;
 8000b44:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000b48:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0U;
 8000b4c:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0U;
 8000b4e:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0U;
 8000b50:	6410      	str	r0, [r2, #64]	; 0x40
 8000b52:	f102 0220 	add.w	r2, r2, #32
  for (index = 0U; index < 15U ; index++)
 8000b56:	d1f0      	bne.n	8000b3a <HAL_PCD_Init+0x5c>
 8000b58:	2200      	movs	r2, #0
  }
 
  for (index = 0U; index < 15U ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0U;
 8000b5a:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8000b5c:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000b60:	869a      	strh	r2, [r3, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 8000b62:	3201      	adds	r2, #1
 8000b64:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0U;
 8000b66:	f883 7229 	strb.w	r7, [r3, #553]	; 0x229
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8000b6a:	f883 722b 	strb.w	r7, [r3, #555]	; 0x22b
    hpcd->OUT_ep[index].maxpacket = 0U;
 8000b6e:	f8c3 7238 	str.w	r7, [r3, #568]	; 0x238
    hpcd->OUT_ep[index].xfer_buff = 0U;
 8000b72:	f8c3 723c 	str.w	r7, [r3, #572]	; 0x23c
    hpcd->OUT_ep[index].xfer_len = 0U;
 8000b76:	f8c3 7240 	str.w	r7, [r3, #576]	; 0x240
 8000b7a:	f103 0320 	add.w	r3, r3, #32
  for (index = 0U; index < 15U ; index++)
 8000b7e:	d1ed      	bne.n	8000b5c <HAL_PCD_Init+0x7e>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8000b80:	466e      	mov	r6, sp
 8000b82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b84:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000b86:	682b      	ldr	r3, [r5, #0]
 8000b88:	6033      	str	r3, [r6, #0]
 8000b8a:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000b8e:	6820      	ldr	r0, [r4, #0]
 8000b90:	f001 f90e 	bl	8001db0 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
  hpcd->State= HAL_PCD_STATE_READY;
 8000b94:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000b96:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
  
  USB_DevDisconnect (hpcd->Instance);  
 8000b9a:	6820      	ldr	r0, [r4, #0]
  hpcd->State= HAL_PCD_STATE_READY;
 8000b9c:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
  USB_DevDisconnect (hpcd->Instance);  
 8000ba0:	f001 fbde 	bl	8002360 <USB_DevDisconnect>
  return HAL_OK;
 8000ba4:	2000      	movs	r0, #0
}
 8000ba6:	b006      	add	sp, #24
 8000ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8000bac:	2001      	movs	r0, #1
 8000bae:	e7fa      	b.n	8000ba6 <HAL_PCD_Init+0xc8>

08000bb0 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8000bb0:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 8000bb4:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000bb6:	2b01      	cmp	r3, #1
{
 8000bb8:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000bba:	d00e      	beq.n	8000bda <HAL_PCD_Start+0x2a>
 8000bbc:	2101      	movs	r1, #1
 8000bbe:	f880 1428 	strb.w	r1, [r0, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8000bc2:	f002 fd40 	bl	8003646 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8000bc6:	6820      	ldr	r0, [r4, #0]
 8000bc8:	f001 fbc8 	bl	800235c <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000bcc:	6820      	ldr	r0, [r4, #0]
 8000bce:	f001 f8da 	bl	8001d86 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000bd2:	2000      	movs	r0, #0
 8000bd4:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8000bd8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000bda:	2002      	movs	r0, #2
}
 8000bdc:	bd10      	pop	{r4, pc}

08000bde <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8000bde:	f890 2428 	ldrb.w	r2, [r0, #1064]	; 0x428
{
 8000be2:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000be4:	2a01      	cmp	r2, #1
{
 8000be6:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000be8:	d00b      	beq.n	8000c02 <HAL_PCD_SetAddress+0x24>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  hpcd->USB_Address = address;
 8000bf0:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 8000bf4:	6800      	ldr	r0, [r0, #0]
 8000bf6:	f001 fbab 	bl	8002350 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
 8000c00:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c02:	2002      	movs	r0, #2
  return HAL_OK;
}
 8000c04:	bd10      	pop	{r4, pc}

08000c06 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000c06:	b538      	push	{r3, r4, r5, lr}
 8000c08:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8000c0a:	b248      	sxtb	r0, r1
 8000c0c:	2800      	cmp	r0, #0
 8000c0e:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c12:	bfb5      	itete	lt
 8000c14:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c18:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c1c:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c1e:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c22:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7FU;
 8000c24:	700d      	strb	r5, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c26:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8000c28:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8000c2a:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
  ep->maxpacket = ep_mps;
 8000c2e:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d009      	beq.n	8000c48 <HAL_PCD_EP_Open+0x42>
 8000c34:	2301      	movs	r3, #1
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000c36:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8000c38:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000c3c:	f001 f8d4 	bl	8001de8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000c40:	2000      	movs	r0, #0
 8000c42:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return ret;
 8000c46:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8000c48:	2002      	movs	r0, #2
}
 8000c4a:	bd38      	pop	{r3, r4, r5, pc}

08000c4c <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8000c4c:	b24b      	sxtb	r3, r1
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c54:	bfb5      	itete	lt
 8000c56:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c5a:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c5e:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c60:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c64:	0fdb      	lsrs	r3, r3, #31
{  
 8000c66:	b510      	push	{r4, lr}
  ep->num   = ep_addr & 0x7FU;
 8000c68:	700a      	strb	r2, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c6a:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8000c6c:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{  
 8000c70:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d009      	beq.n	8000c8a <HAL_PCD_EP_Close+0x3e>
 8000c76:	2301      	movs	r3, #1
 8000c78:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8000c7c:	6800      	ldr	r0, [r0, #0]
 8000c7e:	f001 fa25 	bl	80020cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000c82:	2000      	movs	r0, #0
 8000c84:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8000c88:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c8a:	2002      	movs	r0, #2
}
 8000c8c:	bd10      	pop	{r4, pc}

08000c8e <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000c8e:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8000c90:	2600      	movs	r6, #0
 8000c92:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000c96:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;  
 8000c98:	1944      	adds	r4, r0, r5
  ep->is_in = 0U;
  ep->num = ep_addr & 0x7FU;
 8000c9a:	f884 1228 	strb.w	r1, [r4, #552]	; 0x228
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c9e:	f505 710a 	add.w	r1, r5, #552	; 0x228
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000ca2:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;  
 8000ca4:	f8c4 223c 	str.w	r2, [r4, #572]	; 0x23c
  ep->xfer_len = len;
 8000ca8:	f8c4 3240 	str.w	r3, [r4, #576]	; 0x240
  ep->xfer_count = 0U;
 8000cac:	f8c4 6244 	str.w	r6, [r4, #580]	; 0x244
  ep->is_in = 0U;
 8000cb0:	f884 6229 	strb.w	r6, [r4, #553]	; 0x229
    USB_EPStartXfer(hpcd->Instance , ep);
 8000cb4:	6800      	ldr	r0, [r0, #0]
 8000cb6:	f001 fb6d 	bl	8002394 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000cba:	4630      	mov	r0, r6
 8000cbc:	bd70      	pop	{r4, r5, r6, pc}

08000cbe <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000cbe:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000cc2:	b570      	push	{r4, r5, r6, lr}
 8000cc4:	014d      	lsls	r5, r1, #5
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8000cc6:	1944      	adds	r4, r0, r5
  ep->xfer_len = len;
 8000cc8:	6423      	str	r3, [r4, #64]	; 0x40
  ep->xfer_count = 0U;
 8000cca:	2600      	movs	r6, #0
  ep->is_in = 1U;
 8000ccc:	2301      	movs	r3, #1
  ep->num = ep_addr & 0x7FU;
 8000cce:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000cd2:	f105 0128 	add.w	r1, r5, #40	; 0x28
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000cd6:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;  
 8000cd8:	63e2      	str	r2, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8000cda:	6466      	str	r6, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8000cdc:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    USB_EPStartXfer(hpcd->Instance , ep);
 8000ce0:	6800      	ldr	r0, [r0, #0]
 8000ce2:	f001 fb57 	bl	8002394 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000cec <HAL_PCD_IRQHandler>:
{ 
 8000cec:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf0:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8000cf2:	6800      	ldr	r0, [r0, #0]
 8000cf4:	f001 fb36 	bl	8002364 <USB_ReadInterrupts>
 8000cf8:	0400      	lsls	r0, r0, #16
 8000cfa:	f100 8098 	bmi.w	8000e2e <HAL_PCD_IRQHandler+0x142>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8000cfe:	6820      	ldr	r0, [r4, #0]
 8000d00:	f001 fb30 	bl	8002364 <USB_ReadInterrupts>
 8000d04:	0541      	lsls	r1, r0, #21
 8000d06:	d50f      	bpl.n	8000d28 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d08:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8000d0a:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d0c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d14:	041b      	lsls	r3, r3, #16
 8000d16:	0c1b      	lsrs	r3, r3, #16
 8000d18:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8000d1c:	f002 fbb1 	bl	8003482 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 8000d20:	2100      	movs	r1, #0
 8000d22:	4620      	mov	r0, r4
 8000d24:	f7ff ff5b 	bl	8000bde <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8000d28:	6820      	ldr	r0, [r4, #0]
 8000d2a:	f001 fb1b 	bl	8002364 <USB_ReadInterrupts>
 8000d2e:	0447      	lsls	r7, r0, #17
 8000d30:	d508      	bpl.n	8000d44 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8000d32:	6822      	ldr	r2, [r4, #0]
 8000d34:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d3c:	041b      	lsls	r3, r3, #16
 8000d3e:	0c1b      	lsrs	r3, r3, #16
 8000d40:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8000d44:	6820      	ldr	r0, [r4, #0]
 8000d46:	f001 fb0d 	bl	8002364 <USB_ReadInterrupts>
 8000d4a:	0486      	lsls	r6, r0, #18
 8000d4c:	d508      	bpl.n	8000d60 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8000d4e:	6822      	ldr	r2, [r4, #0]
 8000d50:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d54:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d58:	041b      	lsls	r3, r3, #16
 8000d5a:	0c1b      	lsrs	r3, r3, #16
 8000d5c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8000d60:	6820      	ldr	r0, [r4, #0]
 8000d62:	f001 faff 	bl	8002364 <USB_ReadInterrupts>
 8000d66:	04c5      	lsls	r5, r0, #19
 8000d68:	d51c      	bpl.n	8000da4 <HAL_PCD_IRQHandler+0xb8>
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000d6a:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8000d6c:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000d6e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000d72:	f023 0304 	bic.w	r3, r3, #4
 8000d76:	041b      	lsls	r3, r3, #16
 8000d78:	0c1b      	lsrs	r3, r3, #16
 8000d7a:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 8000d7e:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000d82:	f023 0308 	bic.w	r3, r3, #8
 8000d86:	041b      	lsls	r3, r3, #16
 8000d88:	0c1b      	lsrs	r3, r3, #16
 8000d8a:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8000d8e:	f002 fb95 	bl	80034bc <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8000d92:	6822      	ldr	r2, [r4, #0]
 8000d94:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d9c:	041b      	lsls	r3, r3, #16
 8000d9e:	0c1b      	lsrs	r3, r3, #16
 8000da0:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8000da4:	6820      	ldr	r0, [r4, #0]
 8000da6:	f001 fadd 	bl	8002364 <USB_ReadInterrupts>
 8000daa:	0500      	lsls	r0, r0, #20
 8000dac:	d51d      	bpl.n	8000dea <HAL_PCD_IRQHandler+0xfe>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000dae:	6820      	ldr	r0, [r4, #0]
 8000db0:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000db4:	b29b      	uxth	r3, r3
 8000db6:	f043 0308 	orr.w	r3, r3, #8
 8000dba:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8000dbe:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000dc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000dc6:	041b      	lsls	r3, r3, #16
 8000dc8:	0c1b      	lsrs	r3, r3, #16
 8000dca:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000dce:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	f043 0304 	orr.w	r3, r3, #4
 8000dd8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8000ddc:	f001 fac2 	bl	8002364 <USB_ReadInterrupts>
 8000de0:	04c1      	lsls	r1, r0, #19
 8000de2:	d402      	bmi.n	8000dea <HAL_PCD_IRQHandler+0xfe>
      HAL_PCD_SuspendCallback(hpcd);
 8000de4:	4620      	mov	r0, r4
 8000de6:	f002 fb59 	bl	800349c <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8000dea:	6820      	ldr	r0, [r4, #0]
 8000dec:	f001 faba 	bl	8002364 <USB_ReadInterrupts>
 8000df0:	0582      	lsls	r2, r0, #22
 8000df2:	d50b      	bpl.n	8000e0c <HAL_PCD_IRQHandler+0x120>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000df4:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8000df6:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000df8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000dfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e00:	041b      	lsls	r3, r3, #16
 8000e02:	0c1b      	lsrs	r3, r3, #16
 8000e04:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000e08:	f002 fb37 	bl	800347a <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8000e0c:	6820      	ldr	r0, [r4, #0]
 8000e0e:	f001 faa9 	bl	8002364 <USB_ReadInterrupts>
 8000e12:	05c3      	lsls	r3, r0, #23
 8000e14:	d508      	bpl.n	8000e28 <HAL_PCD_IRQHandler+0x13c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8000e16:	6822      	ldr	r2, [r4, #0]
 8000e18:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000e1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e20:	041b      	lsls	r3, r3, #16
 8000e22:	0c1b      	lsrs	r3, r3, #16
 8000e24:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 8000e28:	b002      	add	sp, #8
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 8000e2e:	2300      	movs	r3, #0
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000e30:	4fc8      	ldr	r7, [pc, #800]	; (8001154 <HAL_PCD_IRQHandler+0x468>)
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8000e32:	f8df 8324 	ldr.w	r8, [pc, #804]	; 8001158 <HAL_PCD_IRQHandler+0x46c>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000e36:	f8df 9324 	ldr.w	r9, [pc, #804]	; 800115c <HAL_PCD_IRQHandler+0x470>
  __IO uint16_t wIstr = 0;  
 8000e3a:	f8ad 3004 	strh.w	r3, [sp, #4]
  __IO uint16_t wEPVal = 0;
 8000e3e:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8000e42:	6820      	ldr	r0, [r4, #0]
 8000e44:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	f8ad 3004 	strh.w	r3, [sp, #4]
 8000e4e:	041b      	lsls	r3, r3, #16
 8000e50:	f57f af55 	bpl.w	8000cfe <HAL_PCD_IRQHandler+0x12>
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8000e54:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    if (epindex == 0)
 8000e58:	f015 050f 	ands.w	r5, r5, #15
 8000e5c:	f040 80ab 	bne.w	8000fb6 <HAL_PCD_IRQHandler+0x2ca>
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000e60:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000e64:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000e66:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000e6a:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000e6c:	d126      	bne.n	8000ebc <HAL_PCD_IRQHandler+0x1d0>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000e6e:	403b      	ands	r3, r7
 8000e70:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000e72:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000e76:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000e80:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8000e84:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8000e88:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000e8a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e8e:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8000e90:	4413      	add	r3, r2
 8000e92:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8000e94:	4620      	mov	r0, r4
 8000e96:	f002 fae9 	bl	800346c <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8000e9a:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d0cf      	beq.n	8000e42 <HAL_PCD_IRQHandler+0x156>
 8000ea2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ea4:	2a00      	cmp	r2, #0
 8000ea6:	d1cc      	bne.n	8000e42 <HAL_PCD_IRQHandler+0x156>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8000ea8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000eac:	6821      	ldr	r1, [r4, #0]
 8000eae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eb2:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8000eb6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8000eba:	e7c2      	b.n	8000e42 <HAL_PCD_IRQHandler+0x156>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8000ebc:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8000ec0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000ec4:	051a      	lsls	r2, r3, #20
 8000ec6:	d51f      	bpl.n	8000f08 <HAL_PCD_IRQHandler+0x21c>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000ec8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000ecc:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000ed6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000eda:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8000ede:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000ee2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ee6:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8000eea:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8000eee:	f001 fb51 	bl	8002594 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000ef2:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8000ef4:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000ef6:	8813      	ldrh	r3, [r2, #0]
 8000ef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000efc:	051b      	lsls	r3, r3, #20
 8000efe:	0d1b      	lsrs	r3, r3, #20
 8000f00:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8000f02:	f002 faa5 	bl	8003450 <HAL_PCD_SetupStageCallback>
 8000f06:	e79c      	b.n	8000e42 <HAL_PCD_IRQHandler+0x156>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000f08:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000f0c:	041b      	lsls	r3, r3, #16
 8000f0e:	d598      	bpl.n	8000e42 <HAL_PCD_IRQHandler+0x156>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000f10:	8803      	ldrh	r3, [r0, #0]
 8000f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f16:	051b      	lsls	r3, r3, #20
 8000f18:	0d1b      	lsrs	r3, r3, #20
 8000f1a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000f1c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000f20:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000f2a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000f2e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000f32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f36:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          if (ep->xfer_count != 0U)
 8000f3a:	b163      	cbz	r3, 8000f56 <HAL_PCD_IRQHandler+0x26a>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8000f3c:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
 8000f40:	f8d4 123c 	ldr.w	r1, [r4, #572]	; 0x23c
 8000f44:	f001 fb26 	bl	8002594 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8000f48:	f8d4 323c 	ldr.w	r3, [r4, #572]	; 0x23c
 8000f4c:	f8d4 2244 	ldr.w	r2, [r4, #580]	; 0x244
 8000f50:	4413      	add	r3, r2
 8000f52:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8000f56:	2100      	movs	r1, #0
 8000f58:	4620      	mov	r0, r4
 8000f5a:	f002 fa7f 	bl	800345c <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000f5e:	6822      	ldr	r2, [r4, #0]
 8000f60:	f8d4 5238 	ldr.w	r5, [r4, #568]	; 0x238
 8000f64:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8000f68:	2d3e      	cmp	r5, #62	; 0x3e
 8000f6a:	b289      	uxth	r1, r1
 8000f6c:	f101 0106 	add.w	r1, r1, #6
 8000f70:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8000f74:	d917      	bls.n	8000fa6 <HAL_PCD_IRQHandler+0x2ba>
 8000f76:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8000f7a:	06ee      	lsls	r6, r5, #27
 8000f7c:	bf04      	itt	eq
 8000f7e:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8000f82:	b29b      	uxtheq	r3, r3
 8000f84:	ea49 2383 	orr.w	r3, r9, r3, lsl #10
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8000f8e:	8813      	ldrh	r3, [r2, #0]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	ea03 0308 	and.w	r3, r3, r8
 8000f96:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8000f9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fa2:	8013      	strh	r3, [r2, #0]
 8000fa4:	e74d      	b.n	8000e42 <HAL_PCD_IRQHandler+0x156>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000fa6:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8000faa:	07ed      	lsls	r5, r5, #31
 8000fac:	bf44      	itt	mi
 8000fae:	3301      	addmi	r3, #1
 8000fb0:	b29b      	uxthmi	r3, r3
 8000fb2:	029b      	lsls	r3, r3, #10
 8000fb4:	e7e8      	b.n	8000f88 <HAL_PCD_IRQHandler+0x29c>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8000fb6:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000fc0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000fc4:	0419      	lsls	r1, r3, #16
 8000fc6:	d53f      	bpl.n	8001048 <HAL_PCD_IRQHandler+0x35c>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000fc8:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8000fcc:	ea4f 1a45 	mov.w	sl, r5, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fd4:	051b      	lsls	r3, r3, #20
 8000fd6:	0d1b      	lsrs	r3, r3, #20
 8000fd8:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8000fdc:	eb04 010a 	add.w	r1, r4, sl
 8000fe0:	f891 3232 	ldrb.w	r3, [r1, #562]	; 0x232
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d174      	bne.n	80010d2 <HAL_PCD_IRQHandler+0x3e6>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000fe8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000fec:	f891 2228 	ldrb.w	r2, [r1, #552]	; 0x228
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	3306      	adds	r3, #6
 8000ff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000ff8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000ffc:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 8001000:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0U)
 8001004:	b136      	cbz	r6, 8001014 <HAL_PCD_IRQHandler+0x328>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001006:	f8b1 222c 	ldrh.w	r2, [r1, #556]	; 0x22c
 800100a:	4633      	mov	r3, r6
 800100c:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 8001010:	f001 fac0 	bl	8002594 <USB_ReadPMA>
 8001014:	eb04 010a 	add.w	r1, r4, sl
        ep->xfer_count+=count;
 8001018:	f8d1 3244 	ldr.w	r3, [r1, #580]	; 0x244
        ep->xfer_buff+=count;
 800101c:	f8d1 223c 	ldr.w	r2, [r1, #572]	; 0x23c
        ep->xfer_count+=count;
 8001020:	4433      	add	r3, r6
 8001022:	f8c1 3244 	str.w	r3, [r1, #580]	; 0x244
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001026:	f8d1 3240 	ldr.w	r3, [r1, #576]	; 0x240
        ep->xfer_buff+=count;
 800102a:	4432      	add	r2, r6
 800102c:	f8c1 223c 	str.w	r2, [r1, #572]	; 0x23c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001030:	b123      	cbz	r3, 800103c <HAL_PCD_IRQHandler+0x350>
 8001032:	f8d1 0238 	ldr.w	r0, [r1, #568]	; 0x238
 8001036:	4286      	cmp	r6, r0
 8001038:	f080 8086 	bcs.w	8001148 <HAL_PCD_IRQHandler+0x45c>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800103c:	44a2      	add	sl, r4
 800103e:	f89a 1228 	ldrb.w	r1, [sl, #552]	; 0x228
 8001042:	4620      	mov	r0, r4
 8001044:	f002 fa0a 	bl	800345c <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001048:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800104c:	061a      	lsls	r2, r3, #24
 800104e:	f57f aef8 	bpl.w	8000e42 <HAL_PCD_IRQHandler+0x156>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001052:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 8001054:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001056:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 800105a:	19a1      	adds	r1, r4, r6
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800105c:	b29b      	uxth	r3, r3
 800105e:	403b      	ands	r3, r7
 8001060:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001064:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8001068:	3502      	adds	r5, #2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d178      	bne.n	8001160 <HAL_PCD_IRQHandler+0x474>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800106e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001072:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8001076:	b29b      	uxth	r3, r3
 8001078:	3302      	adds	r3, #2
 800107a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800107e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001082:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001086:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 800108a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800108e:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0U)
 8001090:	b11b      	cbz	r3, 800109a <HAL_PCD_IRQHandler+0x3ae>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001092:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001094:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001096:	f001 f96b 	bl	8002370 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800109a:	6822      	ldr	r2, [r4, #0]
 800109c:	4426      	add	r6, r4
 800109e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80010a2:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	3302      	adds	r3, #2
 80010aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80010ae:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80010b2:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        ep->xfer_buff+=ep->xfer_count;
 80010b6:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80010b8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80010bc:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 80010be:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80010c0:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 80010c2:	63f2      	str	r2, [r6, #60]	; 0x3c
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80010c4:	4620      	mov	r0, r4
        if (ep->xfer_len == 0U)
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	f040 8085 	bne.w	80011d6 <HAL_PCD_IRQHandler+0x4ea>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80010cc:	f002 f9ce 	bl	800346c <HAL_PCD_DataInStageCallback>
 80010d0:	e6b7      	b.n	8000e42 <HAL_PCD_IRQHandler+0x156>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80010d2:	f891 3228 	ldrb.w	r3, [r1, #552]	; 0x228
 80010d6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	f412 4f80 	tst.w	r2, #16384	; 0x4000
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80010e0:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80010e4:	b292      	uxth	r2, r2
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 80010e6:	d021      	beq.n	800112c <HAL_PCD_IRQHandler+0x440>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80010e8:	3202      	adds	r2, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80010f0:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 80010f4:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0U)
 80010f8:	b136      	cbz	r6, 8001108 <HAL_PCD_IRQHandler+0x41c>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80010fa:	4633      	mov	r3, r6
 80010fc:	f8b1 222e 	ldrh.w	r2, [r1, #558]	; 0x22e
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001100:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 8001104:	f001 fa46 	bl	8002594 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8001108:	eb04 030a 	add.w	r3, r4, sl
 800110c:	f893 1228 	ldrb.w	r1, [r3, #552]	; 0x228
 8001110:	6822      	ldr	r2, [r4, #0]
 8001112:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001116:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800111a:	051b      	lsls	r3, r3, #20
 800111c:	0d1b      	lsrs	r3, r3, #20
 800111e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001122:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001126:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 800112a:	e773      	b.n	8001014 <HAL_PCD_IRQHandler+0x328>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800112c:	3206      	adds	r2, #6
 800112e:	4413      	add	r3, r2
 8001130:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001134:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 8001138:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0U)
 800113c:	2e00      	cmp	r6, #0
 800113e:	d0e3      	beq.n	8001108 <HAL_PCD_IRQHandler+0x41c>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001140:	4633      	mov	r3, r6
 8001142:	f8b1 2230 	ldrh.w	r2, [r1, #560]	; 0x230
 8001146:	e7db      	b.n	8001100 <HAL_PCD_IRQHandler+0x414>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001148:	f891 1228 	ldrb.w	r1, [r1, #552]	; 0x228
 800114c:	4620      	mov	r0, r4
 800114e:	f7ff fd9e 	bl	8000c8e <HAL_PCD_EP_Receive>
 8001152:	e779      	b.n	8001048 <HAL_PCD_IRQHandler+0x35c>
 8001154:	ffff8f0f 	.word	0xffff8f0f
 8001158:	ffffbf8f 	.word	0xffffbf8f
 800115c:	ffff8000 	.word	0xffff8000
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001160:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 8001164:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	f012 0f40 	tst.w	r2, #64	; 0x40
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800116e:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001172:	b292      	uxth	r2, r2
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001174:	d020      	beq.n	80011b8 <HAL_PCD_IRQHandler+0x4cc>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001176:	3202      	adds	r2, #2
 8001178:	4413      	add	r3, r2
 800117a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800117e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001182:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8001186:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800118a:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0U)
 800118c:	b11b      	cbz	r3, 8001196 <HAL_PCD_IRQHandler+0x4aa>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 800118e:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001190:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001192:	f001 f8ed 	bl	8002370 <USB_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8001196:	19a3      	adds	r3, r4, r6
 8001198:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800119c:	6822      	ldr	r2, [r4, #0]
 800119e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80011a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80011a6:	051b      	lsls	r3, r3, #20
 80011a8:	0d1b      	lsrs	r3, r3, #20
 80011aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011b2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80011b6:	e770      	b.n	800109a <HAL_PCD_IRQHandler+0x3ae>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80011b8:	3206      	adds	r2, #6
 80011ba:	4413      	add	r3, r2
 80011bc:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80011c0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80011c4:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 80011c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011cc:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0U)
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0e1      	beq.n	8001196 <HAL_PCD_IRQHandler+0x4aa>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80011d2:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 80011d4:	e7dc      	b.n	8001190 <HAL_PCD_IRQHandler+0x4a4>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80011d6:	f7ff fd72 	bl	8000cbe <HAL_PCD_EP_Transmit>
 80011da:	e632      	b.n	8000e42 <HAL_PCD_IRQHandler+0x156>

080011dc <HAL_PCD_EP_SetStall>:
  ep->is_stall = 1U;
 80011dc:	2201      	movs	r2, #1
{
 80011de:	b538      	push	{r3, r4, r5, lr}
  if ((0x80U & ep_addr) == 0x80U)
 80011e0:	b24b      	sxtb	r3, r1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f001 057f 	and.w	r5, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80011e8:	bfb5      	itete	lt
 80011ea:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 80011ee:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80011f2:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 80011f4:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80011f8:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7FU;
 80011fa:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 80011fc:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 80011fe:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001200:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 8001202:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 8001206:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001208:	4293      	cmp	r3, r2
 800120a:	d00e      	beq.n	800122a <HAL_PCD_EP_SetStall+0x4e>
 800120c:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 8001210:	6800      	ldr	r0, [r0, #0]
 8001212:	f001 f829 	bl	8002268 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8001216:	b925      	cbnz	r5, 8001222 <HAL_PCD_EP_SetStall+0x46>
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001218:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 800121c:	6820      	ldr	r0, [r4, #0]
 800121e:	f001 f8a5 	bl	800236c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8001222:	2000      	movs	r0, #0
 8001224:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8001228:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800122a:	2002      	movs	r0, #2
}
 800122c:	bd38      	pop	{r3, r4, r5, pc}

0800122e <HAL_PCD_EP_ClrStall>:
{
 800122e:	b538      	push	{r3, r4, r5, lr}
  ep->is_stall = 0U;
 8001230:	2400      	movs	r4, #0
  if ((0x80U & ep_addr) == 0x80U)
 8001232:	b24b      	sxtb	r3, r1
 8001234:	2b00      	cmp	r3, #0
 8001236:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800123a:	bfb5      	itete	lt
 800123c:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 8001240:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001244:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8001246:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800124a:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 800124c:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 800124e:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001250:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8001252:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 8001256:	4605      	mov	r5, r0
  __HAL_LOCK(hpcd); 
 8001258:	2b01      	cmp	r3, #1
 800125a:	d009      	beq.n	8001270 <HAL_PCD_EP_ClrStall+0x42>
 800125c:	2301      	movs	r3, #1
 800125e:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 8001262:	6800      	ldr	r0, [r0, #0]
 8001264:	f001 f832 	bl	80022cc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8001268:	f885 4428 	strb.w	r4, [r5, #1064]	; 0x428
  return HAL_OK;
 800126c:	4620      	mov	r0, r4
 800126e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8001270:	2002      	movs	r0, #2
}
 8001272:	bd38      	pop	{r3, r4, r5, pc}

08001274 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 8001274:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001278:	bf1b      	ittet	ne
 800127a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800127e:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001282:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001286:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8001288:	bf08      	it	eq
 800128a:	f500 700a 	addeq.w	r0, r0, #552	; 0x228
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800128e:	b91a      	cbnz	r2, 8001298 <HAL_PCDEx_PMAConfig+0x24>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 8001290:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8001292:	8083      	strh	r3, [r0, #4]
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
  }
  
  return HAL_OK; 
}
 8001294:	2000      	movs	r0, #0
 8001296:	4770      	bx	lr
    ep->doublebuffer = 1U;
 8001298:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 800129a:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 800129c:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 800129e:	7282      	strb	r2, [r0, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 80012a0:	8103      	strh	r3, [r0, #8]
 80012a2:	e7f7      	b.n	8001294 <HAL_PCDEx_PMAConfig+0x20>

080012a4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012a4:	6803      	ldr	r3, [r0, #0]
{
 80012a6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012aa:	07db      	lsls	r3, r3, #31
{
 80012ac:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012ae:	d410      	bmi.n	80012d2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012b0:	682b      	ldr	r3, [r5, #0]
 80012b2:	079f      	lsls	r7, r3, #30
 80012b4:	d45e      	bmi.n	8001374 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b6:	682b      	ldr	r3, [r5, #0]
 80012b8:	0719      	lsls	r1, r3, #28
 80012ba:	f100 8095 	bmi.w	80013e8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012be:	682b      	ldr	r3, [r5, #0]
 80012c0:	075a      	lsls	r2, r3, #29
 80012c2:	f100 80bf 	bmi.w	8001444 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012c6:	69ea      	ldr	r2, [r5, #28]
 80012c8:	2a00      	cmp	r2, #0
 80012ca:	f040 812d 	bne.w	8001528 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80012ce:	2000      	movs	r0, #0
 80012d0:	e014      	b.n	80012fc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80012d2:	4c90      	ldr	r4, [pc, #576]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 80012d4:	6863      	ldr	r3, [r4, #4]
 80012d6:	f003 030c 	and.w	r3, r3, #12
 80012da:	2b04      	cmp	r3, #4
 80012dc:	d007      	beq.n	80012ee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012de:	6863      	ldr	r3, [r4, #4]
 80012e0:	f003 030c 	and.w	r3, r3, #12
 80012e4:	2b08      	cmp	r3, #8
 80012e6:	d10c      	bne.n	8001302 <HAL_RCC_OscConfig+0x5e>
 80012e8:	6863      	ldr	r3, [r4, #4]
 80012ea:	03de      	lsls	r6, r3, #15
 80012ec:	d509      	bpl.n	8001302 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ee:	6823      	ldr	r3, [r4, #0]
 80012f0:	039c      	lsls	r4, r3, #14
 80012f2:	d5dd      	bpl.n	80012b0 <HAL_RCC_OscConfig+0xc>
 80012f4:	686b      	ldr	r3, [r5, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d1da      	bne.n	80012b0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80012fa:	2001      	movs	r0, #1
}
 80012fc:	b002      	add	sp, #8
 80012fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001302:	686b      	ldr	r3, [r5, #4]
 8001304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001308:	d110      	bne.n	800132c <HAL_RCC_OscConfig+0x88>
 800130a:	6823      	ldr	r3, [r4, #0]
 800130c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001310:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001312:	f7fe ff5d 	bl	80001d0 <HAL_GetTick>
 8001316:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001318:	6823      	ldr	r3, [r4, #0]
 800131a:	0398      	lsls	r0, r3, #14
 800131c:	d4c8      	bmi.n	80012b0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800131e:	f7fe ff57 	bl	80001d0 <HAL_GetTick>
 8001322:	1b80      	subs	r0, r0, r6
 8001324:	2864      	cmp	r0, #100	; 0x64
 8001326:	d9f7      	bls.n	8001318 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001328:	2003      	movs	r0, #3
 800132a:	e7e7      	b.n	80012fc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800132c:	b99b      	cbnz	r3, 8001356 <HAL_RCC_OscConfig+0xb2>
 800132e:	6823      	ldr	r3, [r4, #0]
 8001330:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001334:	6023      	str	r3, [r4, #0]
 8001336:	6823      	ldr	r3, [r4, #0]
 8001338:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800133e:	f7fe ff47 	bl	80001d0 <HAL_GetTick>
 8001342:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	0399      	lsls	r1, r3, #14
 8001348:	d5b2      	bpl.n	80012b0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134a:	f7fe ff41 	bl	80001d0 <HAL_GetTick>
 800134e:	1b80      	subs	r0, r0, r6
 8001350:	2864      	cmp	r0, #100	; 0x64
 8001352:	d9f7      	bls.n	8001344 <HAL_RCC_OscConfig+0xa0>
 8001354:	e7e8      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001356:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	d103      	bne.n	8001366 <HAL_RCC_OscConfig+0xc2>
 800135e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001362:	6023      	str	r3, [r4, #0]
 8001364:	e7d1      	b.n	800130a <HAL_RCC_OscConfig+0x66>
 8001366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800136a:	6023      	str	r3, [r4, #0]
 800136c:	6823      	ldr	r3, [r4, #0]
 800136e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001372:	e7cd      	b.n	8001310 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001374:	4c67      	ldr	r4, [pc, #412]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 8001376:	6863      	ldr	r3, [r4, #4]
 8001378:	f013 0f0c 	tst.w	r3, #12
 800137c:	d007      	beq.n	800138e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800137e:	6863      	ldr	r3, [r4, #4]
 8001380:	f003 030c 	and.w	r3, r3, #12
 8001384:	2b08      	cmp	r3, #8
 8001386:	d110      	bne.n	80013aa <HAL_RCC_OscConfig+0x106>
 8001388:	6863      	ldr	r3, [r4, #4]
 800138a:	03da      	lsls	r2, r3, #15
 800138c:	d40d      	bmi.n	80013aa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	079b      	lsls	r3, r3, #30
 8001392:	d502      	bpl.n	800139a <HAL_RCC_OscConfig+0xf6>
 8001394:	692b      	ldr	r3, [r5, #16]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d1af      	bne.n	80012fa <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800139a:	6823      	ldr	r3, [r4, #0]
 800139c:	696a      	ldr	r2, [r5, #20]
 800139e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013a2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013a6:	6023      	str	r3, [r4, #0]
 80013a8:	e785      	b.n	80012b6 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013aa:	692a      	ldr	r2, [r5, #16]
 80013ac:	4b5a      	ldr	r3, [pc, #360]	; (8001518 <HAL_RCC_OscConfig+0x274>)
 80013ae:	b16a      	cbz	r2, 80013cc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80013b0:	2201      	movs	r2, #1
 80013b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013b4:	f7fe ff0c 	bl	80001d0 <HAL_GetTick>
 80013b8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ba:	6823      	ldr	r3, [r4, #0]
 80013bc:	079f      	lsls	r7, r3, #30
 80013be:	d4ec      	bmi.n	800139a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013c0:	f7fe ff06 	bl	80001d0 <HAL_GetTick>
 80013c4:	1b80      	subs	r0, r0, r6
 80013c6:	2802      	cmp	r0, #2
 80013c8:	d9f7      	bls.n	80013ba <HAL_RCC_OscConfig+0x116>
 80013ca:	e7ad      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80013cc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013ce:	f7fe feff 	bl	80001d0 <HAL_GetTick>
 80013d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013d4:	6823      	ldr	r3, [r4, #0]
 80013d6:	0798      	lsls	r0, r3, #30
 80013d8:	f57f af6d 	bpl.w	80012b6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013dc:	f7fe fef8 	bl	80001d0 <HAL_GetTick>
 80013e0:	1b80      	subs	r0, r0, r6
 80013e2:	2802      	cmp	r0, #2
 80013e4:	d9f6      	bls.n	80013d4 <HAL_RCC_OscConfig+0x130>
 80013e6:	e79f      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013e8:	69aa      	ldr	r2, [r5, #24]
 80013ea:	4c4a      	ldr	r4, [pc, #296]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 80013ec:	4b4b      	ldr	r3, [pc, #300]	; (800151c <HAL_RCC_OscConfig+0x278>)
 80013ee:	b1da      	cbz	r2, 8001428 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80013f0:	2201      	movs	r2, #1
 80013f2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80013f4:	f7fe feec 	bl	80001d0 <HAL_GetTick>
 80013f8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013fc:	079b      	lsls	r3, r3, #30
 80013fe:	d50d      	bpl.n	800141c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001400:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001404:	4b46      	ldr	r3, [pc, #280]	; (8001520 <HAL_RCC_OscConfig+0x27c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	fbb3 f3f2 	udiv	r3, r3, r2
 800140c:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800140e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001410:	9b01      	ldr	r3, [sp, #4]
 8001412:	1e5a      	subs	r2, r3, #1
 8001414:	9201      	str	r2, [sp, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f9      	bne.n	800140e <HAL_RCC_OscConfig+0x16a>
 800141a:	e750      	b.n	80012be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800141c:	f7fe fed8 	bl	80001d0 <HAL_GetTick>
 8001420:	1b80      	subs	r0, r0, r6
 8001422:	2802      	cmp	r0, #2
 8001424:	d9e9      	bls.n	80013fa <HAL_RCC_OscConfig+0x156>
 8001426:	e77f      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001428:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800142a:	f7fe fed1 	bl	80001d0 <HAL_GetTick>
 800142e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001432:	079f      	lsls	r7, r3, #30
 8001434:	f57f af43 	bpl.w	80012be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001438:	f7fe feca 	bl	80001d0 <HAL_GetTick>
 800143c:	1b80      	subs	r0, r0, r6
 800143e:	2802      	cmp	r0, #2
 8001440:	d9f6      	bls.n	8001430 <HAL_RCC_OscConfig+0x18c>
 8001442:	e771      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001444:	4c33      	ldr	r4, [pc, #204]	; (8001514 <HAL_RCC_OscConfig+0x270>)
 8001446:	69e3      	ldr	r3, [r4, #28]
 8001448:	00d8      	lsls	r0, r3, #3
 800144a:	d424      	bmi.n	8001496 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 800144c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	69e3      	ldr	r3, [r4, #28]
 8001450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001454:	61e3      	str	r3, [r4, #28]
 8001456:	69e3      	ldr	r3, [r4, #28]
 8001458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001460:	4e30      	ldr	r6, [pc, #192]	; (8001524 <HAL_RCC_OscConfig+0x280>)
 8001462:	6833      	ldr	r3, [r6, #0]
 8001464:	05d9      	lsls	r1, r3, #23
 8001466:	d518      	bpl.n	800149a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001468:	68eb      	ldr	r3, [r5, #12]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d126      	bne.n	80014bc <HAL_RCC_OscConfig+0x218>
 800146e:	6a23      	ldr	r3, [r4, #32]
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001476:	f7fe feab 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800147a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800147e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001480:	6a23      	ldr	r3, [r4, #32]
 8001482:	079b      	lsls	r3, r3, #30
 8001484:	d53f      	bpl.n	8001506 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8001486:	2f00      	cmp	r7, #0
 8001488:	f43f af1d 	beq.w	80012c6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800148c:	69e3      	ldr	r3, [r4, #28]
 800148e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001492:	61e3      	str	r3, [r4, #28]
 8001494:	e717      	b.n	80012c6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001496:	2700      	movs	r7, #0
 8001498:	e7e2      	b.n	8001460 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800149a:	6833      	ldr	r3, [r6, #0]
 800149c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80014a2:	f7fe fe95 	bl	80001d0 <HAL_GetTick>
 80014a6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a8:	6833      	ldr	r3, [r6, #0]
 80014aa:	05da      	lsls	r2, r3, #23
 80014ac:	d4dc      	bmi.n	8001468 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014ae:	f7fe fe8f 	bl	80001d0 <HAL_GetTick>
 80014b2:	eba0 0008 	sub.w	r0, r0, r8
 80014b6:	2864      	cmp	r0, #100	; 0x64
 80014b8:	d9f6      	bls.n	80014a8 <HAL_RCC_OscConfig+0x204>
 80014ba:	e735      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014bc:	b9ab      	cbnz	r3, 80014ea <HAL_RCC_OscConfig+0x246>
 80014be:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c4:	f023 0301 	bic.w	r3, r3, #1
 80014c8:	6223      	str	r3, [r4, #32]
 80014ca:	6a23      	ldr	r3, [r4, #32]
 80014cc:	f023 0304 	bic.w	r3, r3, #4
 80014d0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80014d2:	f7fe fe7d 	bl	80001d0 <HAL_GetTick>
 80014d6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d8:	6a23      	ldr	r3, [r4, #32]
 80014da:	0798      	lsls	r0, r3, #30
 80014dc:	d5d3      	bpl.n	8001486 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014de:	f7fe fe77 	bl	80001d0 <HAL_GetTick>
 80014e2:	1b80      	subs	r0, r0, r6
 80014e4:	4540      	cmp	r0, r8
 80014e6:	d9f7      	bls.n	80014d8 <HAL_RCC_OscConfig+0x234>
 80014e8:	e71e      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ea:	2b05      	cmp	r3, #5
 80014ec:	6a23      	ldr	r3, [r4, #32]
 80014ee:	d103      	bne.n	80014f8 <HAL_RCC_OscConfig+0x254>
 80014f0:	f043 0304 	orr.w	r3, r3, #4
 80014f4:	6223      	str	r3, [r4, #32]
 80014f6:	e7ba      	b.n	800146e <HAL_RCC_OscConfig+0x1ca>
 80014f8:	f023 0301 	bic.w	r3, r3, #1
 80014fc:	6223      	str	r3, [r4, #32]
 80014fe:	6a23      	ldr	r3, [r4, #32]
 8001500:	f023 0304 	bic.w	r3, r3, #4
 8001504:	e7b6      	b.n	8001474 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001506:	f7fe fe63 	bl	80001d0 <HAL_GetTick>
 800150a:	eba0 0008 	sub.w	r0, r0, r8
 800150e:	42b0      	cmp	r0, r6
 8001510:	d9b6      	bls.n	8001480 <HAL_RCC_OscConfig+0x1dc>
 8001512:	e709      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
 8001514:	40021000 	.word	0x40021000
 8001518:	42420000 	.word	0x42420000
 800151c:	42420480 	.word	0x42420480
 8001520:	20000088 	.word	0x20000088
 8001524:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001528:	4c22      	ldr	r4, [pc, #136]	; (80015b4 <HAL_RCC_OscConfig+0x310>)
 800152a:	6863      	ldr	r3, [r4, #4]
 800152c:	f003 030c 	and.w	r3, r3, #12
 8001530:	2b08      	cmp	r3, #8
 8001532:	f43f aee2 	beq.w	80012fa <HAL_RCC_OscConfig+0x56>
 8001536:	2300      	movs	r3, #0
 8001538:	4e1f      	ldr	r6, [pc, #124]	; (80015b8 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800153a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800153c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800153e:	d12b      	bne.n	8001598 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001540:	f7fe fe46 	bl	80001d0 <HAL_GetTick>
 8001544:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001546:	6823      	ldr	r3, [r4, #0]
 8001548:	0199      	lsls	r1, r3, #6
 800154a:	d41f      	bmi.n	800158c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800154c:	6a2b      	ldr	r3, [r5, #32]
 800154e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001552:	d105      	bne.n	8001560 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001554:	6862      	ldr	r2, [r4, #4]
 8001556:	68a9      	ldr	r1, [r5, #8]
 8001558:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800155c:	430a      	orrs	r2, r1
 800155e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001560:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001562:	6862      	ldr	r2, [r4, #4]
 8001564:	430b      	orrs	r3, r1
 8001566:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800156a:	4313      	orrs	r3, r2
 800156c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800156e:	2301      	movs	r3, #1
 8001570:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001572:	f7fe fe2d 	bl	80001d0 <HAL_GetTick>
 8001576:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	019a      	lsls	r2, r3, #6
 800157c:	f53f aea7 	bmi.w	80012ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001580:	f7fe fe26 	bl	80001d0 <HAL_GetTick>
 8001584:	1b40      	subs	r0, r0, r5
 8001586:	2802      	cmp	r0, #2
 8001588:	d9f6      	bls.n	8001578 <HAL_RCC_OscConfig+0x2d4>
 800158a:	e6cd      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800158c:	f7fe fe20 	bl	80001d0 <HAL_GetTick>
 8001590:	1bc0      	subs	r0, r0, r7
 8001592:	2802      	cmp	r0, #2
 8001594:	d9d7      	bls.n	8001546 <HAL_RCC_OscConfig+0x2a2>
 8001596:	e6c7      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001598:	f7fe fe1a 	bl	80001d0 <HAL_GetTick>
 800159c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	019b      	lsls	r3, r3, #6
 80015a2:	f57f ae94 	bpl.w	80012ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a6:	f7fe fe13 	bl	80001d0 <HAL_GetTick>
 80015aa:	1b40      	subs	r0, r0, r5
 80015ac:	2802      	cmp	r0, #2
 80015ae:	d9f6      	bls.n	800159e <HAL_RCC_OscConfig+0x2fa>
 80015b0:	e6ba      	b.n	8001328 <HAL_RCC_OscConfig+0x84>
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000
 80015b8:	42420060 	.word	0x42420060

080015bc <HAL_RCC_GetSysClockFreq>:
{
 80015bc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015be:	4b19      	ldr	r3, [pc, #100]	; (8001624 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80015c0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015c2:	ac02      	add	r4, sp, #8
 80015c4:	f103 0510 	add.w	r5, r3, #16
 80015c8:	4622      	mov	r2, r4
 80015ca:	6818      	ldr	r0, [r3, #0]
 80015cc:	6859      	ldr	r1, [r3, #4]
 80015ce:	3308      	adds	r3, #8
 80015d0:	c203      	stmia	r2!, {r0, r1}
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	4614      	mov	r4, r2
 80015d6:	d1f7      	bne.n	80015c8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015d8:	2301      	movs	r3, #1
 80015da:	f88d 3004 	strb.w	r3, [sp, #4]
 80015de:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80015e0:	4911      	ldr	r1, [pc, #68]	; (8001628 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015e2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80015e6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80015e8:	f003 020c 	and.w	r2, r3, #12
 80015ec:	2a08      	cmp	r2, #8
 80015ee:	d117      	bne.n	8001620 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015f0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80015f4:	a806      	add	r0, sp, #24
 80015f6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015f8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015fa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015fe:	d50c      	bpl.n	800161a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001600:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001602:	480a      	ldr	r0, [pc, #40]	; (800162c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001604:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001608:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800160a:	aa06      	add	r2, sp, #24
 800160c:	4413      	add	r3, r2
 800160e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001612:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001616:	b007      	add	sp, #28
 8001618:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800161a:	4805      	ldr	r0, [pc, #20]	; (8001630 <HAL_RCC_GetSysClockFreq+0x74>)
 800161c:	4350      	muls	r0, r2
 800161e:	e7fa      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8001620:	4802      	ldr	r0, [pc, #8]	; (800162c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8001622:	e7f8      	b.n	8001616 <HAL_RCC_GetSysClockFreq+0x5a>
 8001624:	080037d8 	.word	0x080037d8
 8001628:	40021000 	.word	0x40021000
 800162c:	007a1200 	.word	0x007a1200
 8001630:	003d0900 	.word	0x003d0900

08001634 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001634:	4a54      	ldr	r2, [pc, #336]	; (8001788 <HAL_RCC_ClockConfig+0x154>)
{
 8001636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800163a:	6813      	ldr	r3, [r2, #0]
{
 800163c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	428b      	cmp	r3, r1
{
 8001644:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001646:	d32a      	bcc.n	800169e <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001648:	6829      	ldr	r1, [r5, #0]
 800164a:	078c      	lsls	r4, r1, #30
 800164c:	d434      	bmi.n	80016b8 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800164e:	07ca      	lsls	r2, r1, #31
 8001650:	d447      	bmi.n	80016e2 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001652:	4a4d      	ldr	r2, [pc, #308]	; (8001788 <HAL_RCC_ClockConfig+0x154>)
 8001654:	6813      	ldr	r3, [r2, #0]
 8001656:	f003 0307 	and.w	r3, r3, #7
 800165a:	429e      	cmp	r6, r3
 800165c:	f0c0 8082 	bcc.w	8001764 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001660:	682a      	ldr	r2, [r5, #0]
 8001662:	4c4a      	ldr	r4, [pc, #296]	; (800178c <HAL_RCC_ClockConfig+0x158>)
 8001664:	f012 0f04 	tst.w	r2, #4
 8001668:	f040 8087 	bne.w	800177a <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800166c:	0713      	lsls	r3, r2, #28
 800166e:	d506      	bpl.n	800167e <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001670:	6863      	ldr	r3, [r4, #4]
 8001672:	692a      	ldr	r2, [r5, #16]
 8001674:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001678:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800167c:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800167e:	f7ff ff9d 	bl	80015bc <HAL_RCC_GetSysClockFreq>
 8001682:	6863      	ldr	r3, [r4, #4]
 8001684:	4a42      	ldr	r2, [pc, #264]	; (8001790 <HAL_RCC_ClockConfig+0x15c>)
 8001686:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800168a:	5cd3      	ldrb	r3, [r2, r3]
 800168c:	40d8      	lsrs	r0, r3
 800168e:	4b41      	ldr	r3, [pc, #260]	; (8001794 <HAL_RCC_ClockConfig+0x160>)
 8001690:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001692:	2000      	movs	r0, #0
 8001694:	f7fe fd5a 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8001698:	2000      	movs	r0, #0
}
 800169a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	6813      	ldr	r3, [r2, #0]
 80016a0:	f023 0307 	bic.w	r3, r3, #7
 80016a4:	430b      	orrs	r3, r1
 80016a6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80016a8:	6813      	ldr	r3, [r2, #0]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	4299      	cmp	r1, r3
 80016b0:	d0ca      	beq.n	8001648 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80016b2:	2001      	movs	r0, #1
 80016b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016b8:	4b34      	ldr	r3, [pc, #208]	; (800178c <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ba:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016be:	bf1e      	ittt	ne
 80016c0:	685a      	ldrne	r2, [r3, #4]
 80016c2:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80016c6:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016c8:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016ca:	bf42      	ittt	mi
 80016cc:	685a      	ldrmi	r2, [r3, #4]
 80016ce:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80016d2:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	68a8      	ldr	r0, [r5, #8]
 80016d8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80016dc:	4302      	orrs	r2, r0
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	e7b5      	b.n	800164e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016e2:	686a      	ldr	r2, [r5, #4]
 80016e4:	4c29      	ldr	r4, [pc, #164]	; (800178c <HAL_RCC_ClockConfig+0x158>)
 80016e6:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e8:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ea:	d11c      	bne.n	8001726 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ec:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f0:	d0df      	beq.n	80016b2 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016f2:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016f4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016f8:	f023 0303 	bic.w	r3, r3, #3
 80016fc:	4313      	orrs	r3, r2
 80016fe:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001700:	f7fe fd66 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001704:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001706:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001708:	2b01      	cmp	r3, #1
 800170a:	d114      	bne.n	8001736 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800170c:	6863      	ldr	r3, [r4, #4]
 800170e:	f003 030c 	and.w	r3, r3, #12
 8001712:	2b04      	cmp	r3, #4
 8001714:	d09d      	beq.n	8001652 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001716:	f7fe fd5b 	bl	80001d0 <HAL_GetTick>
 800171a:	1bc0      	subs	r0, r0, r7
 800171c:	4540      	cmp	r0, r8
 800171e:	d9f5      	bls.n	800170c <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8001720:	2003      	movs	r0, #3
 8001722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001726:	2a02      	cmp	r2, #2
 8001728:	d102      	bne.n	8001730 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800172a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800172e:	e7df      	b.n	80016f0 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001730:	f013 0f02 	tst.w	r3, #2
 8001734:	e7dc      	b.n	80016f0 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001736:	2b02      	cmp	r3, #2
 8001738:	d10f      	bne.n	800175a <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800173a:	6863      	ldr	r3, [r4, #4]
 800173c:	f003 030c 	and.w	r3, r3, #12
 8001740:	2b08      	cmp	r3, #8
 8001742:	d086      	beq.n	8001652 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001744:	f7fe fd44 	bl	80001d0 <HAL_GetTick>
 8001748:	1bc0      	subs	r0, r0, r7
 800174a:	4540      	cmp	r0, r8
 800174c:	d9f5      	bls.n	800173a <HAL_RCC_ClockConfig+0x106>
 800174e:	e7e7      	b.n	8001720 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001750:	f7fe fd3e 	bl	80001d0 <HAL_GetTick>
 8001754:	1bc0      	subs	r0, r0, r7
 8001756:	4540      	cmp	r0, r8
 8001758:	d8e2      	bhi.n	8001720 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800175a:	6863      	ldr	r3, [r4, #4]
 800175c:	f013 0f0c 	tst.w	r3, #12
 8001760:	d1f6      	bne.n	8001750 <HAL_RCC_ClockConfig+0x11c>
 8001762:	e776      	b.n	8001652 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001764:	6813      	ldr	r3, [r2, #0]
 8001766:	f023 0307 	bic.w	r3, r3, #7
 800176a:	4333      	orrs	r3, r6
 800176c:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800176e:	6813      	ldr	r3, [r2, #0]
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	429e      	cmp	r6, r3
 8001776:	d19c      	bne.n	80016b2 <HAL_RCC_ClockConfig+0x7e>
 8001778:	e772      	b.n	8001660 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800177a:	6863      	ldr	r3, [r4, #4]
 800177c:	68e9      	ldr	r1, [r5, #12]
 800177e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001782:	430b      	orrs	r3, r1
 8001784:	6063      	str	r3, [r4, #4]
 8001786:	e771      	b.n	800166c <HAL_RCC_ClockConfig+0x38>
 8001788:	40022000 	.word	0x40022000
 800178c:	40021000 	.word	0x40021000
 8001790:	080037e8 	.word	0x080037e8
 8001794:	20000088 	.word	0x20000088

08001798 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001798:	6803      	ldr	r3, [r0, #0]
{
 800179a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800179e:	07d9      	lsls	r1, r3, #31
{
 80017a0:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80017a2:	d520      	bpl.n	80017e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017a4:	4c35      	ldr	r4, [pc, #212]	; (800187c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80017a6:	69e3      	ldr	r3, [r4, #28]
 80017a8:	00da      	lsls	r2, r3, #3
 80017aa:	d432      	bmi.n	8001812 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80017ac:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80017ae:	69e3      	ldr	r3, [r4, #28]
 80017b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017b4:	61e3      	str	r3, [r4, #28]
 80017b6:	69e3      	ldr	r3, [r4, #28]
 80017b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c0:	4e2f      	ldr	r6, [pc, #188]	; (8001880 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80017c2:	6833      	ldr	r3, [r6, #0]
 80017c4:	05db      	lsls	r3, r3, #23
 80017c6:	d526      	bpl.n	8001816 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80017c8:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80017ca:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80017ce:	d136      	bne.n	800183e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80017d0:	6a23      	ldr	r3, [r4, #32]
 80017d2:	686a      	ldr	r2, [r5, #4]
 80017d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017d8:	4313      	orrs	r3, r2
 80017da:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017dc:	b11f      	cbz	r7, 80017e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017de:	69e3      	ldr	r3, [r4, #28]
 80017e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017e4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80017e6:	6828      	ldr	r0, [r5, #0]
 80017e8:	0783      	lsls	r3, r0, #30
 80017ea:	d506      	bpl.n	80017fa <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80017ec:	4a23      	ldr	r2, [pc, #140]	; (800187c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80017ee:	68a9      	ldr	r1, [r5, #8]
 80017f0:	6853      	ldr	r3, [r2, #4]
 80017f2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017f6:	430b      	orrs	r3, r1
 80017f8:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80017fa:	f010 0010 	ands.w	r0, r0, #16
 80017fe:	d01b      	beq.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001800:	4a1e      	ldr	r2, [pc, #120]	; (800187c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001802:	68e9      	ldr	r1, [r5, #12]
 8001804:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001806:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001808:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800180c:	430b      	orrs	r3, r1
 800180e:	6053      	str	r3, [r2, #4]
 8001810:	e012      	b.n	8001838 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001812:	2700      	movs	r7, #0
 8001814:	e7d4      	b.n	80017c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001816:	6833      	ldr	r3, [r6, #0]
 8001818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800181c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800181e:	f7fe fcd7 	bl	80001d0 <HAL_GetTick>
 8001822:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001824:	6833      	ldr	r3, [r6, #0]
 8001826:	05d8      	lsls	r0, r3, #23
 8001828:	d4ce      	bmi.n	80017c8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800182a:	f7fe fcd1 	bl	80001d0 <HAL_GetTick>
 800182e:	eba0 0008 	sub.w	r0, r0, r8
 8001832:	2864      	cmp	r0, #100	; 0x64
 8001834:	d9f6      	bls.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001836:	2003      	movs	r0, #3
}
 8001838:	b002      	add	sp, #8
 800183a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800183e:	686a      	ldr	r2, [r5, #4]
 8001840:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001844:	4293      	cmp	r3, r2
 8001846:	d0c3      	beq.n	80017d0 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001848:	2001      	movs	r0, #1
 800184a:	4a0e      	ldr	r2, [pc, #56]	; (8001884 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800184c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800184e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001850:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001852:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001856:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001858:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800185a:	07d9      	lsls	r1, r3, #31
 800185c:	d5b8      	bpl.n	80017d0 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800185e:	f7fe fcb7 	bl	80001d0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001862:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001866:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001868:	6a23      	ldr	r3, [r4, #32]
 800186a:	079a      	lsls	r2, r3, #30
 800186c:	d4b0      	bmi.n	80017d0 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186e:	f7fe fcaf 	bl	80001d0 <HAL_GetTick>
 8001872:	1b80      	subs	r0, r0, r6
 8001874:	4540      	cmp	r0, r8
 8001876:	d9f7      	bls.n	8001868 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001878:	e7dd      	b.n	8001836 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000
 8001880:	40007000 	.word	0x40007000
 8001884:	42420440 	.word	0x42420440

08001888 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001888:	6a03      	ldr	r3, [r0, #32]
{
 800188a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800188c:	f023 0301 	bic.w	r3, r3, #1
 8001890:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001892:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001894:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001896:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001898:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800189a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800189e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80018a0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80018a2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80018a6:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80018a8:	4d0a      	ldr	r5, [pc, #40]	; (80018d4 <TIM_OC1_SetConfig+0x4c>)
 80018aa:	42a8      	cmp	r0, r5
 80018ac:	d10b      	bne.n	80018c6 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80018ae:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80018b0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80018b4:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80018b6:	698e      	ldr	r6, [r1, #24]
 80018b8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80018ba:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80018be:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80018c0:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80018c4:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80018c6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80018c8:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80018ca:	684a      	ldr	r2, [r1, #4]
 80018cc:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80018ce:	6203      	str	r3, [r0, #32]
 80018d0:	bd70      	pop	{r4, r5, r6, pc}
 80018d2:	bf00      	nop
 80018d4:	40012c00 	.word	0x40012c00

080018d8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018d8:	6a03      	ldr	r3, [r0, #32]
{
 80018da:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80018dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80018e4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80018e6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80018e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80018ea:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80018ee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018f0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80018f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80018f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80018fa:	4d0b      	ldr	r5, [pc, #44]	; (8001928 <TIM_OC3_SetConfig+0x50>)
 80018fc:	42a8      	cmp	r0, r5
 80018fe:	d10d      	bne.n	800191c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001900:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001902:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001906:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800190a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800190c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800190e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001912:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001914:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001918:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800191c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800191e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001920:	684a      	ldr	r2, [r1, #4]
 8001922:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001924:	6203      	str	r3, [r0, #32]
 8001926:	bd70      	pop	{r4, r5, r6, pc}
 8001928:	40012c00 	.word	0x40012c00

0800192c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800192c:	6a03      	ldr	r3, [r0, #32]
{
 800192e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001934:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001936:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001938:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800193a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800193c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800193e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001942:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001946:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800194c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001950:	4d06      	ldr	r5, [pc, #24]	; (800196c <TIM_OC4_SetConfig+0x40>)
 8001952:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001954:	bf02      	ittt	eq
 8001956:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001958:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800195c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001960:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001962:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001964:	684a      	ldr	r2, [r1, #4]
 8001966:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001968:	6203      	str	r3, [r0, #32]
 800196a:	bd30      	pop	{r4, r5, pc}
 800196c:	40012c00 	.word	0x40012c00

08001970 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001970:	6803      	ldr	r3, [r0, #0]
}
 8001972:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001974:	68da      	ldr	r2, [r3, #12]
 8001976:	f042 0201 	orr.w	r2, r2, #1
 800197a:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	f042 0201 	orr.w	r2, r2, #1
 8001982:	601a      	str	r2, [r3, #0]
}
 8001984:	4770      	bx	lr

08001986 <HAL_TIM_PWM_MspInit>:
 8001986:	4770      	bx	lr

08001988 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001988:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800198c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800198e:	2b01      	cmp	r3, #1
 8001990:	f04f 0302 	mov.w	r3, #2
 8001994:	d01c      	beq.n	80019d0 <HAL_TIM_ConfigClockSource+0x48>
 8001996:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001998:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800199c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800199e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80019a2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019a4:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80019a8:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80019ac:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80019ae:	680a      	ldr	r2, [r1, #0]
 80019b0:	2a40      	cmp	r2, #64	; 0x40
 80019b2:	d079      	beq.n	8001aa8 <HAL_TIM_ConfigClockSource+0x120>
 80019b4:	d819      	bhi.n	80019ea <HAL_TIM_ConfigClockSource+0x62>
 80019b6:	2a10      	cmp	r2, #16
 80019b8:	f000 8093 	beq.w	8001ae2 <HAL_TIM_ConfigClockSource+0x15a>
 80019bc:	d80a      	bhi.n	80019d4 <HAL_TIM_ConfigClockSource+0x4c>
 80019be:	2a00      	cmp	r2, #0
 80019c0:	f000 8089 	beq.w	8001ad6 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80019c4:	2301      	movs	r3, #1
 80019c6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80019ca:	2300      	movs	r3, #0
 80019cc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80019d0:	4618      	mov	r0, r3
}
 80019d2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80019d4:	2a20      	cmp	r2, #32
 80019d6:	f000 808a 	beq.w	8001aee <HAL_TIM_ConfigClockSource+0x166>
 80019da:	2a30      	cmp	r2, #48	; 0x30
 80019dc:	d1f2      	bne.n	80019c4 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80019de:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80019e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80019e4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80019e8:	e036      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80019ea:	2a70      	cmp	r2, #112	; 0x70
 80019ec:	d036      	beq.n	8001a5c <HAL_TIM_ConfigClockSource+0xd4>
 80019ee:	d81b      	bhi.n	8001a28 <HAL_TIM_ConfigClockSource+0xa0>
 80019f0:	2a50      	cmp	r2, #80	; 0x50
 80019f2:	d042      	beq.n	8001a7a <HAL_TIM_ConfigClockSource+0xf2>
 80019f4:	2a60      	cmp	r2, #96	; 0x60
 80019f6:	d1e5      	bne.n	80019c4 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019f8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019fa:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80019fc:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a00:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a02:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a04:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001a06:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a08:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a10:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a14:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001a18:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a1a:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001a1c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a22:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001a26:	e017      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001a28:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001a2c:	d011      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0xca>
 8001a2e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001a32:	d1c7      	bne.n	80019c4 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a34:	688a      	ldr	r2, [r1, #8]
 8001a36:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001a38:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a3a:	68c9      	ldr	r1, [r1, #12]
 8001a3c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a3e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a42:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a46:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a48:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a50:	e002      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	e7b3      	b.n	80019c4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a5c:	688a      	ldr	r2, [r1, #8]
 8001a5e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001a60:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a62:	68c9      	ldr	r1, [r1, #12]
 8001a64:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a66:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a6a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a6e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001a70:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001a72:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a74:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001a78:	e7ee      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a7a:	684c      	ldr	r4, [r1, #4]
 8001a7c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001a7e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a80:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a82:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a86:	f025 0501 	bic.w	r5, r5, #1
 8001a8a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a8c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001a8e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a90:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a94:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001a98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a9a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001a9c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a9e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001aa2:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001aa6:	e7d7      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001aa8:	684c      	ldr	r4, [r1, #4]
 8001aaa:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001aac:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001aae:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ab0:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ab4:	f025 0501 	bic.w	r5, r5, #1
 8001ab8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001aba:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001abc:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001abe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ac2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ac8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001aca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001acc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ad0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001ad4:	e7c0      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001ad6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ad8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001adc:	f042 0207 	orr.w	r2, r2, #7
 8001ae0:	e7ba      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001ae2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ae4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ae8:	f042 0217 	orr.w	r2, r2, #23
 8001aec:	e7b4      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001aee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001af0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001af4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001af8:	e7ae      	b.n	8001a58 <HAL_TIM_ConfigClockSource+0xd0>
	...

08001afc <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001afc:	4a1a      	ldr	r2, [pc, #104]	; (8001b68 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001afe:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b00:	4290      	cmp	r0, r2
 8001b02:	d00a      	beq.n	8001b1a <TIM_Base_SetConfig+0x1e>
 8001b04:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b08:	d007      	beq.n	8001b1a <TIM_Base_SetConfig+0x1e>
 8001b0a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b0e:	4290      	cmp	r0, r2
 8001b10:	d003      	beq.n	8001b1a <TIM_Base_SetConfig+0x1e>
 8001b12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b16:	4290      	cmp	r0, r2
 8001b18:	d115      	bne.n	8001b46 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001b1a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b20:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b22:	4a11      	ldr	r2, [pc, #68]	; (8001b68 <TIM_Base_SetConfig+0x6c>)
 8001b24:	4290      	cmp	r0, r2
 8001b26:	d00a      	beq.n	8001b3e <TIM_Base_SetConfig+0x42>
 8001b28:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b2c:	d007      	beq.n	8001b3e <TIM_Base_SetConfig+0x42>
 8001b2e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b32:	4290      	cmp	r0, r2
 8001b34:	d003      	beq.n	8001b3e <TIM_Base_SetConfig+0x42>
 8001b36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b3a:	4290      	cmp	r0, r2
 8001b3c:	d103      	bne.n	8001b46 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b3e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b44:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001b46:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001b48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001b4c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001b4e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b50:	688b      	ldr	r3, [r1, #8]
 8001b52:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001b54:	680b      	ldr	r3, [r1, #0]
 8001b56:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b58:	4b03      	ldr	r3, [pc, #12]	; (8001b68 <TIM_Base_SetConfig+0x6c>)
 8001b5a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001b5c:	bf04      	itt	eq
 8001b5e:	690b      	ldreq	r3, [r1, #16]
 8001b60:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001b62:	2301      	movs	r3, #1
 8001b64:	6143      	str	r3, [r0, #20]
 8001b66:	4770      	bx	lr
 8001b68:	40012c00 	.word	0x40012c00

08001b6c <HAL_TIM_Base_Init>:
{
 8001b6c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001b6e:	4604      	mov	r4, r0
 8001b70:	b1a0      	cbz	r0, 8001b9c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001b72:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001b76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001b7a:	b91b      	cbnz	r3, 8001b84 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001b7c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001b80:	f001 fba2 	bl	80032c8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001b84:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b86:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001b88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b8c:	1d21      	adds	r1, r4, #4
 8001b8e:	f7ff ffb5 	bl	8001afc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001b92:	2301      	movs	r3, #1
  return HAL_OK;
 8001b94:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001b96:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001b9a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001b9c:	2001      	movs	r0, #1
}
 8001b9e:	bd10      	pop	{r4, pc}

08001ba0 <HAL_TIM_PWM_Init>:
{
 8001ba0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001ba2:	4604      	mov	r4, r0
 8001ba4:	b1a0      	cbz	r0, 8001bd0 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001ba6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001baa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bae:	b91b      	cbnz	r3, 8001bb8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001bb0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001bb4:	f7ff fee7 	bl	8001986 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001bb8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bba:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001bbc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bc0:	1d21      	adds	r1, r4, #4
 8001bc2:	f7ff ff9b 	bl	8001afc <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001bc6:	2301      	movs	r3, #1
  return HAL_OK;
 8001bc8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001bca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001bce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bd0:	2001      	movs	r0, #1
}
 8001bd2:	bd10      	pop	{r4, pc}

08001bd4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bd4:	6a03      	ldr	r3, [r0, #32]
{
 8001bd6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bd8:	f023 0310 	bic.w	r3, r3, #16
 8001bdc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001bde:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001be0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001be2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001be4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001be6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001bea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001bee:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001bf0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001bf4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001bf8:	4d0b      	ldr	r5, [pc, #44]	; (8001c28 <TIM_OC2_SetConfig+0x54>)
 8001bfa:	42a8      	cmp	r0, r5
 8001bfc:	d10d      	bne.n	8001c1a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001bfe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c04:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c08:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001c0a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c0c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c10:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c16:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001c1a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c1c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001c1e:	684a      	ldr	r2, [r1, #4]
 8001c20:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001c22:	6203      	str	r3, [r0, #32]
 8001c24:	bd70      	pop	{r4, r5, r6, pc}
 8001c26:	bf00      	nop
 8001c28:	40012c00 	.word	0x40012c00

08001c2c <HAL_TIM_PWM_ConfigChannel>:
{
 8001c2c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001c2e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001c32:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	f04f 0002 	mov.w	r0, #2
 8001c3a:	d025      	beq.n	8001c88 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001c3c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001c3e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001c42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001c46:	2a0c      	cmp	r2, #12
 8001c48:	d818      	bhi.n	8001c7c <HAL_TIM_PWM_ConfigChannel+0x50>
 8001c4a:	e8df f002 	tbb	[pc, r2]
 8001c4e:	1707      	.short	0x1707
 8001c50:	171e1717 	.word	0x171e1717
 8001c54:	172f1717 	.word	0x172f1717
 8001c58:	1717      	.short	0x1717
 8001c5a:	40          	.byte	0x40
 8001c5b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001c5c:	6820      	ldr	r0, [r4, #0]
 8001c5e:	f7ff fe13 	bl	8001888 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c62:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c64:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001c66:	699a      	ldr	r2, [r3, #24]
 8001c68:	f042 0208 	orr.w	r2, r2, #8
 8001c6c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001c6e:	699a      	ldr	r2, [r3, #24]
 8001c70:	f022 0204 	bic.w	r2, r2, #4
 8001c74:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001c76:	699a      	ldr	r2, [r3, #24]
 8001c78:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001c7a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001c7c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001c7e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001c80:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001c84:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001c88:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001c8a:	6820      	ldr	r0, [r4, #0]
 8001c8c:	f7ff ffa2 	bl	8001bd4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c90:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001c92:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001c94:	699a      	ldr	r2, [r3, #24]
 8001c96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001c9c:	699a      	ldr	r2, [r3, #24]
 8001c9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001ca4:	699a      	ldr	r2, [r3, #24]
 8001ca6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001caa:	e7e6      	b.n	8001c7a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001cac:	6820      	ldr	r0, [r4, #0]
 8001cae:	f7ff fe13 	bl	80018d8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001cb2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001cb4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001cb6:	69da      	ldr	r2, [r3, #28]
 8001cb8:	f042 0208 	orr.w	r2, r2, #8
 8001cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001cbe:	69da      	ldr	r2, [r3, #28]
 8001cc0:	f022 0204 	bic.w	r2, r2, #4
 8001cc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001cc6:	69da      	ldr	r2, [r3, #28]
 8001cc8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001cca:	61da      	str	r2, [r3, #28]
    break;
 8001ccc:	e7d6      	b.n	8001c7c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001cce:	6820      	ldr	r0, [r4, #0]
 8001cd0:	f7ff fe2c 	bl	800192c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cd4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001cd6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001cd8:	69da      	ldr	r2, [r3, #28]
 8001cda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cde:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ce0:	69da      	ldr	r2, [r3, #28]
 8001ce2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ce6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001cee:	e7ec      	b.n	8001cca <HAL_TIM_PWM_ConfigChannel+0x9e>

08001cf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001cf0:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001cf2:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001cf4:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001cf6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001cf8:	ea23 0304 	bic.w	r3, r3, r4
 8001cfc:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001cfe:	6a03      	ldr	r3, [r0, #32]
 8001d00:	408a      	lsls	r2, r1
 8001d02:	431a      	orrs	r2, r3
 8001d04:	6202      	str	r2, [r0, #32]
 8001d06:	bd10      	pop	{r4, pc}

08001d08 <HAL_TIM_PWM_Start>:
{
 8001d08:	b510      	push	{r4, lr}
 8001d0a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	6800      	ldr	r0, [r0, #0]
 8001d10:	f7ff ffee 	bl	8001cf0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d14:	6823      	ldr	r3, [r4, #0]
 8001d16:	4a06      	ldr	r2, [pc, #24]	; (8001d30 <HAL_TIM_PWM_Start+0x28>)
}
 8001d18:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d1a:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001d1c:	bf02      	ittt	eq
 8001d1e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001d20:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001d24:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f042 0201 	orr.w	r2, r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
}
 8001d2e:	bd10      	pop	{r4, pc}
 8001d30:	40012c00 	.word	0x40012c00

08001d34 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001d34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001d38:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	f04f 0302 	mov.w	r3, #2
 8001d40:	d018      	beq.n	8001d74 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001d42:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001d46:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001d48:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001d4a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001d4c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001d4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001d52:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	4322      	orrs	r2, r4
 8001d58:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001d5a:	689a      	ldr	r2, [r3, #8]
 8001d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d60:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001d74:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001d76:	bd10      	pop	{r4, pc}

08001d78 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001d78:	b084      	sub	sp, #16
 8001d7a:	a801      	add	r0, sp, #4
 8001d7c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001d80:	b004      	add	sp, #16
 8001d82:	2000      	movs	r0, #0
 8001d84:	4770      	bx	lr

08001d86 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8001d86:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001d8a:	b29b      	uxth	r3, r3
 8001d8c:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001d90:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8001d94:	2000      	movs	r0, #0
 8001d96:	4770      	bx	lr

08001d98 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8001d98:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001d9c:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 8001da0:	045b      	lsls	r3, r3, #17
 8001da2:	0c5b      	lsrs	r3, r3, #17
 8001da4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8001da8:	2000      	movs	r0, #0
 8001daa:	4770      	bx	lr

08001dac <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001dac:	2000      	movs	r0, #0
 8001dae:	4770      	bx	lr

08001db0 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001db0:	b084      	sub	sp, #16
 8001db2:	b510      	push	{r4, lr}
 8001db4:	ac03      	add	r4, sp, #12
 8001db6:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
    
  return HAL_OK;
}
 8001dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = 0;
 8001dbe:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 8001dc6:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8001dca:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8001dce:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8001dd2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
}
 8001dd6:	b004      	add	sp, #16
  USBx->CNTR |= winterruptmask;
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001dde:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8001de2:	4610      	mov	r0, r2
 8001de4:	4770      	bx	lr
	...

08001de8 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8001de8:	b570      	push	{r4, r5, r6, lr}
  /* initialize Endpoint */
  switch (ep->type)
 8001dea:	78cb      	ldrb	r3, [r1, #3]
 8001dec:	780a      	ldrb	r2, [r1, #0]
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d80f      	bhi.n	8001e12 <USB_ActivateEndpoint+0x2a>
 8001df2:	e8df f003 	tbb	[pc, r3]
 8001df6:	6402      	.short	0x6402
 8001df8:	5950      	.short	0x5950
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8001dfa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001dfe:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e06:	041b      	lsls	r3, r3, #16
 8001e08:	0c1b      	lsrs	r3, r3, #16
 8001e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8001e0e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8001e12:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001e16:	780c      	ldrb	r4, [r1, #0]
 8001e18:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001e1c:	f444 4500 	orr.w	r5, r4, #32768	; 0x8000
 8001e20:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8001e24:	401a      	ands	r2, r3
 8001e26:	432a      	orrs	r2, r5
 8001e28:	f820 2024 	strh.w	r2, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8001e2c:	7a8a      	ldrb	r2, [r1, #10]
 8001e2e:	780d      	ldrb	r5, [r1, #0]
 8001e30:	2a00      	cmp	r2, #0
 8001e32:	f040 8097 	bne.w	8001f64 <USB_ActivateEndpoint+0x17c>
  {
    if (ep->is_in)
 8001e36:	784c      	ldrb	r4, [r1, #1]
 8001e38:	888a      	ldrh	r2, [r1, #4]
 8001e3a:	2c00      	cmp	r4, #0
 8001e3c:	d04a      	beq.n	8001ed4 <USB_ActivateEndpoint+0xec>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001e3e:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8001e42:	0852      	lsrs	r2, r2, #1
 8001e44:	b2a4      	uxth	r4, r4
 8001e46:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8001e4a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8001e4e:	0052      	lsls	r2, r2, #1
 8001e50:	f8c4 2400 	str.w	r2, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001e54:	780c      	ldrb	r4, [r1, #0]
 8001e56:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001e5a:	0652      	lsls	r2, r2, #25
 8001e5c:	d508      	bpl.n	8001e70 <USB_ActivateEndpoint+0x88>
 8001e5e:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001e62:	4013      	ands	r3, r2
 8001e64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e68:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001e6c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8001e70:	780a      	ldrb	r2, [r1, #0]
 8001e72:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001e76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001e7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e7e:	041b      	lsls	r3, r3, #16
 8001e80:	0c1b      	lsrs	r3, r3, #16
 8001e82:	f083 0320 	eor.w	r3, r3, #32
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001e86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e8e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8001e92:	2000      	movs	r0, #0
 8001e94:	bd70      	pop	{r4, r5, r6, pc}
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8001e96:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001e9a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ea2:	041b      	lsls	r3, r3, #16
 8001ea4:	0c1b      	lsrs	r3, r3, #16
 8001ea6:	e7b2      	b.n	8001e0e <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8001ea8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001eac:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001eb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eb4:	041b      	lsls	r3, r3, #16
 8001eb6:	0c1b      	lsrs	r3, r3, #16
 8001eb8:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001ebc:	e7a7      	b.n	8001e0e <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8001ebe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001ec2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001ec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001eca:	041b      	lsls	r3, r3, #16
 8001ecc:	0c1b      	lsrs	r3, r3, #16
 8001ece:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ed2:	e79c      	b.n	8001e0e <USB_ActivateEndpoint+0x26>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001ed4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001ed8:	0852      	lsrs	r2, r2, #1
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	3304      	adds	r3, #4
 8001ede:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001ee2:	0052      	lsls	r2, r2, #1
 8001ee4:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8001ee8:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001eec:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001ef0:	690d      	ldr	r5, [r1, #16]
 8001ef2:	b292      	uxth	r2, r2
 8001ef4:	780b      	ldrb	r3, [r1, #0]
 8001ef6:	3206      	adds	r2, #6
 8001ef8:	2d3e      	cmp	r5, #62	; 0x3e
 8001efa:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001efe:	d929      	bls.n	8001f54 <USB_ActivateEndpoint+0x16c>
 8001f00:	f3c5 164f 	ubfx	r6, r5, #5, #16
 8001f04:	06eb      	lsls	r3, r5, #27
 8001f06:	bf04      	itt	eq
 8001f08:	f106 33ff 	addeq.w	r3, r6, #4294967295
 8001f0c:	b29e      	uxtheq	r6, r3
 8001f0e:	4b6e      	ldr	r3, [pc, #440]	; (80020c8 <USB_ActivateEndpoint+0x2e0>)
 8001f10:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	f844 3012 	str.w	r3, [r4, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001f1a:	780a      	ldrb	r2, [r1, #0]
 8001f1c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f20:	045e      	lsls	r6, r3, #17
 8001f22:	d50b      	bpl.n	8001f3c <USB_ActivateEndpoint+0x154>
 8001f24:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f28:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f2c:	051b      	lsls	r3, r3, #20
 8001f2e:	0d1b      	lsrs	r3, r3, #20
 8001f30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f38:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001f3c:	780a      	ldrb	r2, [r1, #0]
 8001f3e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f4a:	041b      	lsls	r3, r3, #16
 8001f4c:	0c1b      	lsrs	r3, r3, #16
 8001f4e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001f52:	e798      	b.n	8001e86 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001f54:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8001f58:	07ed      	lsls	r5, r5, #31
 8001f5a:	bf44      	itt	mi
 8001f5c:	3301      	addmi	r3, #1
 8001f5e:	b29b      	uxthmi	r3, r3
 8001f60:	029b      	lsls	r3, r3, #10
 8001f62:	e7d7      	b.n	8001f14 <USB_ActivateEndpoint+0x12c>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8001f64:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
 8001f68:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 8001f6c:	0512      	lsls	r2, r2, #20
 8001f6e:	0d12      	lsrs	r2, r2, #20
 8001f70:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8001f74:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f78:	f820 2025 	strh.w	r2, [r0, r5, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8001f7c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001f80:	780c      	ldrb	r4, [r1, #0]
 8001f82:	b292      	uxth	r2, r2
 8001f84:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8001f88:	88cc      	ldrh	r4, [r1, #6]
 8001f8a:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 8001f8e:	0864      	lsrs	r4, r4, #1
 8001f90:	0064      	lsls	r4, r4, #1
 8001f92:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8001f96:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001f9a:	780c      	ldrb	r4, [r1, #0]
 8001f9c:	b292      	uxth	r2, r2
 8001f9e:	3204      	adds	r2, #4
 8001fa0:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8001fa4:	890c      	ldrh	r4, [r1, #8]
 8001fa6:	0864      	lsrs	r4, r4, #1
 8001fa8:	0064      	lsls	r4, r4, #1
 8001faa:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
    if (ep->is_in==0)
 8001fae:	784a      	ldrb	r2, [r1, #1]
 8001fb0:	780c      	ldrb	r4, [r1, #0]
 8001fb2:	2a00      	cmp	r2, #0
 8001fb4:	d147      	bne.n	8002046 <USB_ActivateEndpoint+0x25e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001fb6:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001fba:	0455      	lsls	r5, r2, #17
 8001fbc:	d508      	bpl.n	8001fd0 <USB_ActivateEndpoint+0x1e8>
 8001fbe:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fcc:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001fd0:	780a      	ldrb	r2, [r1, #0]
 8001fd2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001fd6:	065c      	lsls	r4, r3, #25
 8001fd8:	d50b      	bpl.n	8001ff2 <USB_ActivateEndpoint+0x20a>
 8001fda:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001fde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fe2:	051b      	lsls	r3, r3, #20
 8001fe4:	0d1b      	lsrs	r3, r3, #20
 8001fe6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001fee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8001ff2:	780a      	ldrb	r2, [r1, #0]
 8001ff4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001ff8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ffc:	051b      	lsls	r3, r3, #20
 8001ffe:	0d1b      	lsrs	r3, r3, #20
 8002000:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002004:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002008:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800200c:	f248 0280 	movw	r2, #32896	; 0x8080
 8002010:	780c      	ldrb	r4, [r1, #0]
 8002012:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002016:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800201a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800201e:	041b      	lsls	r3, r3, #16
 8002020:	0c1b      	lsrs	r3, r3, #16
 8002022:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002026:	4313      	orrs	r3, r2
 8002028:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800202c:	7809      	ldrb	r1, [r1, #0]
 800202e:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8002032:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002036:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800203a:	041b      	lsls	r3, r3, #16
 800203c:	0c1b      	lsrs	r3, r3, #16
 800203e:	4313      	orrs	r3, r2
 8002040:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 8002044:	e725      	b.n	8001e92 <USB_ActivateEndpoint+0xaa>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002046:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 800204a:	0452      	lsls	r2, r2, #17
 800204c:	d508      	bpl.n	8002060 <USB_ActivateEndpoint+0x278>
 800204e:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002052:	4013      	ands	r3, r2
 8002054:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800205c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002060:	780a      	ldrb	r2, [r1, #0]
 8002062:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002066:	065b      	lsls	r3, r3, #25
 8002068:	d50b      	bpl.n	8002082 <USB_ActivateEndpoint+0x29a>
 800206a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800206e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002072:	051b      	lsls	r3, r3, #20
 8002074:	0d1b      	lsrs	r3, r3, #20
 8002076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800207a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800207e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8002082:	780a      	ldrb	r2, [r1, #0]
 8002084:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002088:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800208c:	051b      	lsls	r3, r3, #20
 800208e:	0d1b      	lsrs	r3, r3, #20
 8002090:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002098:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800209c:	f248 0280 	movw	r2, #32896	; 0x8080
 80020a0:	780c      	ldrb	r4, [r1, #0]
 80020a2:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80020a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020ae:	041b      	lsls	r3, r3, #16
 80020b0:	0c1b      	lsrs	r3, r3, #16
 80020b2:	4313      	orrs	r3, r2
 80020b4:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80020b8:	7809      	ldrb	r1, [r1, #0]
 80020ba:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80020be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c6:	e7b8      	b.n	800203a <USB_ActivateEndpoint+0x252>
 80020c8:	ffff8000 	.word	0xffff8000

080020cc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80020cc:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 80020ce:	7a8c      	ldrb	r4, [r1, #10]
 80020d0:	784a      	ldrb	r2, [r1, #1]
 80020d2:	780b      	ldrb	r3, [r1, #0]
 80020d4:	bbcc      	cbnz	r4, 800214a <USB_DeactivateEndpoint+0x7e>
  {
    if (ep->is_in)
 80020d6:	b302      	cbz	r2, 800211a <USB_DeactivateEndpoint+0x4e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80020d8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80020dc:	0652      	lsls	r2, r2, #25
 80020de:	d50b      	bpl.n	80020f8 <USB_DeactivateEndpoint+0x2c>
 80020e0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80020e4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80020e8:	0512      	lsls	r2, r2, #20
 80020ea:	0d12      	lsrs	r2, r2, #20
 80020ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020f0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80020f4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 80020f8:	780a      	ldrb	r2, [r1, #0]
 80020fa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80020fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002102:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002106:	041b      	lsls	r3, r3, #16
 8002108:	0c1b      	lsrs	r3, r3, #16
 800210a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800210e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002112:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8002116:	2000      	movs	r0, #0
 8002118:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800211a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800211e:	0454      	lsls	r4, r2, #17
 8002120:	d50b      	bpl.n	800213a <USB_DeactivateEndpoint+0x6e>
 8002122:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002126:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800212a:	0512      	lsls	r2, r2, #20
 800212c:	0d12      	lsrs	r2, r2, #20
 800212e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002132:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002136:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800213a:	780a      	ldrb	r2, [r1, #0]
 800213c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002140:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002144:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002148:	e7dd      	b.n	8002106 <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in==0)
 800214a:	2a00      	cmp	r2, #0
 800214c:	d148      	bne.n	80021e0 <USB_DeactivateEndpoint+0x114>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800214e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002152:	0452      	lsls	r2, r2, #17
 8002154:	d50b      	bpl.n	800216e <USB_DeactivateEndpoint+0xa2>
 8002156:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800215a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800215e:	0512      	lsls	r2, r2, #20
 8002160:	0d12      	lsrs	r2, r2, #20
 8002162:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002166:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800216a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800216e:	780a      	ldrb	r2, [r1, #0]
 8002170:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002174:	065c      	lsls	r4, r3, #25
 8002176:	d50b      	bpl.n	8002190 <USB_DeactivateEndpoint+0xc4>
 8002178:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800217c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002180:	051b      	lsls	r3, r3, #20
 8002182:	0d1b      	lsrs	r3, r3, #20
 8002184:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002188:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800218c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8002190:	780a      	ldrb	r2, [r1, #0]
 8002192:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002196:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800219a:	051b      	lsls	r3, r3, #20
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021a2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80021a6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80021aa:	f248 0280 	movw	r2, #32896	; 0x8080
 80021ae:	780c      	ldrb	r4, [r1, #0]
 80021b0:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80021b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021bc:	041b      	lsls	r3, r3, #16
 80021be:	0c1b      	lsrs	r3, r3, #16
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80021c6:	7809      	ldrb	r1, [r1, #0]
 80021c8:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80021cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80021d4:	041b      	lsls	r3, r3, #16
 80021d6:	0c1b      	lsrs	r3, r3, #16
 80021d8:	4313      	orrs	r3, r2
 80021da:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 80021de:	e79a      	b.n	8002116 <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80021e0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021e4:	0452      	lsls	r2, r2, #17
 80021e6:	d50b      	bpl.n	8002200 <USB_DeactivateEndpoint+0x134>
 80021e8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80021f0:	0512      	lsls	r2, r2, #20
 80021f2:	0d12      	lsrs	r2, r2, #20
 80021f4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80021f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021fc:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002200:	780a      	ldrb	r2, [r1, #0]
 8002202:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002206:	065b      	lsls	r3, r3, #25
 8002208:	d50b      	bpl.n	8002222 <USB_DeactivateEndpoint+0x156>
 800220a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800220e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002212:	051b      	lsls	r3, r3, #20
 8002214:	0d1b      	lsrs	r3, r3, #20
 8002216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800221a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800221e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8002222:	780a      	ldrb	r2, [r1, #0]
 8002224:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002228:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800222c:	051b      	lsls	r3, r3, #20
 800222e:	0d1b      	lsrs	r3, r3, #20
 8002230:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002238:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800223c:	f248 0280 	movw	r2, #32896	; 0x8080
 8002240:	780c      	ldrb	r4, [r1, #0]
 8002242:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800224a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800224e:	041b      	lsls	r3, r3, #16
 8002250:	0c1b      	lsrs	r3, r3, #16
 8002252:	4313      	orrs	r3, r2
 8002254:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002258:	7809      	ldrb	r1, [r1, #0]
 800225a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800225e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002266:	e7b5      	b.n	80021d4 <USB_DeactivateEndpoint+0x108>

08002268 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8002268:	780a      	ldrb	r2, [r1, #0]
 800226a:	b98a      	cbnz	r2, 8002290 <USB_EPSetStall+0x28>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 800226c:	8803      	ldrh	r3, [r0, #0]
 800226e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002272:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002276:	041b      	lsls	r3, r3, #16
 8002278:	0c1b      	lsrs	r3, r3, #16
 800227a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800227e:	f083 0310 	eor.w	r3, r3, #16
 8002282:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002286:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800228a:	8003      	strh	r3, [r0, #0]
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
    }
  }
  return HAL_OK;
}
 800228c:	2000      	movs	r0, #0
 800228e:	4770      	bx	lr
    if (ep->is_in)
 8002290:	784b      	ldrb	r3, [r1, #1]
 8002292:	b183      	cbz	r3, 80022b6 <USB_EPSetStall+0x4e>
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8002294:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002298:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800229c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	0c1b      	lsrs	r3, r3, #16
 80022a4:	f083 0310 	eor.w	r3, r3, #16
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80022a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022b0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80022b4:	e7ea      	b.n	800228c <USB_EPSetStall+0x24>
 80022b6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c2:	041b      	lsls	r3, r3, #16
 80022c4:	0c1b      	lsrs	r3, r3, #16
 80022c6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80022ca:	e7ed      	b.n	80022a8 <USB_EPSetStall+0x40>

080022cc <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 80022cc:	784b      	ldrb	r3, [r1, #1]
 80022ce:	780a      	ldrb	r2, [r1, #0]
 80022d0:	b313      	cbz	r3, 8002318 <USB_EPClearStall+0x4c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80022d2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022d6:	065b      	lsls	r3, r3, #25
 80022d8:	d50b      	bpl.n	80022f2 <USB_EPClearStall+0x26>
 80022da:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022e2:	051b      	lsls	r3, r3, #20
 80022e4:	0d1b      	lsrs	r3, r3, #20
 80022e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80022ee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80022f2:	780a      	ldrb	r2, [r1, #0]
 80022f4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022f8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002300:	041b      	lsls	r3, r3, #16
 8002302:	0c1b      	lsrs	r3, r3, #16
 8002304:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800230c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002310:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 8002314:	2000      	movs	r0, #0
 8002316:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002318:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800231c:	045b      	lsls	r3, r3, #17
 800231e:	d50b      	bpl.n	8002338 <USB_EPClearStall+0x6c>
 8002320:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002324:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002328:	051b      	lsls	r3, r3, #20
 800232a:	0d1b      	lsrs	r3, r3, #20
 800232c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002334:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002338:	780a      	ldrb	r2, [r1, #0]
 800233a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800233e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002346:	041b      	lsls	r3, r3, #16
 8002348:	0c1b      	lsrs	r3, r3, #16
 800234a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800234e:	e7db      	b.n	8002308 <USB_EPClearStall+0x3c>

08002350 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 8002350:	b911      	cbnz	r1, 8002358 <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8002352:	2380      	movs	r3, #128	; 0x80
 8002354:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 8002358:	2000      	movs	r0, #0
 800235a:	4770      	bx	lr

0800235c <USB_DevConnect>:
 800235c:	2000      	movs	r0, #0
 800235e:	4770      	bx	lr

08002360 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002360:	2000      	movs	r0, #0
 8002362:	4770      	bx	lr

08002364 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8002364:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8002368:	b280      	uxth	r0, r0
 800236a:	4770      	bx	lr

0800236c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800236c:	2000      	movs	r0, #0
 800236e:	4770      	bx	lr

08002370 <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002370:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8002372:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8002374:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002376:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800237a:	105b      	asrs	r3, r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800237c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8002380:	42a3      	cmp	r3, r4
 8002382:	d100      	bne.n	8002386 <USB_WritePMA+0x16>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002384:	bd10      	pop	{r4, pc}
 8002386:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal++ = temp2;
 800238a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 800238e:	3401      	adds	r4, #1
 8002390:	e7f6      	b.n	8002380 <USB_WritePMA+0x10>
	...

08002394 <USB_EPStartXfer>:
{
 8002394:	b570      	push	{r4, r5, r6, lr}
 8002396:	460e      	mov	r6, r1
  uint32_t len = ep->xfer_len;
 8002398:	698a      	ldr	r2, [r1, #24]
  if (ep->is_in == 1)
 800239a:	7849      	ldrb	r1, [r1, #1]
{
 800239c:	4605      	mov	r5, r0
  if (ep->is_in == 1)
 800239e:	2901      	cmp	r1, #1
 80023a0:	6933      	ldr	r3, [r6, #16]
 80023a2:	7ab0      	ldrb	r0, [r6, #10]
 80023a4:	d166      	bne.n	8002474 <USB_EPStartXfer+0xe0>
    if (ep->xfer_len > ep->maxpacket)
 80023a6:	429a      	cmp	r2, r3
 80023a8:	461c      	mov	r4, r3
      ep->xfer_len =0;
 80023aa:	bf9b      	ittet	ls
 80023ac:	2300      	movls	r3, #0
 80023ae:	4614      	movls	r4, r2
      ep->xfer_len-=len; 
 80023b0:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len =0;
 80023b2:	61b3      	strls	r3, [r6, #24]
      ep->xfer_len-=len; 
 80023b4:	bf88      	it	hi
 80023b6:	61b2      	strhi	r2, [r6, #24]
 80023b8:	b2a3      	uxth	r3, r4
    if (ep->doublebuffer == 0) 
 80023ba:	bb10      	cbnz	r0, 8002402 <USB_EPStartXfer+0x6e>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80023bc:	88b2      	ldrh	r2, [r6, #4]
 80023be:	6971      	ldr	r1, [r6, #20]
 80023c0:	4628      	mov	r0, r5
 80023c2:	f7ff ffd5 	bl	8002370 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80023c6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80023ca:	7832      	ldrb	r2, [r6, #0]
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3302      	adds	r3, #2
 80023d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023d4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80023d8:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80023dc:	7832      	ldrb	r2, [r6, #0]
 80023de:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80023e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023ea:	041b      	lsls	r3, r3, #16
 80023ec:	0c1b      	lsrs	r3, r3, #16
 80023ee:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80023f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023fa:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
}
 80023fe:	2000      	movs	r0, #0
 8002400:	bd70      	pop	{r4, r5, r6, pc}
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8002402:	7832      	ldrb	r2, [r6, #0]
 8002404:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 8002408:	00d2      	lsls	r2, r2, #3
 800240a:	f011 0f40 	tst.w	r1, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800240e:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8002412:	b289      	uxth	r1, r1
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8002414:	d01a      	beq.n	800244c <USB_EPStartXfer+0xb8>
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8002416:	3102      	adds	r1, #2
 8002418:	440a      	add	r2, r1
 800241a:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 800241e:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
        pmabuffer = ep->pmaaddr1;
 8002422:	8932      	ldrh	r2, [r6, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8002424:	6971      	ldr	r1, [r6, #20]
 8002426:	4628      	mov	r0, r5
 8002428:	f7ff ffa2 	bl	8002370 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800242c:	7873      	ldrb	r3, [r6, #1]
 800242e:	7832      	ldrb	r2, [r6, #0]
 8002430:	b99b      	cbnz	r3, 800245a <USB_EPStartXfer+0xc6>
 8002432:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8002436:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800243a:	051b      	lsls	r3, r3, #20
 800243c:	0d1b      	lsrs	r3, r3, #20
 800243e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002442:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002446:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 800244a:	e7c7      	b.n	80023dc <USB_EPStartXfer+0x48>
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800244c:	440a      	add	r2, r1
 800244e:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 8002452:	f8c2 4404 	str.w	r4, [r2, #1028]	; 0x404
        pmabuffer = ep->pmaaddr0;
 8002456:	88f2      	ldrh	r2, [r6, #6]
 8002458:	e7e4      	b.n	8002424 <USB_EPStartXfer+0x90>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800245a:	2b01      	cmp	r3, #1
 800245c:	d1be      	bne.n	80023dc <USB_EPStartXfer+0x48>
 800245e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8002462:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002466:	051b      	lsls	r3, r3, #20
 8002468:	0d1b      	lsrs	r3, r3, #20
 800246a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800246e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002472:	e7e8      	b.n	8002446 <USB_EPStartXfer+0xb2>
    if (ep->xfer_len > ep->maxpacket)
 8002474:	429a      	cmp	r2, r3
      ep->xfer_len =0;
 8002476:	bf93      	iteet	ls
 8002478:	2300      	movls	r3, #0
      ep->xfer_len-=len; 
 800247a:	1ad2      	subhi	r2, r2, r3
 800247c:	61b2      	strhi	r2, [r6, #24]
      ep->xfer_len =0;
 800247e:	61b3      	strls	r3, [r6, #24]
 8002480:	bf98      	it	ls
 8002482:	4613      	movls	r3, r2
 8002484:	7832      	ldrb	r2, [r6, #0]
    if (ep->doublebuffer == 0) 
 8002486:	bb70      	cbnz	r0, 80024e6 <USB_EPStartXfer+0x152>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8002488:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800248c:	2b3e      	cmp	r3, #62	; 0x3e
 800248e:	b289      	uxth	r1, r1
 8002490:	f101 0106 	add.w	r1, r1, #6
 8002494:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8002498:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 800249c:	d918      	bls.n	80024d0 <USB_EPStartXfer+0x13c>
 800249e:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80024a2:	06db      	lsls	r3, r3, #27
 80024a4:	bf04      	itt	eq
 80024a6:	f102 33ff 	addeq.w	r3, r2, #4294967295
 80024aa:	b29a      	uxtheq	r2, r3
 80024ac:	4b38      	ldr	r3, [pc, #224]	; (8002590 <USB_EPStartXfer+0x1fc>)
 80024ae:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80024b8:	7832      	ldrb	r2, [r6, #0]
 80024ba:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80024be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024c6:	041b      	lsls	r3, r3, #16
 80024c8:	0c1b      	lsrs	r3, r3, #16
 80024ca:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80024ce:	e790      	b.n	80023f2 <USB_EPStartXfer+0x5e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80024d0:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80024d4:	07dc      	lsls	r4, r3, #31
 80024d6:	bf44      	itt	mi
 80024d8:	3201      	addmi	r2, #1
 80024da:	b292      	uxthmi	r2, r2
 80024dc:	0292      	lsls	r2, r2, #10
 80024de:	b292      	uxth	r2, r2
 80024e0:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 80024e4:	e7e8      	b.n	80024b8 <USB_EPStartXfer+0x124>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80024e6:	b9b9      	cbnz	r1, 8002518 <USB_EPStartXfer+0x184>
 80024e8:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80024ec:	2b3e      	cmp	r3, #62	; 0x3e
 80024ee:	b289      	uxth	r1, r1
 80024f0:	f101 0102 	add.w	r1, r1, #2
 80024f4:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80024f8:	f505 6480 	add.w	r4, r5, #1024	; 0x400
 80024fc:	d928      	bls.n	8002550 <USB_EPStartXfer+0x1bc>
 80024fe:	f3c3 104f 	ubfx	r0, r3, #5, #16
 8002502:	06da      	lsls	r2, r3, #27
 8002504:	bf04      	itt	eq
 8002506:	f100 32ff 	addeq.w	r2, r0, #4294967295
 800250a:	b290      	uxtheq	r0, r2
 800250c:	4a20      	ldr	r2, [pc, #128]	; (8002590 <USB_EPStartXfer+0x1fc>)
 800250e:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8002512:	b292      	uxth	r2, r2
 8002514:	f844 2011 	str.w	r2, [r4, r1, lsl #1]
 8002518:	7872      	ldrb	r2, [r6, #1]
 800251a:	7831      	ldrb	r1, [r6, #0]
 800251c:	bb5a      	cbnz	r2, 8002576 <USB_EPStartXfer+0x1e2>
 800251e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8002522:	2b3e      	cmp	r3, #62	; 0x3e
 8002524:	b292      	uxth	r2, r2
 8002526:	f102 0206 	add.w	r2, r2, #6
 800252a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800252e:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 8002532:	d915      	bls.n	8002560 <USB_EPStartXfer+0x1cc>
 8002534:	f3c3 114f 	ubfx	r1, r3, #5, #16
 8002538:	06dc      	lsls	r4, r3, #27
 800253a:	bf04      	itt	eq
 800253c:	f101 33ff 	addeq.w	r3, r1, #4294967295
 8002540:	b299      	uxtheq	r1, r3
 8002542:	4b13      	ldr	r3, [pc, #76]	; (8002590 <USB_EPStartXfer+0x1fc>)
 8002544:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8002548:	b29b      	uxth	r3, r3
 800254a:	f840 3012 	str.w	r3, [r0, r2, lsl #1]
 800254e:	e7b3      	b.n	80024b8 <USB_EPStartXfer+0x124>
 8002550:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8002554:	07d8      	lsls	r0, r3, #31
 8002556:	bf44      	itt	mi
 8002558:	3201      	addmi	r2, #1
 800255a:	b292      	uxthmi	r2, r2
 800255c:	0292      	lsls	r2, r2, #10
 800255e:	e7d8      	b.n	8002512 <USB_EPStartXfer+0x17e>
 8002560:	f3c3 014f 	ubfx	r1, r3, #1, #16
 8002564:	07db      	lsls	r3, r3, #31
 8002566:	bf44      	itt	mi
 8002568:	3101      	addmi	r1, #1
 800256a:	b289      	uxthmi	r1, r1
 800256c:	0289      	lsls	r1, r1, #10
 800256e:	b289      	uxth	r1, r1
 8002570:	f840 1012 	str.w	r1, [r0, r2, lsl #1]
 8002574:	e7a0      	b.n	80024b8 <USB_EPStartXfer+0x124>
 8002576:	2a01      	cmp	r2, #1
 8002578:	d19e      	bne.n	80024b8 <USB_EPStartXfer+0x124>
 800257a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800257e:	b292      	uxth	r2, r2
 8002580:	3202      	adds	r2, #2
 8002582:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002586:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 800258a:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
 800258e:	e793      	b.n	80024b8 <USB_EPStartXfer+0x124>
 8002590:	ffff8000 	.word	0xffff8000

08002594 <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002594:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8002596:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8002598:	3301      	adds	r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800259a:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 800259e:	105b      	asrs	r3, r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 80025a0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 80025a4:	42a3      	cmp	r3, r4
 80025a6:	d100      	bne.n	80025aa <USB_ReadPMA+0x16>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 80025a8:	bd10      	pop	{r4, pc}
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 80025aa:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 80025ae:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 80025b2:	3401      	adds	r4, #1
 80025b4:	e7f6      	b.n	80025a4 <USB_ReadPMA+0x10>
	...

080025b8 <USBD_CUSTOM_HID_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CUSTOM_HID_CfgDesc);
 80025b8:	2329      	movs	r3, #41	; 0x29
 80025ba:	8003      	strh	r3, [r0, #0]
  return USBD_CUSTOM_HID_CfgDesc;
}
 80025bc:	4800      	ldr	r0, [pc, #0]	; (80025c0 <USBD_CUSTOM_HID_GetCfgDesc+0x8>)
 80025be:	4770      	bx	lr
 80025c0:	20000044 	.word	0x20000044

080025c4 <USBD_CUSTOM_HID_DataIn>:
                              uint8_t epnum)
{
  
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 80025c4:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
 80025c8:	2000      	movs	r0, #0
 80025ca:	7718      	strb	r0, [r3, #28]

  return USBD_OK;
}
 80025cc:	4770      	bx	lr

080025ce <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80025ce:	b510      	push	{r4, lr}
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;  
 80025d0:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218

  if (hhid->IsReportAvailable == 1)
 80025d4:	69a3      	ldr	r3, [r4, #24]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d107      	bne.n	80025ea <USBD_CUSTOM_HID_EP0_RxReady+0x1c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 80025da:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 80025de:	7861      	ldrb	r1, [r4, #1]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	7820      	ldrb	r0, [r4, #0]
 80025e4:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0;      
 80025e6:	2300      	movs	r3, #0
 80025e8:	61a3      	str	r3, [r4, #24]
  }

  return USBD_OK;
}
 80025ea:	2000      	movs	r0, #0
 80025ec:	bd10      	pop	{r4, pc}
	...

080025f0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc (uint16_t *length)
{
  *length = sizeof (USBD_CUSTOM_HID_DeviceQualifierDesc);
 80025f0:	230a      	movs	r3, #10
 80025f2:	8003      	strh	r3, [r0, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
}
 80025f4:	4800      	ldr	r0, [pc, #0]	; (80025f8 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x8>)
 80025f6:	4770      	bx	lr
 80025f8:	2000007c 	.word	0x2000007c

080025fc <USBD_CUSTOM_HID_DataOut>:
{
 80025fc:	b538      	push	{r3, r4, r5, lr}
 80025fe:	4604      	mov	r4, r0
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;  
 8002600:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 8002604:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
 8002608:	7869      	ldrb	r1, [r5, #1]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	7828      	ldrb	r0, [r5, #0]
 800260e:	4798      	blx	r3
  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR , hhid->Report_buf, 
 8002610:	230a      	movs	r3, #10
 8002612:	462a      	mov	r2, r5
 8002614:	2101      	movs	r1, #1
 8002616:	4620      	mov	r0, r4
 8002618:	f001 f802 	bl	8003620 <USBD_LL_PrepareReceive>
}
 800261c:	2000      	movs	r0, #0
 800261e:	bd38      	pop	{r3, r4, r5, pc}

08002620 <USBD_CUSTOM_HID_Setup>:
{
 8002620:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002622:	780c      	ldrb	r4, [r1, #0]
{
 8002624:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002626:	f014 0460 	ands.w	r4, r4, #96	; 0x60
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800262a:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800262e:	d02d      	beq.n	800268c <USBD_CUSTOM_HID_Setup+0x6c>
 8002630:	2c20      	cmp	r4, #32
 8002632:	d10c      	bne.n	800264e <USBD_CUSTOM_HID_Setup+0x2e>
    switch (req->bRequest)
 8002634:	784a      	ldrb	r2, [r1, #1]
 8002636:	3a02      	subs	r2, #2
 8002638:	2a09      	cmp	r2, #9
 800263a:	d821      	bhi.n	8002680 <USBD_CUSTOM_HID_Setup+0x60>
 800263c:	e8df f002 	tbb	[pc, r2]
 8002640:	20200914 	.word	0x20200914
 8002644:	18202020 	.word	0x18202020
 8002648:	0510      	.short	0x0510
      hhid->Protocol = (uint8_t)(req->wValue);
 800264a:	788a      	ldrb	r2, [r1, #2]
 800264c:	60da      	str	r2, [r3, #12]
  return USBD_OK;
 800264e:	2400      	movs	r4, #0
 8002650:	e01a      	b.n	8002688 <USBD_CUSTOM_HID_Setup+0x68>
      USBD_CtlSendData (pdev, 
 8002652:	2201      	movs	r2, #1
 8002654:	f103 010c 	add.w	r1, r3, #12
      USBD_CtlSendData (pdev, 
 8002658:	4628      	mov	r0, r5
 800265a:	f000 fb79 	bl	8002d50 <USBD_CtlSendData>
 800265e:	e7f6      	b.n	800264e <USBD_CUSTOM_HID_Setup+0x2e>
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8002660:	884a      	ldrh	r2, [r1, #2]
 8002662:	0a12      	lsrs	r2, r2, #8
 8002664:	611a      	str	r2, [r3, #16]
 8002666:	e7f2      	b.n	800264e <USBD_CUSTOM_HID_Setup+0x2e>
      USBD_CtlSendData (pdev, 
 8002668:	2201      	movs	r2, #1
 800266a:	f103 0110 	add.w	r1, r3, #16
 800266e:	e7f3      	b.n	8002658 <USBD_CUSTOM_HID_Setup+0x38>
      hhid->IsReportAvailable = 1;
 8002670:	2201      	movs	r2, #1
      USBD_CtlPrepareRx (pdev, hhid->Report_buf, (uint8_t)(req->wLength));
 8002672:	4628      	mov	r0, r5
      hhid->IsReportAvailable = 1;
 8002674:	619a      	str	r2, [r3, #24]
      USBD_CtlPrepareRx (pdev, hhid->Report_buf, (uint8_t)(req->wLength));
 8002676:	798a      	ldrb	r2, [r1, #6]
 8002678:	4619      	mov	r1, r3
 800267a:	f000 fb7e 	bl	8002d7a <USBD_CtlPrepareRx>
 800267e:	e7e6      	b.n	800264e <USBD_CUSTOM_HID_Setup+0x2e>
      USBD_CtlError (pdev, req);
 8002680:	4628      	mov	r0, r5
 8002682:	f000 fb3e 	bl	8002d02 <USBD_CtlError>
      return USBD_FAIL; 
 8002686:	2402      	movs	r4, #2
}
 8002688:	4620      	mov	r0, r4
 800268a:	bd38      	pop	{r3, r4, r5, pc}
    switch (req->bRequest)
 800268c:	784a      	ldrb	r2, [r1, #1]
 800268e:	2a0a      	cmp	r2, #10
 8002690:	d01a      	beq.n	80026c8 <USBD_CUSTOM_HID_Setup+0xa8>
 8002692:	2a0b      	cmp	r2, #11
 8002694:	d01e      	beq.n	80026d4 <USBD_CUSTOM_HID_Setup+0xb4>
 8002696:	2a06      	cmp	r2, #6
 8002698:	d1f6      	bne.n	8002688 <USBD_CUSTOM_HID_Setup+0x68>
      if( req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800269a:	884b      	ldrh	r3, [r1, #2]
 800269c:	0a1b      	lsrs	r3, r3, #8
 800269e:	2b22      	cmp	r3, #34	; 0x22
 80026a0:	d107      	bne.n	80026b2 <USBD_CUSTOM_HID_Setup+0x92>
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 80026a2:	88ca      	ldrh	r2, [r1, #6]
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80026a4:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 80026a8:	2a22      	cmp	r2, #34	; 0x22
 80026aa:	bf28      	it	cs
 80026ac:	2222      	movcs	r2, #34	; 0x22
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80026ae:	6819      	ldr	r1, [r3, #0]
 80026b0:	e7d2      	b.n	8002658 <USBD_CUSTOM_HID_Setup+0x38>
      else if( req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80026b2:	2b21      	cmp	r3, #33	; 0x21
 80026b4:	d105      	bne.n	80026c2 <USBD_CUSTOM_HID_Setup+0xa2>
        len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 80026b6:	88ca      	ldrh	r2, [r1, #6]
        pbuf = USBD_CUSTOM_HID_Desc;   
 80026b8:	4908      	ldr	r1, [pc, #32]	; (80026dc <USBD_CUSTOM_HID_Setup+0xbc>)
        len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 80026ba:	2a09      	cmp	r2, #9
 80026bc:	bf28      	it	cs
 80026be:	2209      	movcs	r2, #9
 80026c0:	e7ca      	b.n	8002658 <USBD_CUSTOM_HID_Setup+0x38>
  uint8_t  *pbuf = NULL;
 80026c2:	4621      	mov	r1, r4
  uint16_t len = 0;
 80026c4:	4622      	mov	r2, r4
 80026c6:	e7c7      	b.n	8002658 <USBD_CUSTOM_HID_Setup+0x38>
      USBD_CtlSendData (pdev,
 80026c8:	2201      	movs	r2, #1
 80026ca:	f103 0114 	add.w	r1, r3, #20
 80026ce:	f000 fb3f 	bl	8002d50 <USBD_CtlSendData>
      break;
 80026d2:	e7d9      	b.n	8002688 <USBD_CUSTOM_HID_Setup+0x68>
      hhid->AltSetting = (uint8_t)(req->wValue);
 80026d4:	788a      	ldrb	r2, [r1, #2]
 80026d6:	615a      	str	r2, [r3, #20]
      break;
 80026d8:	e7d6      	b.n	8002688 <USBD_CUSTOM_HID_Setup+0x68>
 80026da:	bf00      	nop
 80026dc:	20000070 	.word	0x20000070

080026e0 <USBD_CUSTOM_HID_DeInit>:
{
 80026e0:	b510      	push	{r4, lr}
 80026e2:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 80026e4:	2181      	movs	r1, #129	; 0x81
 80026e6:	f000 ff45 	bl	8003574 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 80026ea:	2101      	movs	r1, #1
 80026ec:	4620      	mov	r0, r4
 80026ee:	f000 ff41 	bl	8003574 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 80026f2:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 80026f6:	b153      	cbz	r3, 800270e <USBD_CUSTOM_HID_DeInit+0x2e>
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 80026f8:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002700:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8002704:	f000 ff9e 	bl	8003644 <USBD_static_free>
    pdev->pClassData = NULL;
 8002708:	2300      	movs	r3, #0
 800270a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800270e:	2000      	movs	r0, #0
 8002710:	bd10      	pop	{r4, pc}

08002712 <USBD_CUSTOM_HID_Init>:
{
 8002712:	b570      	push	{r4, r5, r6, lr}
 8002714:	4605      	mov	r5, r0
  USBD_LL_OpenEP(pdev,
 8002716:	230a      	movs	r3, #10
 8002718:	2203      	movs	r2, #3
 800271a:	2181      	movs	r1, #129	; 0x81
 800271c:	f000 ff1a 	bl	8003554 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8002720:	230a      	movs	r3, #10
 8002722:	2203      	movs	r2, #3
 8002724:	2101      	movs	r1, #1
 8002726:	4628      	mov	r0, r5
 8002728:	f000 ff14 	bl	8003554 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CUSTOM_HID_HandleTypeDef));
 800272c:	2020      	movs	r0, #32
 800272e:	f000 ff85 	bl	800363c <USBD_static_malloc>
 8002732:	4606      	mov	r6, r0
 8002734:	f8c5 0218 	str.w	r0, [r5, #536]	; 0x218
  if(pdev->pClassData == NULL)
 8002738:	b168      	cbz	r0, 8002756 <USBD_CUSTOM_HID_Init+0x44>
    hhid->state = CUSTOM_HID_IDLE;
 800273a:	2400      	movs	r4, #0
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800273c:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
    hhid->state = CUSTOM_HID_IDLE;
 8002740:	7704      	strb	r4, [r0, #28]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4798      	blx	r3
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf, 
 8002746:	230a      	movs	r3, #10
 8002748:	4632      	mov	r2, r6
 800274a:	2101      	movs	r1, #1
 800274c:	4628      	mov	r0, r5
 800274e:	f000 ff67 	bl	8003620 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002752:	4620      	mov	r0, r4
 8002754:	bd70      	pop	{r4, r5, r6, pc}
    ret = 1; 
 8002756:	2001      	movs	r0, #1
}
 8002758:	bd70      	pop	{r4, r5, r6, pc}

0800275a <USBD_CUSTOM_HID_SendReport>:
{
 800275a:	b510      	push	{r4, lr}
 800275c:	4613      	mov	r3, r2
  if (pdev->dev_state == USBD_STATE_CONFIGURED )
 800275e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002762:	2a03      	cmp	r2, #3
 8002764:	d109      	bne.n	800277a <USBD_CUSTOM_HID_SendReport+0x20>
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 8002766:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
    if(hhid->state == CUSTOM_HID_IDLE)
 800276a:	7f22      	ldrb	r2, [r4, #28]
 800276c:	b92a      	cbnz	r2, 800277a <USBD_CUSTOM_HID_SendReport+0x20>
      hhid->state = CUSTOM_HID_BUSY;
 800276e:	2201      	movs	r2, #1
 8002770:	7722      	strb	r2, [r4, #28]
      USBD_LL_Transmit (pdev, 
 8002772:	460a      	mov	r2, r1
 8002774:	2181      	movs	r1, #129	; 0x81
 8002776:	f000 ff45 	bl	8003604 <USBD_LL_Transmit>
}
 800277a:	2000      	movs	r0, #0
 800277c:	bd10      	pop	{r4, pc}

0800277e <USBD_CUSTOM_HID_RegisterInterface>:
uint8_t  USBD_CUSTOM_HID_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                             USBD_CUSTOM_HID_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 800277e:	b119      	cbz	r1, 8002788 <USBD_CUSTOM_HID_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8002780:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8002784:	2000      	movs	r0, #0
 8002786:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8002788:	2002      	movs	r0, #2
  }
  
  return ret;
}
 800278a:	4770      	bx	lr

0800278c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800278c:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800278e:	b180      	cbz	r0, 80027b2 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002790:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002794:	b113      	cbz	r3, 800279c <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8002796:	2300      	movs	r3, #0
 8002798:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800279c:	b109      	cbz	r1, 80027a2 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800279e:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80027a2:	2301      	movs	r3, #1
  pdev->id = id;
 80027a4:	7002      	strb	r2, [r0, #0]
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80027a6:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80027aa:	f000 fe8b 	bl	80034c4 <USBD_LL_Init>
  
  return USBD_OK; 
 80027ae:	2000      	movs	r0, #0
 80027b0:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 80027b2:	2002      	movs	r0, #2
}
 80027b4:	bd08      	pop	{r3, pc}

080027b6 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80027b6:	b119      	cbz	r1, 80027c0 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80027b8:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 80027bc:	2000      	movs	r0, #0
 80027be:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80027c0:	2002      	movs	r0, #2
  }
  
  return status;
}
 80027c2:	4770      	bx	lr

080027c4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80027c4:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80027c6:	f000 feb7 	bl	8003538 <USBD_LL_Start>
  
  return USBD_OK;  
}
 80027ca:	2000      	movs	r0, #0
 80027cc:	bd08      	pop	{r3, pc}

080027ce <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80027ce:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80027d0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80027d4:	b90b      	cbnz	r3, 80027da <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80027d6:	2002      	movs	r0, #2
 80027d8:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4798      	blx	r3
 80027de:	2800      	cmp	r0, #0
 80027e0:	d1f9      	bne.n	80027d6 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80027e2:	bd08      	pop	{r3, pc}

080027e4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80027e4:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80027e6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	4798      	blx	r3
  return USBD_OK;
}
 80027ee:	2000      	movs	r0, #0
 80027f0:	bd08      	pop	{r3, pc}

080027f2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80027f2:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80027f4:	f500 7502 	add.w	r5, r0, #520	; 0x208
{
 80027f8:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80027fa:	4628      	mov	r0, r5
 80027fc:	f000 fa6d 	bl	8002cda <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002800:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002802:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 8002806:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800280a:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 800280e:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 8002812:	f001 031f 	and.w	r3, r1, #31
 8002816:	2b01      	cmp	r3, #1
 8002818:	d00e      	beq.n	8002838 <USBD_LL_SetupStage+0x46>
 800281a:	d307      	bcc.n	800282c <USBD_LL_SetupStage+0x3a>
 800281c:	2b02      	cmp	r3, #2
 800281e:	d010      	beq.n	8002842 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002820:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002824:	4620      	mov	r0, r4
 8002826:	f000 feb3 	bl	8003590 <USBD_LL_StallEP>
    break;
 800282a:	e003      	b.n	8002834 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 800282c:	4629      	mov	r1, r5
 800282e:	4620      	mov	r0, r4
 8002830:	f000 f8d6 	bl	80029e0 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8002834:	2000      	movs	r0, #0
 8002836:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8002838:	4629      	mov	r1, r5
 800283a:	4620      	mov	r0, r4
 800283c:	f000 f9d2 	bl	8002be4 <USBD_StdItfReq>
    break;
 8002840:	e7f8      	b.n	8002834 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8002842:	4629      	mov	r1, r5
 8002844:	4620      	mov	r0, r4
 8002846:	f000 f9e5 	bl	8002c14 <USBD_StdEPReq>
    break;
 800284a:	e7f3      	b.n	8002834 <USBD_LL_SetupStage+0x42>

0800284c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800284c:	b538      	push	{r3, r4, r5, lr}
 800284e:	4604      	mov	r4, r0
 8002850:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002852:	bb11      	cbnz	r1, 800289a <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002854:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8002858:	2b03      	cmp	r3, #3
 800285a:	d10f      	bne.n	800287c <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 800285c:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8002860:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8002864:	4293      	cmp	r3, r2
 8002866:	d90b      	bls.n	8002880 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8002868:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800286a:	429a      	cmp	r2, r3
 800286c:	bf28      	it	cs
 800286e:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8002870:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8002874:	b292      	uxth	r2, r2
 8002876:	4629      	mov	r1, r5
 8002878:	f000 fa8e 	bl	8002d98 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 800287c:	2000      	movs	r0, #0
 800287e:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002880:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	b123      	cbz	r3, 8002892 <USBD_LL_DataOutStage+0x46>
 8002888:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800288c:	2a03      	cmp	r2, #3
 800288e:	d100      	bne.n	8002892 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8002890:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002892:	4620      	mov	r0, r4
 8002894:	f000 fa88 	bl	8002da8 <USBD_CtlSendStatus>
 8002898:	e7f0      	b.n	800287c <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 800289a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d0eb      	beq.n	800287c <USBD_LL_DataOutStage+0x30>
 80028a4:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80028a8:	2a03      	cmp	r2, #3
 80028aa:	d1e7      	bne.n	800287c <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 80028ac:	4798      	blx	r3
 80028ae:	e7e5      	b.n	800287c <USBD_LL_DataOutStage+0x30>

080028b0 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80028b0:	b570      	push	{r4, r5, r6, lr}
 80028b2:	4613      	mov	r3, r2
 80028b4:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80028b6:	460e      	mov	r6, r1
 80028b8:	2900      	cmp	r1, #0
 80028ba:	d13d      	bne.n	8002938 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80028bc:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80028c0:	2a02      	cmp	r2, #2
 80028c2:	d10f      	bne.n	80028e4 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 80028c4:	69c5      	ldr	r5, [r0, #28]
 80028c6:	6a02      	ldr	r2, [r0, #32]
 80028c8:	4295      	cmp	r5, r2
 80028ca:	d914      	bls.n	80028f6 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 80028cc:	1aaa      	subs	r2, r5, r2
 80028ce:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80028d0:	4619      	mov	r1, r3
 80028d2:	b292      	uxth	r2, r2
 80028d4:	f000 fa49 	bl	8002d6a <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80028d8:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80028da:	461a      	mov	r2, r3
 80028dc:	4619      	mov	r1, r3
 80028de:	4620      	mov	r0, r4
 80028e0:	f000 fe9e 	bl	8003620 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80028e4:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d102      	bne.n	80028f2 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80028f2:	2000      	movs	r0, #0
 80028f4:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 80028f6:	6983      	ldr	r3, [r0, #24]
 80028f8:	fbb3 f5f2 	udiv	r5, r3, r2
 80028fc:	fb02 3515 	mls	r5, r2, r5, r3
 8002900:	b965      	cbnz	r5, 800291c <USBD_LL_DataInStage+0x6c>
 8002902:	429a      	cmp	r2, r3
 8002904:	d80a      	bhi.n	800291c <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 8002906:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 800290a:	4293      	cmp	r3, r2
 800290c:	d206      	bcs.n	800291c <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800290e:	462a      	mov	r2, r5
 8002910:	f000 fa2b 	bl	8002d6a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8002914:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 8002918:	462b      	mov	r3, r5
 800291a:	e7de      	b.n	80028da <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800291c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	b12b      	cbz	r3, 8002930 <USBD_LL_DataInStage+0x80>
 8002924:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8002928:	2a03      	cmp	r2, #3
 800292a:	d101      	bne.n	8002930 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 800292c:	4620      	mov	r0, r4
 800292e:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8002930:	4620      	mov	r0, r4
 8002932:	f000 fa44 	bl	8002dbe <USBD_CtlReceiveStatus>
 8002936:	e7d5      	b.n	80028e4 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8002938:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0d7      	beq.n	80028f2 <USBD_LL_DataInStage+0x42>
 8002942:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002946:	2a03      	cmp	r2, #3
 8002948:	d1d3      	bne.n	80028f2 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 800294a:	4798      	blx	r3
 800294c:	e7d1      	b.n	80028f2 <USBD_LL_DataInStage+0x42>

0800294e <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800294e:	2200      	movs	r2, #0
{
 8002950:	b538      	push	{r3, r4, r5, lr}
 8002952:	4604      	mov	r4, r0
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002954:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8002956:	4611      	mov	r1, r2
 8002958:	2340      	movs	r3, #64	; 0x40
 800295a:	f000 fdfb 	bl	8003554 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800295e:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002960:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8002964:	2200      	movs	r2, #0
 8002966:	2180      	movs	r1, #128	; 0x80
 8002968:	4620      	mov	r0, r4
 800296a:	f000 fdf3 	bl	8003554 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800296e:	2301      	movs	r3, #1
 8002970:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002974:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002978:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 800297a:	b12b      	cbz	r3, 8002988 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800297c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002980:	7921      	ldrb	r1, [r4, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	4620      	mov	r0, r4
 8002986:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002988:	2000      	movs	r0, #0
 800298a:	bd38      	pop	{r3, r4, r5, pc}

0800298c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800298c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800298e:	2000      	movs	r0, #0
 8002990:	4770      	bx	lr

08002992 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002992:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002996:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800299a:	2304      	movs	r3, #4
 800299c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80029a0:	2000      	movs	r0, #0
 80029a2:	4770      	bx	lr

080029a4 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 80029a4:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 80029a8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 80029ac:	2000      	movs	r0, #0
 80029ae:	4770      	bx	lr

080029b0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 80029b0:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 80029b2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80029b6:	2a03      	cmp	r2, #3
 80029b8:	d104      	bne.n	80029c4 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 80029ba:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80029be:	69db      	ldr	r3, [r3, #28]
 80029c0:	b103      	cbz	r3, 80029c4 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 80029c2:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80029c4:	2000      	movs	r0, #0
 80029c6:	bd08      	pop	{r3, pc}

080029c8 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80029c8:	b510      	push	{r4, lr}
 80029ca:	4604      	mov	r4, r0
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 80029cc:	2180      	movs	r1, #128	; 0x80
 80029ce:	f000 fddf 	bl	8003590 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80029d2:	4620      	mov	r0, r4
}
 80029d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 80029d8:	2100      	movs	r1, #0
 80029da:	f000 bdd9 	b.w	8003590 <USBD_LL_StallEP>
	...

080029e0 <USBD_StdDevReq>:
{
 80029e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 80029e2:	784b      	ldrb	r3, [r1, #1]
{
 80029e4:	4604      	mov	r4, r0
 80029e6:	460d      	mov	r5, r1
  switch (req->bRequest) 
 80029e8:	2b09      	cmp	r3, #9
 80029ea:	f200 8081 	bhi.w	8002af0 <USBD_StdDevReq+0x110>
 80029ee:	e8df f013 	tbh	[pc, r3, lsl #1]
 80029f2:	00d0      	.short	0x00d0
 80029f4:	007f00ec 	.word	0x007f00ec
 80029f8:	007f00e0 	.word	0x007f00e0
 80029fc:	000a0074 	.word	0x000a0074
 8002a00:	00c0007f 	.word	0x00c0007f
 8002a04:	0094      	.short	0x0094
  switch (req->wValue >> 8)
 8002a06:	8849      	ldrh	r1, [r1, #2]
 8002a08:	0a0b      	lsrs	r3, r1, #8
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	2b06      	cmp	r3, #6
 8002a0e:	d86f      	bhi.n	8002af0 <USBD_StdDevReq+0x110>
 8002a10:	e8df f003 	tbb	[pc, r3]
 8002a14:	6e291c04 	.word	0x6e291c04
 8002a18:	506e      	.short	0x506e
 8002a1a:	59          	.byte	0x59
 8002a1b:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002a1c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a20:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002a22:	f10d 0106 	add.w	r1, sp, #6
 8002a26:	7c20      	ldrb	r0, [r4, #16]
 8002a28:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8002a2a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002a2e:	2a00      	cmp	r2, #0
 8002a30:	d06e      	beq.n	8002b10 <USBD_StdDevReq+0x130>
 8002a32:	88eb      	ldrh	r3, [r5, #6]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d06b      	beq.n	8002b10 <USBD_StdDevReq+0x130>
    len = MIN(len , req->wLength);
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	bf28      	it	cs
 8002a3c:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, 
 8002a3e:	4601      	mov	r1, r0
    len = MIN(len , req->wLength);
 8002a40:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8002a44:	4620      	mov	r0, r4
 8002a46:	f000 f983 	bl	8002d50 <USBD_CtlSendData>
 8002a4a:	e061      	b.n	8002b10 <USBD_StdDevReq+0x130>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8002a4c:	7c02      	ldrb	r2, [r0, #16]
 8002a4e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002a52:	b932      	cbnz	r2, 8002a62 <USBD_StdDevReq+0x82>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8002a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002a56:	f10d 0006 	add.w	r0, sp, #6
 8002a5a:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002a5c:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002a5e:	7043      	strb	r3, [r0, #1]
 8002a60:	e7e3      	b.n	8002a2a <USBD_StdDevReq+0x4a>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	e7f7      	b.n	8002a56 <USBD_StdDevReq+0x76>
    switch ((uint8_t)(req->wValue))
 8002a66:	b2c9      	uxtb	r1, r1
 8002a68:	2905      	cmp	r1, #5
 8002a6a:	d81c      	bhi.n	8002aa6 <USBD_StdDevReq+0xc6>
 8002a6c:	e8df f001 	tbb	[pc, r1]
 8002a70:	0f0b0703 	.word	0x0f0b0703
 8002a74:	1713      	.short	0x1713
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002a76:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	e7d1      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8002a7e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	e7cd      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002a86:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	e7c9      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8002a8e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	e7c5      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002a96:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002a9a:	695b      	ldr	r3, [r3, #20]
 8002a9c:	e7c1      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002a9e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	e7bd      	b.n	8002a22 <USBD_StdDevReq+0x42>
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
 8002aa6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002aaa:	f10d 0206 	add.w	r2, sp, #6
 8002aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab0:	4798      	blx	r3
 8002ab2:	e7ba      	b.n	8002a2a <USBD_StdDevReq+0x4a>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002ab4:	7c03      	ldrb	r3, [r0, #16]
 8002ab6:	b9db      	cbnz	r3, 8002af0 <USBD_StdDevReq+0x110>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002ab8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002abc:	f10d 0006 	add.w	r0, sp, #6
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	4798      	blx	r3
 8002ac4:	e7b1      	b.n	8002a2a <USBD_StdDevReq+0x4a>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002ac6:	7c03      	ldrb	r3, [r0, #16]
 8002ac8:	b993      	cbnz	r3, 8002af0 <USBD_StdDevReq+0x110>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8002aca:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ace:	f10d 0006 	add.w	r0, sp, #6
 8002ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad4:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002ad6:	2307      	movs	r3, #7
 8002ad8:	e7c1      	b.n	8002a5e <USBD_StdDevReq+0x7e>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002ada:	888b      	ldrh	r3, [r1, #4]
 8002adc:	b943      	cbnz	r3, 8002af0 <USBD_StdDevReq+0x110>
 8002ade:	88cb      	ldrh	r3, [r1, #6]
 8002ae0:	b933      	cbnz	r3, 8002af0 <USBD_StdDevReq+0x110>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002ae2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002ae6:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002ae8:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002aea:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002aee:	d103      	bne.n	8002af8 <USBD_StdDevReq+0x118>
    USBD_CtlError(pdev , req);
 8002af0:	4620      	mov	r0, r4
 8002af2:	f7ff ff69 	bl	80029c8 <USBD_CtlError.constprop.0>
    break;
 8002af6:	e00b      	b.n	8002b10 <USBD_StdDevReq+0x130>
      pdev->dev_address = dev_addr;
 8002af8:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002afc:	4629      	mov	r1, r5
 8002afe:	f000 fd73 	bl	80035e8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002b02:	4620      	mov	r0, r4
 8002b04:	f000 f950 	bl	8002da8 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8002b08:	b12d      	cbz	r5, 8002b16 <USBD_StdDevReq+0x136>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002b0a:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002b0c:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8002b10:	2000      	movs	r0, #0
 8002b12:	b003      	add	sp, #12
 8002b14:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002b16:	2301      	movs	r3, #1
 8002b18:	e7f8      	b.n	8002b0c <USBD_StdDevReq+0x12c>
  cfgidx = (uint8_t)(req->wValue);                 
 8002b1a:	7889      	ldrb	r1, [r1, #2]
 8002b1c:	4d30      	ldr	r5, [pc, #192]	; (8002be0 <USBD_StdDevReq+0x200>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002b1e:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8002b20:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002b22:	d8e5      	bhi.n	8002af0 <USBD_StdDevReq+0x110>
    switch (pdev->dev_state) 
 8002b24:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d00c      	beq.n	8002b46 <USBD_StdDevReq+0x166>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d1df      	bne.n	8002af0 <USBD_StdDevReq+0x110>
      if (cfgidx == 0) 
 8002b30:	b9b1      	cbnz	r1, 8002b60 <USBD_StdDevReq+0x180>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002b32:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;          
 8002b34:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002b36:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        USBD_ClrClassConfig(pdev , cfgidx);
 8002b3a:	f7ff fe53 	bl	80027e4 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8002b3e:	4620      	mov	r0, r4
 8002b40:	f000 f932 	bl	8002da8 <USBD_CtlSendStatus>
 8002b44:	e7e4      	b.n	8002b10 <USBD_StdDevReq+0x130>
      if (cfgidx) 
 8002b46:	2900      	cmp	r1, #0
 8002b48:	d0f9      	beq.n	8002b3e <USBD_StdDevReq+0x15e>
        pdev->dev_config = cfgidx;
 8002b4a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002b4c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8002b4e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002b50:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002b54:	4620      	mov	r0, r4
 8002b56:	f7ff fe3a 	bl	80027ce <USBD_SetClassConfig>
 8002b5a:	2802      	cmp	r0, #2
 8002b5c:	d1ef      	bne.n	8002b3e <USBD_StdDevReq+0x15e>
 8002b5e:	e7c7      	b.n	8002af0 <USBD_StdDevReq+0x110>
      else  if (cfgidx != pdev->dev_config) 
 8002b60:	6841      	ldr	r1, [r0, #4]
 8002b62:	2901      	cmp	r1, #1
 8002b64:	d0eb      	beq.n	8002b3e <USBD_StdDevReq+0x15e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002b66:	b2c9      	uxtb	r1, r1
 8002b68:	f7ff fe3c 	bl	80027e4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8002b6c:	7829      	ldrb	r1, [r5, #0]
 8002b6e:	6061      	str	r1, [r4, #4]
 8002b70:	e7f0      	b.n	8002b54 <USBD_StdDevReq+0x174>
  if (req->wLength != 1) 
 8002b72:	88ca      	ldrh	r2, [r1, #6]
 8002b74:	2a01      	cmp	r2, #1
 8002b76:	d1bb      	bne.n	8002af0 <USBD_StdDevReq+0x110>
    switch (pdev->dev_state )  
 8002b78:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d003      	beq.n	8002b88 <USBD_StdDevReq+0x1a8>
 8002b80:	2b03      	cmp	r3, #3
 8002b82:	d1b5      	bne.n	8002af0 <USBD_StdDevReq+0x110>
      USBD_CtlSendData (pdev, 
 8002b84:	1d01      	adds	r1, r0, #4
 8002b86:	e75d      	b.n	8002a44 <USBD_StdDevReq+0x64>
      pdev->dev_default_config = 0;
 8002b88:	4601      	mov	r1, r0
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	f841 3f08 	str.w	r3, [r1, #8]!
 8002b90:	e758      	b.n	8002a44 <USBD_StdDevReq+0x64>
  switch (pdev->dev_state) 
 8002b92:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002b96:	3b02      	subs	r3, #2
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d8a9      	bhi.n	8002af0 <USBD_StdDevReq+0x110>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8002ba0:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8002ba4:	b10b      	cbz	r3, 8002baa <USBD_StdDevReq+0x1ca>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8002baa:	2202      	movs	r2, #2
 8002bac:	f104 010c 	add.w	r1, r4, #12
 8002bb0:	e748      	b.n	8002a44 <USBD_StdDevReq+0x64>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002bb2:	884b      	ldrh	r3, [r1, #2]
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d1ab      	bne.n	8002b10 <USBD_StdDevReq+0x130>
      pdev->dev_remote_wakeup = 0; 
 8002bb8:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8002bbc:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	4620      	mov	r0, r4
 8002bc6:	4798      	blx	r3
 8002bc8:	e7b9      	b.n	8002b3e <USBD_StdDevReq+0x15e>
  switch (pdev->dev_state)
 8002bca:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002bce:	3b02      	subs	r3, #2
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d88d      	bhi.n	8002af0 <USBD_StdDevReq+0x110>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002bd4:	884b      	ldrh	r3, [r1, #2]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d19a      	bne.n	8002b10 <USBD_StdDevReq+0x130>
      pdev->dev_remote_wakeup = 0; 
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e7ec      	b.n	8002bb8 <USBD_StdDevReq+0x1d8>
 8002bde:	bf00      	nop
 8002be0:	20000110 	.word	0x20000110

08002be4 <USBD_StdItfReq>:
{
 8002be4:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8002be6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
 8002bea:	4604      	mov	r4, r0
  switch (pdev->dev_state) 
 8002bec:	2b03      	cmp	r3, #3
{
 8002bee:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8002bf0:	d10d      	bne.n	8002c0e <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8002bf2:	790b      	ldrb	r3, [r1, #4]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d80a      	bhi.n	8002c0e <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8002bf8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002c00:	88eb      	ldrh	r3, [r5, #6]
 8002c02:	b913      	cbnz	r3, 8002c0a <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8002c04:	4620      	mov	r0, r4
 8002c06:	f000 f8cf 	bl	8002da8 <USBD_CtlSendStatus>
}
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8002c0e:	f7ff fedb 	bl	80029c8 <USBD_CtlError.constprop.0>
    break;
 8002c12:	e7fa      	b.n	8002c0a <USBD_StdItfReq+0x26>

08002c14 <USBD_StdEPReq>:
{
 8002c14:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8002c16:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8002c18:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8002c1a:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8002c1e:	2a20      	cmp	r2, #32
{
 8002c20:	4604      	mov	r4, r0
 8002c22:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8002c24:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8002c26:	d105      	bne.n	8002c34 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8002c28:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	4798      	blx	r3
}
 8002c30:	2000      	movs	r0, #0
 8002c32:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8002c34:	784a      	ldrb	r2, [r1, #1]
 8002c36:	2a01      	cmp	r2, #1
 8002c38:	d01c      	beq.n	8002c74 <USBD_StdEPReq+0x60>
 8002c3a:	d32a      	bcc.n	8002c92 <USBD_StdEPReq+0x7e>
 8002c3c:	2a03      	cmp	r2, #3
 8002c3e:	d1f7      	bne.n	8002c30 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002c40:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002c44:	2a02      	cmp	r2, #2
 8002c46:	d040      	beq.n	8002cca <USBD_StdEPReq+0xb6>
 8002c48:	2a03      	cmp	r2, #3
 8002c4a:	d002      	beq.n	8002c52 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8002c4c:	f7ff febc 	bl	80029c8 <USBD_CtlError.constprop.0>
      break;
 8002c50:	e7ee      	b.n	8002c30 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002c52:	884a      	ldrh	r2, [r1, #2]
 8002c54:	b922      	cbnz	r2, 8002c60 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002c56:	065e      	lsls	r6, r3, #25
 8002c58:	d002      	beq.n	8002c60 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	f000 fc98 	bl	8003590 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8002c60:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002c64:	4629      	mov	r1, r5
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	4620      	mov	r0, r4
 8002c6a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	f000 f89b 	bl	8002da8 <USBD_CtlSendStatus>
 8002c72:	e7dd      	b.n	8002c30 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002c74:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002c78:	2a02      	cmp	r2, #2
 8002c7a:	d026      	beq.n	8002cca <USBD_StdEPReq+0xb6>
 8002c7c:	2a03      	cmp	r2, #3
 8002c7e:	d1e5      	bne.n	8002c4c <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002c80:	884a      	ldrh	r2, [r1, #2]
 8002c82:	2a00      	cmp	r2, #0
 8002c84:	d1d4      	bne.n	8002c30 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8002c86:	0659      	lsls	r1, r3, #25
 8002c88:	d0f0      	beq.n	8002c6c <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	f000 fc8e 	bl	80035ac <USBD_LL_ClearStallEP>
 8002c90:	e7e6      	b.n	8002c60 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8002c92:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002c96:	2a02      	cmp	r2, #2
 8002c98:	d017      	beq.n	8002cca <USBD_StdEPReq+0xb6>
 8002c9a:	2a03      	cmp	r2, #3
 8002c9c:	d1d6      	bne.n	8002c4c <USBD_StdEPReq+0x38>
 8002c9e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002ca2:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002ca6:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002caa:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002cac:	bf14      	ite	ne
 8002cae:	3514      	addne	r5, #20
 8002cb0:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002cb4:	f000 fc88 	bl	80035c8 <USBD_LL_IsStallEP>
 8002cb8:	b168      	cbz	r0, 8002cd6 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8002cba:	2301      	movs	r3, #1
 8002cbc:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	4629      	mov	r1, r5
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f000 f844 	bl	8002d50 <USBD_CtlSendData>
      break;
 8002cc8:	e7b2      	b.n	8002c30 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8002cca:	065a      	lsls	r2, r3, #25
 8002ccc:	d0b0      	beq.n	8002c30 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f000 fc5e 	bl	8003590 <USBD_LL_StallEP>
 8002cd4:	e7ac      	b.n	8002c30 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8002cd6:	6028      	str	r0, [r5, #0]
 8002cd8:	e7f1      	b.n	8002cbe <USBD_StdEPReq+0xaa>

08002cda <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8002cda:	780b      	ldrb	r3, [r1, #0]
 8002cdc:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8002cde:	784b      	ldrb	r3, [r1, #1]
 8002ce0:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002ce2:	78ca      	ldrb	r2, [r1, #3]
 8002ce4:	788b      	ldrb	r3, [r1, #2]
 8002ce6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002cea:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8002cec:	794a      	ldrb	r2, [r1, #5]
 8002cee:	790b      	ldrb	r3, [r1, #4]
 8002cf0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002cf4:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002cf6:	79ca      	ldrb	r2, [r1, #7]
 8002cf8:	798b      	ldrb	r3, [r1, #6]
 8002cfa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002cfe:	80c3      	strh	r3, [r0, #6]
 8002d00:	4770      	bx	lr

08002d02 <USBD_CtlError>:
{
 8002d02:	b510      	push	{r4, lr}
 8002d04:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8002d06:	2180      	movs	r1, #128	; 0x80
 8002d08:	f000 fc42 	bl	8003590 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002d0c:	4620      	mov	r0, r4
}
 8002d0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8002d12:	2100      	movs	r1, #0
 8002d14:	f000 bc3c 	b.w	8003590 <USBD_LL_StallEP>

08002d18 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002d18:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8002d1a:	b188      	cbz	r0, 8002d40 <USBD_GetString+0x28>
 8002d1c:	4605      	mov	r5, r0
 8002d1e:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8002d20:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2c00      	cmp	r4, #0
 8002d28:	d1f9      	bne.n	8002d1e <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	3302      	adds	r3, #2
 8002d2e:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8002d30:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8002d32:	2303      	movs	r3, #3
 8002d34:	704b      	strb	r3, [r1, #1]
 8002d36:	2302      	movs	r3, #2
 8002d38:	3801      	subs	r0, #1
    while (*desc != '\0') 
 8002d3a:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002d3e:	b905      	cbnz	r5, 8002d42 <USBD_GetString+0x2a>
 8002d40:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	54cd      	strb	r5, [r1, r3]
 8002d46:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8002d48:	3302      	adds	r3, #2
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	548c      	strb	r4, [r1, r2]
 8002d4e:	e7f4      	b.n	8002d3a <USBD_GetString+0x22>

08002d50 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002d50:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002d52:	2202      	movs	r2, #2
{
 8002d54:	b510      	push	{r4, lr}
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002d56:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8002d5a:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002d5c:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8002d5e:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002d60:	2100      	movs	r1, #0
 8002d62:	f000 fc4f 	bl	8003604 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002d66:	2000      	movs	r0, #0
 8002d68:	bd10      	pop	{r4, pc}

08002d6a <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002d6a:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	460a      	mov	r2, r1
 8002d70:	2100      	movs	r1, #0
 8002d72:	f000 fc47 	bl	8003604 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002d76:	2000      	movs	r0, #0
 8002d78:	bd08      	pop	{r3, pc}

08002d7a <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8002d7a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002d7c:	2203      	movs	r2, #3
{
 8002d7e:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002d80:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8002d84:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002d88:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8002d8a:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8002d8e:	2100      	movs	r1, #0
 8002d90:	f000 fc46 	bl	8003620 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8002d94:	2000      	movs	r0, #0
 8002d96:	bd10      	pop	{r4, pc}

08002d98 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002d98:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	460a      	mov	r2, r1
 8002d9e:	2100      	movs	r1, #0
 8002da0:	f000 fc3e 	bl	8003620 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8002da4:	2000      	movs	r0, #0
 8002da6:	bd08      	pop	{r3, pc}

08002da8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002da8:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002daa:	2304      	movs	r3, #4
 8002dac:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8002db0:	2300      	movs	r3, #0
 8002db2:	461a      	mov	r2, r3
 8002db4:	4619      	mov	r1, r3
 8002db6:	f000 fc25 	bl	8003604 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002dba:	2000      	movs	r0, #0
 8002dbc:	bd08      	pop	{r3, pc}

08002dbe <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002dbe:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8002dc0:	2305      	movs	r3, #5
 8002dc2:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4619      	mov	r1, r3
 8002dcc:	f000 fc28 	bl	8003620 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	bd08      	pop	{r3, pc}

08002dd4 <ProcessingReceivedData>:
 */

#include "ProcessingData.h"

void ProcessingReceivedData(uint8_t dataToReceive[10])
{
 8002dd4:	b510      	push	{r4, lr}
	if (dataToReceive[1] == 0xFF) {
 8002dd6:	7843      	ldrb	r3, [r0, #1]
{
 8002dd8:	4604      	mov	r4, r0
	if (dataToReceive[1] == 0xFF) {
 8002dda:	2bff      	cmp	r3, #255	; 0xff
 8002ddc:	d132      	bne.n	8002e44 <ProcessingReceivedData+0x70>

		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002dde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002de2:	484d      	ldr	r0, [pc, #308]	; (8002f18 <ProcessingReceivedData+0x144>)
 8002de4:	f7fd fe77 	bl	8000ad6 <HAL_GPIO_TogglePin>

		if ((dataToReceive[2] & 0x01) == 1) {
 8002de8:	78a2      	ldrb	r2, [r4, #2]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
		if ((dataToReceive[2] & 0x01) == 1) {
 8002dee:	f012 0201 	ands.w	r2, r2, #1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002df2:	bf18      	it	ne
 8002df4:	2201      	movne	r2, #1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002df6:	4849      	ldr	r0, [pc, #292]	; (8002f1c <ProcessingReceivedData+0x148>)
 8002df8:	f7fd fe68 	bl	8000acc <HAL_GPIO_WritePin>
		}

		if ((dataToReceive[2] & 0x02) == 2) {
 8002dfc:	78a2      	ldrb	r2, [r4, #2]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8002dfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
		if ((dataToReceive[2] & 0x02) == 2) {
 8002e02:	f012 0202 	ands.w	r2, r2, #2
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8002e06:	bf18      	it	ne
 8002e08:	2201      	movne	r2, #1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8002e0a:	4844      	ldr	r0, [pc, #272]	; (8002f1c <ProcessingReceivedData+0x148>)
 8002e0c:	f7fd fe5e 	bl	8000acc <HAL_GPIO_WritePin>
		}

		if ((dataToReceive[2] & 0x04) == 4) {
 8002e10:	78a2      	ldrb	r2, [r4, #2]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8002e12:	2108      	movs	r1, #8
		if ((dataToReceive[2] & 0x04) == 4) {
 8002e14:	f012 0204 	ands.w	r2, r2, #4
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8002e18:	bf18      	it	ne
 8002e1a:	2201      	movne	r2, #1
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8002e1c:	4840      	ldr	r0, [pc, #256]	; (8002f20 <ProcessingReceivedData+0x14c>)
 8002e1e:	f7fd fe55 	bl	8000acc <HAL_GPIO_WritePin>
		}

		if ((dataToReceive[2] & 0x08) == 8) {
 8002e22:	78a2      	ldrb	r2, [r4, #2]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
		} else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002e24:	2104      	movs	r1, #4
		if ((dataToReceive[2] & 0x08) == 8) {
 8002e26:	f012 0208 	ands.w	r2, r2, #8
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8002e2a:	bf18      	it	ne
 8002e2c:	2201      	movne	r2, #1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002e2e:	483b      	ldr	r0, [pc, #236]	; (8002f1c <ProcessingReceivedData+0x148>)
 8002e30:	f7fd fe4c 	bl	8000acc <HAL_GPIO_WritePin>
		}

		TIM3->CCR1=dataToReceive[3];
 8002e34:	78e2      	ldrb	r2, [r4, #3]
 8002e36:	4b3b      	ldr	r3, [pc, #236]	; (8002f24 <ProcessingReceivedData+0x150>)
 8002e38:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2=dataToReceive[4];
 8002e3a:	7922      	ldrb	r2, [r4, #4]
 8002e3c:	639a      	str	r2, [r3, #56]	; 0x38
		TIM3->CCR3=dataToReceive[5];
 8002e3e:	7962      	ldrb	r2, [r4, #5]
 8002e40:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e42:	bd10      	pop	{r4, pc}

	} else if (dataToReceive[1] == 0xF) {
 8002e44:	2b0f      	cmp	r3, #15
 8002e46:	d165      	bne.n	8002f14 <ProcessingReceivedData+0x140>

		dataToSend[0] = 0x02;
 8002e48:	2302      	movs	r3, #2
 8002e4a:	4c37      	ldr	r4, [pc, #220]	; (8002f28 <ProcessingReceivedData+0x154>)

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)) {
 8002e4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e50:	4832      	ldr	r0, [pc, #200]	; (8002f1c <ProcessingReceivedData+0x148>)
		dataToSend[0] = 0x02;
 8002e52:	7023      	strb	r3, [r4, #0]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)) {
 8002e54:	f7fd fe34 	bl	8000ac0 <HAL_GPIO_ReadPin>
 8002e58:	7863      	ldrb	r3, [r4, #1]
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d048      	beq.n	8002ef0 <ProcessingReceivedData+0x11c>
			dataToSend[1] |= 0x01;
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
		} else {
			dataToSend[1] &= ~0x01;
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8002e62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002e66:	482d      	ldr	r0, [pc, #180]	; (8002f1c <ProcessingReceivedData+0x148>)
			dataToSend[1] &= ~0x01;
 8002e68:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8002e6a:	f7fd fe29 	bl	8000ac0 <HAL_GPIO_ReadPin>
			dataToSend[1] |= 0x02;
 8002e6e:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11)) {
 8002e70:	2800      	cmp	r0, #0
 8002e72:	d040      	beq.n	8002ef6 <ProcessingReceivedData+0x122>
			dataToSend[1] |= 0x02;
 8002e74:	f043 0302 	orr.w	r3, r3, #2
		} else {
			dataToSend[1] &= ~0x02;
		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 8002e78:	2108      	movs	r1, #8
 8002e7a:	4829      	ldr	r0, [pc, #164]	; (8002f20 <ProcessingReceivedData+0x14c>)
			dataToSend[1] &= ~0x02;
 8002e7c:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 8002e7e:	f7fd fe1f 	bl	8000ac0 <HAL_GPIO_ReadPin>
			dataToSend[1] |= 0x04;
 8002e82:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 8002e84:	2800      	cmp	r0, #0
 8002e86:	d039      	beq.n	8002efc <ProcessingReceivedData+0x128>
			dataToSend[1] |= 0x04;
 8002e88:	f043 0304 	orr.w	r3, r3, #4
		} else {
			dataToSend[1] &= ~0x04;
		}

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8002e8c:	2104      	movs	r1, #4
 8002e8e:	4823      	ldr	r0, [pc, #140]	; (8002f1c <ProcessingReceivedData+0x148>)
			dataToSend[1] &= ~0x04;
 8002e90:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8002e92:	f7fd fe15 	bl	8000ac0 <HAL_GPIO_ReadPin>
			dataToSend[1] |= 0x08;
 8002e96:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)) {
 8002e98:	b398      	cbz	r0, 8002f02 <ProcessingReceivedData+0x12e>
			dataToSend[1] |= 0x08;
 8002e9a:	f043 0308 	orr.w	r3, r3, #8
		} else {
			dataToSend[1] &= ~0x08;
		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)) {
 8002e9e:	2110      	movs	r1, #16
 8002ea0:	481f      	ldr	r0, [pc, #124]	; (8002f20 <ProcessingReceivedData+0x14c>)
			dataToSend[1] &= ~0x08;
 8002ea2:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)) {
 8002ea4:	f7fd fe0c 	bl	8000ac0 <HAL_GPIO_ReadPin>
			dataToSend[1] |= 0x10;
 8002ea8:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)) {
 8002eaa:	b368      	cbz	r0, 8002f08 <ProcessingReceivedData+0x134>
			dataToSend[1] |= 0x10;
 8002eac:	f043 0310 	orr.w	r3, r3, #16
		} else {
			dataToSend[1] &= ~0x10;
		}

		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 8002eb0:	2120      	movs	r1, #32
 8002eb2:	481b      	ldr	r0, [pc, #108]	; (8002f20 <ProcessingReceivedData+0x14c>)
			dataToSend[1] &= ~0x10;
 8002eb4:	7063      	strb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 8002eb6:	f7fd fe03 	bl	8000ac0 <HAL_GPIO_ReadPin>
			dataToSend[1] |= 0x20;
 8002eba:	7863      	ldrb	r3, [r4, #1]
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 8002ebc:	b338      	cbz	r0, 8002f0e <ProcessingReceivedData+0x13a>
			dataToSend[1] |= 0x20;
 8002ebe:	f043 0320 	orr.w	r3, r3, #32
		} else {
			dataToSend[1] &= ~0x20;
		}

		dataToSend[2] = (uint8_t)((ADC_Data[0] & 0xFF00) >> 8);
 8002ec2:	4a1a      	ldr	r2, [pc, #104]	; (8002f2c <ProcessingReceivedData+0x158>)
			dataToSend[1] &= ~0x20;
 8002ec4:	7063      	strb	r3, [r4, #1]
		dataToSend[2] = (uint8_t)((ADC_Data[0] & 0xFF00) >> 8);
 8002ec6:	8811      	ldrh	r1, [r2, #0]
		dataToSend[3] = (uint8_t)(ADC_Data[0] & 0x00FF);
 8002ec8:	8813      	ldrh	r3, [r2, #0]
		dataToSend[2] = (uint8_t)((ADC_Data[0] & 0xFF00) >> 8);
 8002eca:	f3c1 2107 	ubfx	r1, r1, #8, #8
		dataToSend[3] = (uint8_t)(ADC_Data[0] & 0x00FF);
 8002ece:	70e3      	strb	r3, [r4, #3]

		dataToSend[2] = (uint8_t)(((ADC_Data[1] & 0xFF00) >> 4) | dataToSend[2]) ;
 8002ed0:	8853      	ldrh	r3, [r2, #2]
		dataToSend[4] = (uint8_t)(ADC_Data[1] & 0x00FF);


		USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, dataToSend, 11);
 8002ed2:	4817      	ldr	r0, [pc, #92]	; (8002f30 <ProcessingReceivedData+0x15c>)
		dataToSend[2] = (uint8_t)(((ADC_Data[1] & 0xFF00) >> 4) | dataToSend[2]) ;
 8002ed4:	f3c3 130b 	ubfx	r3, r3, #4, #12
 8002ed8:	f023 030f 	bic.w	r3, r3, #15
 8002edc:	430b      	orrs	r3, r1
 8002ede:	70a3      	strb	r3, [r4, #2]
		dataToSend[4] = (uint8_t)(ADC_Data[1] & 0x00FF);
 8002ee0:	8853      	ldrh	r3, [r2, #2]
		USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, dataToSend, 11);
 8002ee2:	4911      	ldr	r1, [pc, #68]	; (8002f28 <ProcessingReceivedData+0x154>)
		dataToSend[4] = (uint8_t)(ADC_Data[1] & 0x00FF);
 8002ee4:	7123      	strb	r3, [r4, #4]
		USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, dataToSend, 11);
 8002ee6:	220b      	movs	r2, #11
	}
}
 8002ee8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, dataToSend, 11);
 8002eec:	f7ff bc35 	b.w	800275a <USBD_CUSTOM_HID_SendReport>
			dataToSend[1] &= ~0x01;
 8002ef0:	f023 0301 	bic.w	r3, r3, #1
 8002ef4:	e7b5      	b.n	8002e62 <ProcessingReceivedData+0x8e>
			dataToSend[1] &= ~0x02;
 8002ef6:	f023 0302 	bic.w	r3, r3, #2
 8002efa:	e7bd      	b.n	8002e78 <ProcessingReceivedData+0xa4>
			dataToSend[1] &= ~0x04;
 8002efc:	f023 0304 	bic.w	r3, r3, #4
 8002f00:	e7c4      	b.n	8002e8c <ProcessingReceivedData+0xb8>
			dataToSend[1] &= ~0x08;
 8002f02:	f023 0308 	bic.w	r3, r3, #8
 8002f06:	e7ca      	b.n	8002e9e <ProcessingReceivedData+0xca>
			dataToSend[1] &= ~0x10;
 8002f08:	f023 0310 	bic.w	r3, r3, #16
 8002f0c:	e7d0      	b.n	8002eb0 <ProcessingReceivedData+0xdc>
			dataToSend[1] &= ~0x20;
 8002f0e:	f023 0320 	bic.w	r3, r3, #32
 8002f12:	e7d6      	b.n	8002ec2 <ProcessingReceivedData+0xee>
 8002f14:	bd10      	pop	{r4, pc}
 8002f16:	bf00      	nop
 8002f18:	40011000 	.word	0x40011000
 8002f1c:	40010c00 	.word	0x40010c00
 8002f20:	40010800 	.word	0x40010800
 8002f24:	40000400 	.word	0x40000400
 8002f28:	2000013c 	.word	0x2000013c
 8002f2c:	20000150 	.word	0x20000150
 8002f30:	20000208 	.word	0x20000208

08002f34 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f34:	2228      	movs	r2, #40	; 0x28
{
 8002f36:	b530      	push	{r4, r5, lr}
 8002f38:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	eb0d 0002 	add.w	r0, sp, r2
 8002f40:	f000 fc36 	bl	80037b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f44:	2214      	movs	r2, #20
 8002f46:	2100      	movs	r1, #0
 8002f48:	eb0d 0002 	add.w	r0, sp, r2
 8002f4c:	f000 fc30 	bl	80037b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f50:	2210      	movs	r2, #16
 8002f52:	2100      	movs	r1, #0
 8002f54:	a801      	add	r0, sp, #4
 8002f56:	f000 fc2b 	bl	80037b0 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f5e:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f60:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f62:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f64:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002f66:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f6a:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f6c:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f6e:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f70:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002f72:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f74:	f7fe f996 	bl	80012a4 <HAL_RCC_OscConfig>
 8002f78:	b100      	cbz	r0, 8002f7c <SystemClock_Config+0x48>
 8002f7a:	e7fe      	b.n	8002f7a <SystemClock_Config+0x46>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f7c:	230f      	movs	r3, #15
 8002f7e:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f84:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002f86:	4621      	mov	r1, r4
 8002f88:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f8a:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002f8c:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f8e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002f90:	f7fe fb50 	bl	8001634 <HAL_RCC_ClockConfig>
 8002f94:	b100      	cbz	r0, 8002f98 <SystemClock_Config+0x64>
 8002f96:	e7fe      	b.n	8002f96 <SystemClock_Config+0x62>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002f98:	2312      	movs	r3, #18
 8002f9a:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002f9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8002fa0:	9003      	str	r0, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa2:	a801      	add	r0, sp, #4
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8002fa4:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fa6:	f7fe fbf7 	bl	8001798 <HAL_RCCEx_PeriphCLKConfig>
 8002faa:	b100      	cbz	r0, 8002fae <SystemClock_Config+0x7a>
 8002fac:	e7fe      	b.n	8002fac <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
}
 8002fae:	b015      	add	sp, #84	; 0x54
 8002fb0:	bd30      	pop	{r4, r5, pc}
	...

08002fb4 <main>:
{
 8002fb4:	b580      	push	{r7, lr}
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb6:	4c83      	ldr	r4, [pc, #524]	; (80031c4 <main+0x210>)
{
 8002fb8:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 8002fba:	f7fd f8eb 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8002fbe:	f7ff ffb9 	bl	8002f34 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fc2:	2210      	movs	r2, #16
 8002fc4:	2100      	movs	r1, #0
 8002fc6:	a80b      	add	r0, sp, #44	; 0x2c
 8002fc8:	f000 fbf2 	bl	80037b0 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fcc:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002fce:	2201      	movs	r2, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fd0:	f043 0310 	orr.w	r3, r3, #16
 8002fd4:	61a3      	str	r3, [r4, #24]
 8002fd6:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002fd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fdc:	f003 0310 	and.w	r3, r3, #16
 8002fe0:	9301      	str	r3, [sp, #4]
 8002fe2:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe4:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002fe6:	4878      	ldr	r0, [pc, #480]	; (80031c8 <main+0x214>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fe8:	f043 0320 	orr.w	r3, r3, #32
 8002fec:	61a3      	str	r3, [r4, #24]
 8002fee:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ff2:	f003 0320 	and.w	r3, r3, #32
 8002ff6:	9302      	str	r3, [sp, #8]
 8002ff8:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffa:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ffc:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffe:	f043 0304 	orr.w	r3, r3, #4
 8003002:	61a3      	str	r3, [r4, #24]
 8003004:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003006:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	9303      	str	r3, [sp, #12]
 800300e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003010:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003012:	f04f 0908 	mov.w	r9, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003016:	f043 0308 	orr.w	r3, r3, #8
 800301a:	61a3      	str	r3, [r4, #24]
 800301c:	69a3      	ldr	r3, [r4, #24]
  htim3.Init.Period = 256;
 800301e:	f44f 7880 	mov.w	r8, #256	; 0x100
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	9304      	str	r3, [sp, #16]
 8003028:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800302a:	f7fd fd4f 	bl	8000acc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800302e:	2200      	movs	r2, #0
 8003030:	2108      	movs	r1, #8
 8003032:	4866      	ldr	r0, [pc, #408]	; (80031cc <main+0x218>)
 8003034:	f7fd fd4a 	bl	8000acc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8003038:	2200      	movs	r2, #0
 800303a:	f640 4104 	movw	r1, #3076	; 0xc04
 800303e:	4864      	ldr	r0, [pc, #400]	; (80031d0 <main+0x21c>)
 8003040:	f7fd fd44 	bl	8000acc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003048:	a90b      	add	r1, sp, #44	; 0x2c
 800304a:	485f      	ldr	r0, [pc, #380]	; (80031c8 <main+0x214>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800304c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800304e:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003050:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003052:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003054:	f7fd fc54 	bl	8000900 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003058:	a90b      	add	r1, sp, #44	; 0x2c
 800305a:	485c      	ldr	r0, [pc, #368]	; (80031cc <main+0x218>)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800305c:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003060:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003062:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003064:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003066:	f7fd fc4b 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800306a:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800306c:	a90b      	add	r1, sp, #44	; 0x2c
 800306e:	4857      	ldr	r0, [pc, #348]	; (80031cc <main+0x218>)
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003070:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003072:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003074:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003076:	f7fd fc43 	bl	8000900 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 800307a:	f640 4304 	movw	r3, #3076	; 0xc04
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800307e:	a90b      	add	r1, sp, #44	; 0x2c
 8003080:	4853      	ldr	r0, [pc, #332]	; (80031d0 <main+0x21c>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8003082:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003084:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003086:	950d      	str	r5, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003088:	970e      	str	r7, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308a:	f7fd fc39 	bl	8000900 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800308e:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003090:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003092:	4333      	orrs	r3, r6
 8003094:	6163      	str	r3, [r4, #20]
 8003096:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003098:	4629      	mov	r1, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 800309a:	4033      	ands	r3, r6
 800309c:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800309e:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030a0:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80030a2:	f7fd fad5 	bl	8000650 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80030a6:	200b      	movs	r0, #11
 80030a8:	f7fd fb06 	bl	80006b8 <HAL_NVIC_EnableIRQ>
  MX_USB_DEVICE_Init();
 80030ac:	f000 f996 	bl	80033dc <MX_USB_DEVICE_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030b0:	2210      	movs	r2, #16
 80030b2:	4629      	mov	r1, r5
 80030b4:	a807      	add	r0, sp, #28
 80030b6:	f000 fb7b 	bl	80037b0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030ba:	221c      	movs	r2, #28
 80030bc:	4629      	mov	r1, r5
 80030be:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030c0:	9505      	str	r5, [sp, #20]
 80030c2:	9506      	str	r5, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030c4:	f000 fb74 	bl	80037b0 <memset>
  htim3.Init.Prescaler = 92;
 80030c8:	235c      	movs	r3, #92	; 0x5c
  htim3.Instance = TIM3;
 80030ca:	4c42      	ldr	r4, [pc, #264]	; (80031d4 <main+0x220>)
  htim3.Init.Prescaler = 92;
 80030cc:	4a42      	ldr	r2, [pc, #264]	; (80031d8 <main+0x224>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030ce:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 92;
 80030d0:	e884 000c 	stmia.w	r4, {r2, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030d4:	60a5      	str	r5, [r4, #8]
  htim3.Init.Period = 256;
 80030d6:	f8c4 800c 	str.w	r8, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030da:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030dc:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030de:	f7fe fd45 	bl	8001b6c <HAL_TIM_Base_Init>
 80030e2:	b100      	cbz	r0, 80030e6 <main+0x132>
 80030e4:	e7fe      	b.n	80030e4 <main+0x130>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030ea:	a907      	add	r1, sp, #28
 80030ec:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030ee:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030f0:	f7fe fc4a 	bl	8001988 <HAL_TIM_ConfigClockSource>
 80030f4:	b100      	cbz	r0, 80030f8 <main+0x144>
 80030f6:	e7fe      	b.n	80030f6 <main+0x142>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80030f8:	4620      	mov	r0, r4
 80030fa:	f7fe fd51 	bl	8001ba0 <HAL_TIM_PWM_Init>
 80030fe:	b100      	cbz	r0, 8003102 <main+0x14e>
 8003100:	e7fe      	b.n	8003100 <main+0x14c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003102:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003104:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003106:	a905      	add	r1, sp, #20
 8003108:	4620      	mov	r0, r4
 800310a:	f7fe fe13 	bl	8001d34 <HAL_TIMEx_MasterConfigSynchronization>
 800310e:	4602      	mov	r2, r0
 8003110:	b100      	cbz	r0, 8003114 <main+0x160>
 8003112:	e7fe      	b.n	8003112 <main+0x15e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003114:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8003116:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003118:	900d      	str	r0, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800311a:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800311c:	a90b      	add	r1, sp, #44	; 0x2c
 800311e:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003120:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003122:	f7fe fd83 	bl	8001c2c <HAL_TIM_PWM_ConfigChannel>
 8003126:	b100      	cbz	r0, 800312a <main+0x176>
 8003128:	e7fe      	b.n	8003128 <main+0x174>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800312a:	2204      	movs	r2, #4
 800312c:	a90b      	add	r1, sp, #44	; 0x2c
 800312e:	4620      	mov	r0, r4
 8003130:	f7fe fd7c 	bl	8001c2c <HAL_TIM_PWM_ConfigChannel>
 8003134:	b100      	cbz	r0, 8003138 <main+0x184>
 8003136:	e7fe      	b.n	8003136 <main+0x182>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003138:	464a      	mov	r2, r9
 800313a:	a90b      	add	r1, sp, #44	; 0x2c
 800313c:	4620      	mov	r0, r4
 800313e:	f7fe fd75 	bl	8001c2c <HAL_TIM_PWM_ConfigChannel>
 8003142:	4605      	mov	r5, r0
 8003144:	b100      	cbz	r0, 8003148 <main+0x194>
 8003146:	e7fe      	b.n	8003146 <main+0x192>
  HAL_TIM_MspPostInit(&htim3);
 8003148:	4620      	mov	r0, r4
 800314a:	f000 f8d1 	bl	80032f0 <HAL_TIM_MspPostInit>
  hadc1.Instance = ADC1;
 800314e:	4c23      	ldr	r4, [pc, #140]	; (80031dc <main+0x228>)
 8003150:	4b23      	ldr	r3, [pc, #140]	; (80031e0 <main+0x22c>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003152:	4620      	mov	r0, r4
  hadc1.Instance = ADC1;
 8003154:	6023      	str	r3, [r4, #0]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003156:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 800315a:	950b      	str	r5, [sp, #44]	; 0x2c
 800315c:	950c      	str	r5, [sp, #48]	; 0x30
 800315e:	950d      	str	r5, [sp, #52]	; 0x34
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003160:	f8c4 8008 	str.w	r8, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003164:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003166:	6165      	str	r5, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003168:	61e3      	str	r3, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800316a:	6065      	str	r5, [r4, #4]
  hadc1.Init.NbrOfConversion = 2;
 800316c:	6127      	str	r7, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800316e:	f7fd f9dd 	bl	800052c <HAL_ADC_Init>
 8003172:	b100      	cbz	r0, 8003176 <main+0x1c2>
 8003174:	e7fe      	b.n	8003174 <main+0x1c0>
  sConfig.Channel = ADC_CHANNEL_0;
 8003176:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003178:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800317a:	a90b      	add	r1, sp, #44	; 0x2c
 800317c:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800317e:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003180:	f7fd f868 	bl	8000254 <HAL_ADC_ConfigChannel>
 8003184:	b100      	cbz	r0, 8003188 <main+0x1d4>
 8003186:	e7fe      	b.n	8003186 <main+0x1d2>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003188:	a90b      	add	r1, sp, #44	; 0x2c
 800318a:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 800318c:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800318e:	970c      	str	r7, [sp, #48]	; 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003190:	f7fd f860 	bl	8000254 <HAL_ADC_ConfigChannel>
 8003194:	b100      	cbz	r0, 8003198 <main+0x1e4>
 8003196:	e7fe      	b.n	8003196 <main+0x1e2>
  HAL_TIM_Base_Start_IT(&htim3);
 8003198:	480e      	ldr	r0, [pc, #56]	; (80031d4 <main+0x220>)
 800319a:	f7fe fbe9 	bl	8001970 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800319e:	2100      	movs	r1, #0
 80031a0:	480c      	ldr	r0, [pc, #48]	; (80031d4 <main+0x220>)
 80031a2:	f7fe fdb1 	bl	8001d08 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80031a6:	2104      	movs	r1, #4
 80031a8:	480a      	ldr	r0, [pc, #40]	; (80031d4 <main+0x220>)
 80031aa:	f7fe fdad 	bl	8001d08 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80031ae:	2108      	movs	r1, #8
 80031b0:	4808      	ldr	r0, [pc, #32]	; (80031d4 <main+0x220>)
 80031b2:	f7fe fda9 	bl	8001d08 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t*) &ADC_Data,2);
 80031b6:	2202      	movs	r2, #2
 80031b8:	490a      	ldr	r1, [pc, #40]	; (80031e4 <main+0x230>)
 80031ba:	4808      	ldr	r0, [pc, #32]	; (80031dc <main+0x228>)
 80031bc:	f7fd f906 	bl	80003cc <HAL_ADC_Start_DMA>
 80031c0:	e7fe      	b.n	80031c0 <main+0x20c>
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40011000 	.word	0x40011000
 80031cc:	40010800 	.word	0x40010800
 80031d0:	40010c00 	.word	0x40010c00
 80031d4:	20000154 	.word	0x20000154
 80031d8:	40000400 	.word	0x40000400
 80031dc:	20000194 	.word	0x20000194
 80031e0:	40012400 	.word	0x40012400
 80031e4:	20000150 	.word	0x20000150

080031e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031e8:	e7fe      	b.n	80031e8 <Error_Handler>
	...

080031ec <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80031ec:	4b0e      	ldr	r3, [pc, #56]	; (8003228 <HAL_MspInit+0x3c>)
{
 80031ee:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80031f0:	699a      	ldr	r2, [r3, #24]
 80031f2:	f042 0201 	orr.w	r2, r2, #1
 80031f6:	619a      	str	r2, [r3, #24]
 80031f8:	699a      	ldr	r2, [r3, #24]
 80031fa:	f002 0201 	and.w	r2, r2, #1
 80031fe:	9200      	str	r2, [sp, #0]
 8003200:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003208:	61da      	str	r2, [r3, #28]
 800320a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800320c:	4a07      	ldr	r2, [pc, #28]	; (800322c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800320e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003212:	9301      	str	r3, [sp, #4]
 8003214:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003216:	6853      	ldr	r3, [r2, #4]
 8003218:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800321c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003220:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003222:	b002      	add	sp, #8
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40021000 	.word	0x40021000
 800322c:	40010000 	.word	0x40010000

08003230 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003230:	b530      	push	{r4, r5, lr}
 8003232:	4605      	mov	r5, r0
 8003234:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003236:	2210      	movs	r2, #16
 8003238:	2100      	movs	r1, #0
 800323a:	a802      	add	r0, sp, #8
 800323c:	f000 fab8 	bl	80037b0 <memset>
  if(hadc->Instance==ADC1)
 8003240:	682a      	ldr	r2, [r5, #0]
 8003242:	4b1d      	ldr	r3, [pc, #116]	; (80032b8 <HAL_ADC_MspInit+0x88>)
 8003244:	429a      	cmp	r2, r3
 8003246:	d135      	bne.n	80032b4 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003248:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 800324c:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324e:	481b      	ldr	r0, [pc, #108]	; (80032bc <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003254:	619a      	str	r2, [r3, #24]
 8003256:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003258:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 800325a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800325e:	9200      	str	r2, [sp, #0]
 8003260:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003262:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003264:	4c16      	ldr	r4, [pc, #88]	; (80032c0 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003266:	f042 0204 	orr.w	r2, r2, #4
 800326a:	619a      	str	r2, [r3, #24]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003276:	2303      	movs	r3, #3
 8003278:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800327a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800327c:	f7fd fb40 	bl	8000900 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003280:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <HAL_ADC_MspInit+0x94>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003282:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8003284:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003286:	2300      	movs	r3, #0
 8003288:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800328a:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800328c:	2380      	movs	r3, #128	; 0x80
 800328e:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003290:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003294:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003296:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800329a:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800329c:	2320      	movs	r3, #32
 800329e:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80032a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032a4:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80032a6:	f7fd fa29 	bl	80006fc <HAL_DMA_Init>
 80032aa:	b108      	cbz	r0, 80032b0 <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 80032ac:	f7ff ff9c 	bl	80031e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80032b0:	622c      	str	r4, [r5, #32]
 80032b2:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80032b4:	b007      	add	sp, #28
 80032b6:	bd30      	pop	{r4, r5, pc}
 80032b8:	40012400 	.word	0x40012400
 80032bc:	40010800 	.word	0x40010800
 80032c0:	200001c4 	.word	0x200001c4
 80032c4:	40020008 	.word	0x40020008

080032c8 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM3)
 80032c8:	6802      	ldr	r2, [r0, #0]
 80032ca:	4b08      	ldr	r3, [pc, #32]	; (80032ec <HAL_TIM_Base_MspInit+0x24>)
{
 80032cc:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM3)
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d10a      	bne.n	80032e8 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80032d2:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80032d6:	69da      	ldr	r2, [r3, #28]
 80032d8:	f042 0202 	orr.w	r2, r2, #2
 80032dc:	61da      	str	r2, [r3, #28]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	9301      	str	r3, [sp, #4]
 80032e6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80032e8:	b002      	add	sp, #8
 80032ea:	4770      	bx	lr
 80032ec:	40000400 	.word	0x40000400

080032f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80032f0:	b530      	push	{r4, r5, lr}
 80032f2:	4604      	mov	r4, r0
 80032f4:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032f6:	2210      	movs	r2, #16
 80032f8:	2100      	movs	r1, #0
 80032fa:	a802      	add	r0, sp, #8
 80032fc:	f000 fa58 	bl	80037b0 <memset>
  if(htim->Instance==TIM3)
 8003300:	6822      	ldr	r2, [r4, #0]
 8003302:	4b15      	ldr	r3, [pc, #84]	; (8003358 <HAL_TIM_MspPostInit+0x68>)
 8003304:	429a      	cmp	r2, r3
 8003306:	d125      	bne.n	8003354 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003308:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800330c:	699a      	ldr	r2, [r3, #24]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	2502      	movs	r5, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003310:	f042 0204 	orr.w	r2, r2, #4
 8003314:	619a      	str	r2, [r3, #24]
 8003316:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003318:	2403      	movs	r4, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800331a:	f002 0204 	and.w	r2, r2, #4
 800331e:	9200      	str	r2, [sp, #0]
 8003320:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003322:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003324:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003326:	f042 0208 	orr.w	r2, r2, #8
 800332a:	619a      	str	r2, [r3, #24]
 800332c:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332e:	480b      	ldr	r0, [pc, #44]	; (800335c <HAL_TIM_MspPostInit+0x6c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003338:	23c0      	movs	r3, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800333a:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800333c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800333e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003340:	f7fd fade 	bl	8000900 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003344:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003346:	a902      	add	r1, sp, #8
 8003348:	4805      	ldr	r0, [pc, #20]	; (8003360 <HAL_TIM_MspPostInit+0x70>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800334a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334c:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800334e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003350:	f7fd fad6 	bl	8000900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003354:	b007      	add	sp, #28
 8003356:	bd30      	pop	{r4, r5, pc}
 8003358:	40000400 	.word	0x40000400
 800335c:	40010800 	.word	0x40010800
 8003360:	40010c00 	.word	0x40010c00

08003364 <NMI_Handler>:
 8003364:	4770      	bx	lr

08003366 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003366:	e7fe      	b.n	8003366 <HardFault_Handler>

08003368 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003368:	e7fe      	b.n	8003368 <MemManage_Handler>

0800336a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800336a:	e7fe      	b.n	800336a <BusFault_Handler>

0800336c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800336c:	e7fe      	b.n	800336c <UsageFault_Handler>

0800336e <SVC_Handler>:
 800336e:	4770      	bx	lr

08003370 <DebugMon_Handler>:
 8003370:	4770      	bx	lr

08003372 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003372:	4770      	bx	lr

08003374 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003374:	f7fc bf20 	b.w	80001b8 <HAL_IncTick>

08003378 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003378:	4801      	ldr	r0, [pc, #4]	; (8003380 <DMA1_Channel1_IRQHandler+0x8>)
 800337a:	f7fd ba2d 	b.w	80007d8 <HAL_DMA_IRQHandler>
 800337e:	bf00      	nop
 8003380:	200001c4 	.word	0x200001c4

08003384 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003384:	4801      	ldr	r0, [pc, #4]	; (800338c <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8003386:	f7fd bcb1 	b.w	8000cec <HAL_PCD_IRQHandler>
 800338a:	bf00      	nop
 800338c:	2000042c 	.word	0x2000042c

08003390 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003390:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <SystemInit+0x40>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800339a:	6859      	ldr	r1, [r3, #4]
 800339c:	4a0d      	ldr	r2, [pc, #52]	; (80033d4 <SystemInit+0x44>)
 800339e:	400a      	ands	r2, r1
 80033a0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80033a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80033ac:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80033b4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80033bc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80033be:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80033c2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80033c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80033c8:	4b03      	ldr	r3, [pc, #12]	; (80033d8 <SystemInit+0x48>)
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40021000 	.word	0x40021000
 80033d4:	f8ff0000 	.word	0xf8ff0000
 80033d8:	e000ed00 	.word	0xe000ed00

080033dc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80033dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80033de:	4c09      	ldr	r4, [pc, #36]	; (8003404 <MX_USB_DEVICE_Init+0x28>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	4909      	ldr	r1, [pc, #36]	; (8003408 <MX_USB_DEVICE_Init+0x2c>)
 80033e4:	4620      	mov	r0, r4
 80033e6:	f7ff f9d1 	bl	800278c <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID);
 80033ea:	4908      	ldr	r1, [pc, #32]	; (800340c <MX_USB_DEVICE_Init+0x30>)
 80033ec:	4620      	mov	r0, r4
 80033ee:	f7ff f9e2 	bl	80027b6 <USBD_RegisterClass>

  USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS);
 80033f2:	4620      	mov	r0, r4
 80033f4:	4906      	ldr	r1, [pc, #24]	; (8003410 <MX_USB_DEVICE_Init+0x34>)
 80033f6:	f7ff f9c2 	bl	800277e <USBD_CUSTOM_HID_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 80033fa:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80033fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8003400:	f7ff b9e0 	b.w	80027c4 <USBD_Start>
 8003404:	20000208 	.word	0x20000208
 8003408:	200000c0 	.word	0x200000c0
 800340c:	20000008 	.word	0x20000008
 8003410:	200000b0 	.word	0x200000b0

08003414 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003414:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 8003416:	4b0d      	ldr	r3, [pc, #52]	; (800344c <HAL_PCD_MspInit+0x38>)
 8003418:	6802      	ldr	r2, [r0, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d112      	bne.n	8003444 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800341e:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8003422:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003424:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 8003426:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800342a:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800342c:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 800342e:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003430:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8003432:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800343a:	f7fd f909 	bl	8000650 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800343e:	2014      	movs	r0, #20
 8003440:	f7fd f93a 	bl	80006b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8003444:	b003      	add	sp, #12
 8003446:	f85d fb04 	ldr.w	pc, [sp], #4
 800344a:	bf00      	nop
 800344c:	40005c00 	.word	0x40005c00

08003450 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003450:	f200 412c 	addw	r1, r0, #1068	; 0x42c
 8003454:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003458:	f7ff b9cb 	b.w	80027f2 <USBD_LL_SetupStage>

0800345c <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800345c:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003460:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 8003464:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003468:	f7ff b9f0 	b.w	800284c <USBD_LL_DataOutStage>

0800346c <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800346c:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003470:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003472:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003476:	f7ff ba1b 	b.w	80028b0 <USBD_LL_DataInStage>

0800347a <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800347a:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 800347e:	f7ff ba97 	b.w	80029b0 <USBD_LL_SOF>

08003482 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8003482:	b510      	push	{r4, lr}
 8003484:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003486:	2101      	movs	r1, #1
 8003488:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 800348c:	f7ff fa7e 	bl	800298c <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003490:	f8d4 045c 	ldr.w	r0, [r4, #1116]	; 0x45c
}
 8003494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003498:	f7ff ba59 	b.w	800294e <USBD_LL_Reset>

0800349c <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800349c:	b510      	push	{r4, lr}
 800349e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80034a0:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80034a4:	f7ff fa75 	bl	8002992 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80034a8:	69a3      	ldr	r3, [r4, #24]
 80034aa:	b123      	cbz	r3, 80034b6 <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80034ac:	4a02      	ldr	r2, [pc, #8]	; (80034b8 <HAL_PCD_SuspendCallback+0x1c>)
 80034ae:	6913      	ldr	r3, [r2, #16]
 80034b0:	f043 0306 	orr.w	r3, r3, #6
 80034b4:	6113      	str	r3, [r2, #16]
 80034b6:	bd10      	pop	{r4, pc}
 80034b8:	e000ed00 	.word	0xe000ed00

080034bc <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80034bc:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80034c0:	f7ff ba70 	b.w	80029a4 <USBD_LL_Resume>

080034c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80034c4:	b510      	push	{r4, lr}
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 80034c6:	2302      	movs	r3, #2
 80034c8:	2208      	movs	r2, #8
 80034ca:	f04f 0e03 	mov.w	lr, #3
{
 80034ce:	4604      	mov	r4, r0
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 80034d0:	4917      	ldr	r1, [pc, #92]	; (8003530 <USBD_LL_Init+0x6c>)
  hpcd_USB_FS.pData = pdev;
 80034d2:	4818      	ldr	r0, [pc, #96]	; (8003534 <USBD_LL_Init+0x70>)
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 80034d4:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80034d8:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 80034da:	f8c0 445c 	str.w	r4, [r0, #1116]	; 0x45c
  pdev->pData = &hpcd_USB_FS;
 80034de:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80034e2:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80034e4:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80034e6:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80034e8:	f7fd faf9 	bl	8000ade <HAL_PCD_Init>
 80034ec:	b108      	cbz	r0, 80034f2 <USBD_LL_Init+0x2e>
  {
    Error_Handler( );
 80034ee:	f7ff fe7b 	bl	80031e8 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80034f2:	2200      	movs	r2, #0
 80034f4:	2318      	movs	r3, #24
 80034f6:	4611      	mov	r1, r2
 80034f8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80034fc:	f7fd feba 	bl	8001274 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8003500:	2358      	movs	r3, #88	; 0x58
 8003502:	2200      	movs	r2, #0
 8003504:	2180      	movs	r1, #128	; 0x80
 8003506:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 800350a:	f7fd feb3 	bl	8001274 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800350e:	2398      	movs	r3, #152	; 0x98
 8003510:	2200      	movs	r2, #0
 8003512:	2181      	movs	r1, #129	; 0x81
 8003514:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003518:	f7fd feac 	bl	8001274 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800351c:	23d8      	movs	r3, #216	; 0xd8
 800351e:	2200      	movs	r2, #0
 8003520:	2101      	movs	r1, #1
 8003522:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8003526:	f7fd fea5 	bl	8001274 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 800352a:	2000      	movs	r0, #0
 800352c:	bd10      	pop	{r4, pc}
 800352e:	bf00      	nop
 8003530:	40005c00 	.word	0x40005c00
 8003534:	2000042c 	.word	0x2000042c

08003538 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003538:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800353a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800353e:	f7fd fb37 	bl	8000bb0 <HAL_PCD_Start>
 8003542:	2803      	cmp	r0, #3
 8003544:	bf9a      	itte	ls
 8003546:	4b02      	ldrls	r3, [pc, #8]	; (8003550 <USBD_LL_Start+0x18>)
 8003548:	5c18      	ldrbls	r0, [r3, r0]
 800354a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800354c:	bd08      	pop	{r3, pc}
 800354e:	bf00      	nop
 8003550:	080037f8 	.word	0x080037f8

08003554 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003554:	b510      	push	{r4, lr}
 8003556:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003558:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800355c:	4613      	mov	r3, r2
 800355e:	4622      	mov	r2, r4
 8003560:	f7fd fb51 	bl	8000c06 <HAL_PCD_EP_Open>
 8003564:	2803      	cmp	r0, #3
 8003566:	bf9a      	itte	ls
 8003568:	4b01      	ldrls	r3, [pc, #4]	; (8003570 <USBD_LL_OpenEP+0x1c>)
 800356a:	5c18      	ldrbls	r0, [r3, r0]
 800356c:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800356e:	bd10      	pop	{r4, pc}
 8003570:	080037f8 	.word	0x080037f8

08003574 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003574:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003576:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800357a:	f7fd fb67 	bl	8000c4c <HAL_PCD_EP_Close>
 800357e:	2803      	cmp	r0, #3
 8003580:	bf9a      	itte	ls
 8003582:	4b02      	ldrls	r3, [pc, #8]	; (800358c <USBD_LL_CloseEP+0x18>)
 8003584:	5c18      	ldrbls	r0, [r3, r0]
 8003586:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8003588:	bd08      	pop	{r3, pc}
 800358a:	bf00      	nop
 800358c:	080037f8 	.word	0x080037f8

08003590 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003590:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003592:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003596:	f7fd fe21 	bl	80011dc <HAL_PCD_EP_SetStall>
 800359a:	2803      	cmp	r0, #3
 800359c:	bf9a      	itte	ls
 800359e:	4b02      	ldrls	r3, [pc, #8]	; (80035a8 <USBD_LL_StallEP+0x18>)
 80035a0:	5c18      	ldrbls	r0, [r3, r0]
 80035a2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80035a4:	bd08      	pop	{r3, pc}
 80035a6:	bf00      	nop
 80035a8:	080037f8 	.word	0x080037f8

080035ac <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80035ac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 80035ae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80035b2:	f7fd fe3c 	bl	800122e <HAL_PCD_EP_ClrStall>
 80035b6:	2803      	cmp	r0, #3
 80035b8:	bf9a      	itte	ls
 80035ba:	4b02      	ldrls	r3, [pc, #8]	; (80035c4 <USBD_LL_ClearStallEP+0x18>)
 80035bc:	5c18      	ldrbls	r0, [r3, r0]
 80035be:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80035c0:	bd08      	pop	{r3, pc}
 80035c2:	bf00      	nop
 80035c4:	080037f8 	.word	0x080037f8

080035c8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80035c8:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80035ca:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80035ce:	bf45      	ittet	mi
 80035d0:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 80035d4:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80035d8:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80035dc:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80035e0:	bf58      	it	pl
 80035e2:	f893 022a 	ldrbpl.w	r0, [r3, #554]	; 0x22a
  }
}
 80035e6:	4770      	bx	lr

080035e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80035e8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80035ea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80035ee:	f7fd faf6 	bl	8000bde <HAL_PCD_SetAddress>
 80035f2:	2803      	cmp	r0, #3
 80035f4:	bf9a      	itte	ls
 80035f6:	4b02      	ldrls	r3, [pc, #8]	; (8003600 <USBD_LL_SetUSBAddress+0x18>)
 80035f8:	5c18      	ldrbls	r0, [r3, r0]
 80035fa:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80035fc:	bd08      	pop	{r3, pc}
 80035fe:	bf00      	nop
 8003600:	080037f8 	.word	0x080037f8

08003604 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8003604:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8003606:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800360a:	f7fd fb58 	bl	8000cbe <HAL_PCD_EP_Transmit>
 800360e:	2803      	cmp	r0, #3
 8003610:	bf9a      	itte	ls
 8003612:	4b02      	ldrls	r3, [pc, #8]	; (800361c <USBD_LL_Transmit+0x18>)
 8003614:	5c18      	ldrbls	r0, [r3, r0]
 8003616:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8003618:	bd08      	pop	{r3, pc}
 800361a:	bf00      	nop
 800361c:	080037f8 	.word	0x080037f8

08003620 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8003620:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8003622:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003626:	f7fd fb32 	bl	8000c8e <HAL_PCD_EP_Receive>
 800362a:	2803      	cmp	r0, #3
 800362c:	bf9a      	itte	ls
 800362e:	4b02      	ldrls	r3, [pc, #8]	; (8003638 <USBD_LL_PrepareReceive+0x18>)
 8003630:	5c18      	ldrbls	r0, [r3, r0]
 8003632:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8003634:	bd08      	pop	{r3, pc}
 8003636:	bf00      	nop
 8003638:	080037f8 	.word	0x080037f8

0800363c <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
}
 800363c:	4800      	ldr	r0, [pc, #0]	; (8003640 <USBD_static_malloc+0x4>)
 800363e:	4770      	bx	lr
 8003640:	20000114 	.word	0x20000114

08003644 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8003644:	4770      	bx	lr

08003646 <HAL_PCDEx_SetConnectionState>:
  * @param hpcd: PCD handle
  * @param state: Connection state (0: disconnected / 1: connected)
  * @retval None
  */
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8003646:	4770      	bx	lr

08003648 <CUSTOM_HID_DeInit_FS>:
static int8_t CUSTOM_HID_DeInit_FS(void)
{
  /* USER CODE BEGIN 5 */
	return (USBD_OK);
  /* USER CODE END 5 */
}
 8003648:	2000      	movs	r0, #0
 800364a:	4770      	bx	lr

0800364c <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 800364c:	b508      	push	{r3, lr}
	/* USER CODE BEGIN 6 */

	USBD_CUSTOM_HID_HandleTypeDef *hhid =
 800364e:	4b07      	ldr	r3, [pc, #28]	; (800366c <CUSTOM_HID_OutEvent_FS+0x20>)
			(USBD_CUSTOM_HID_HandleTypeDef*) hUsbDeviceFS.pClassData;

	for (uint8_t i = 1; i < 10; i++)
		Data[i] = hhid->Report_buf[i];
 8003650:	4a07      	ldr	r2, [pc, #28]	; (8003670 <CUSTOM_HID_OutEvent_FS+0x24>)
	USBD_CUSTOM_HID_HandleTypeDef *hhid =
 8003652:	f8d3 0218 	ldr.w	r0, [r3, #536]	; 0x218
 8003656:	2301      	movs	r3, #1
		Data[i] = hhid->Report_buf[i];
 8003658:	5cc1      	ldrb	r1, [r0, r3]
 800365a:	5499      	strb	r1, [r3, r2]
 800365c:	3301      	adds	r3, #1
	for (uint8_t i = 1; i < 10; i++)
 800365e:	2b0a      	cmp	r3, #10
 8003660:	d1fa      	bne.n	8003658 <CUSTOM_HID_OutEvent_FS+0xc>

	ProcessingReceivedData(Data);
 8003662:	4803      	ldr	r0, [pc, #12]	; (8003670 <CUSTOM_HID_OutEvent_FS+0x24>)
 8003664:	f7ff fbb6 	bl	8002dd4 <ProcessingReceivedData>

	return (USBD_OK);
	/* USER CODE END 6 */
}
 8003668:	2000      	movs	r0, #0
 800366a:	bd08      	pop	{r3, pc}
 800366c:	20000208 	.word	0x20000208
 8003670:	2000088c 	.word	0x2000088c

08003674 <CUSTOM_HID_Init_FS>:
 8003674:	2000      	movs	r0, #0
 8003676:	4770      	bx	lr

08003678 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8003678:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800367a:	4801      	ldr	r0, [pc, #4]	; (8003680 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800367c:	800b      	strh	r3, [r1, #0]
}
 800367e:	4770      	bx	lr
 8003680:	200000dc 	.word	0x200000dc

08003684 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8003684:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8003686:	4801      	ldr	r0, [pc, #4]	; (800368c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8003688:	800b      	strh	r3, [r1, #0]
}
 800368a:	4770      	bx	lr
 800368c:	200000f0 	.word	0x200000f0

08003690 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003690:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8003692:	4c04      	ldr	r4, [pc, #16]	; (80036a4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8003694:	460a      	mov	r2, r1
 8003696:	4804      	ldr	r0, [pc, #16]	; (80036a8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8003698:	4621      	mov	r1, r4
 800369a:	f7ff fb3d 	bl	8002d18 <USBD_GetString>
  return USBD_StrDesc;
}
 800369e:	4620      	mov	r0, r4
 80036a0:	bd10      	pop	{r4, pc}
 80036a2:	bf00      	nop
 80036a4:	20000898 	.word	0x20000898
 80036a8:	08003823 	.word	0x08003823

080036ac <USBD_FS_ProductStrDescriptor>:
{
 80036ac:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80036ae:	4c04      	ldr	r4, [pc, #16]	; (80036c0 <USBD_FS_ProductStrDescriptor+0x14>)
 80036b0:	460a      	mov	r2, r1
 80036b2:	4804      	ldr	r0, [pc, #16]	; (80036c4 <USBD_FS_ProductStrDescriptor+0x18>)
 80036b4:	4621      	mov	r1, r4
 80036b6:	f7ff fb2f 	bl	8002d18 <USBD_GetString>
}
 80036ba:	4620      	mov	r0, r4
 80036bc:	bd10      	pop	{r4, pc}
 80036be:	bf00      	nop
 80036c0:	20000898 	.word	0x20000898
 80036c4:	08003836 	.word	0x08003836

080036c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80036c8:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 80036ca:	4c04      	ldr	r4, [pc, #16]	; (80036dc <USBD_FS_SerialStrDescriptor+0x14>)
 80036cc:	460a      	mov	r2, r1
 80036ce:	4804      	ldr	r0, [pc, #16]	; (80036e0 <USBD_FS_SerialStrDescriptor+0x18>)
 80036d0:	4621      	mov	r1, r4
 80036d2:	f7ff fb21 	bl	8002d18 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80036d6:	4620      	mov	r0, r4
 80036d8:	bd10      	pop	{r4, pc}
 80036da:	bf00      	nop
 80036dc:	20000898 	.word	0x20000898
 80036e0:	08003853 	.word	0x08003853

080036e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80036e4:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80036e6:	4c04      	ldr	r4, [pc, #16]	; (80036f8 <USBD_FS_ConfigStrDescriptor+0x14>)
 80036e8:	460a      	mov	r2, r1
 80036ea:	4804      	ldr	r0, [pc, #16]	; (80036fc <USBD_FS_ConfigStrDescriptor+0x18>)
 80036ec:	4621      	mov	r1, r4
 80036ee:	f7ff fb13 	bl	8002d18 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 80036f2:	4620      	mov	r0, r4
 80036f4:	bd10      	pop	{r4, pc}
 80036f6:	bf00      	nop
 80036f8:	20000898 	.word	0x20000898
 80036fc:	080037fc 	.word	0x080037fc

08003700 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8003700:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8003702:	4c04      	ldr	r4, [pc, #16]	; (8003714 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8003704:	460a      	mov	r2, r1
 8003706:	4804      	ldr	r0, [pc, #16]	; (8003718 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8003708:	4621      	mov	r1, r4
 800370a:	f7ff fb05 	bl	8002d18 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800370e:	4620      	mov	r0, r4
 8003710:	bd10      	pop	{r4, pc}
 8003712:	bf00      	nop
 8003714:	20000898 	.word	0x20000898
 8003718:	0800380e 	.word	0x0800380e

0800371c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800371c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800371e:	e003      	b.n	8003728 <LoopCopyDataInit>

08003720 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003720:	4b0b      	ldr	r3, [pc, #44]	; (8003750 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003722:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003724:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003726:	3104      	adds	r1, #4

08003728 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003728:	480a      	ldr	r0, [pc, #40]	; (8003754 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800372a:	4b0b      	ldr	r3, [pc, #44]	; (8003758 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800372c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800372e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003730:	d3f6      	bcc.n	8003720 <CopyDataInit>
  ldr r2, =_sbss
 8003732:	4a0a      	ldr	r2, [pc, #40]	; (800375c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003734:	e002      	b.n	800373c <LoopFillZerobss>

08003736 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003736:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003738:	f842 3b04 	str.w	r3, [r2], #4

0800373c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800373c:	4b08      	ldr	r3, [pc, #32]	; (8003760 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800373e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003740:	d3f9      	bcc.n	8003736 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003742:	f7ff fe25 	bl	8003390 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003746:	f000 f80f 	bl	8003768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800374a:	f7ff fc33 	bl	8002fb4 <main>
  bx lr
 800374e:	4770      	bx	lr
  ldr r3, =_sidata
 8003750:	08003868 	.word	0x08003868
  ldr r0, =_sdata
 8003754:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003758:	200000f4 	.word	0x200000f4
  ldr r2, =_sbss
 800375c:	200000f4 	.word	0x200000f4
  ldr r3, = _ebss
 8003760:	20000a98 	.word	0x20000a98

08003764 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003764:	e7fe      	b.n	8003764 <ADC1_2_IRQHandler>
	...

08003768 <__libc_init_array>:
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	2500      	movs	r5, #0
 800376c:	4e0c      	ldr	r6, [pc, #48]	; (80037a0 <__libc_init_array+0x38>)
 800376e:	4c0d      	ldr	r4, [pc, #52]	; (80037a4 <__libc_init_array+0x3c>)
 8003770:	1ba4      	subs	r4, r4, r6
 8003772:	10a4      	asrs	r4, r4, #2
 8003774:	42a5      	cmp	r5, r4
 8003776:	d109      	bne.n	800378c <__libc_init_array+0x24>
 8003778:	f000 f822 	bl	80037c0 <_init>
 800377c:	2500      	movs	r5, #0
 800377e:	4e0a      	ldr	r6, [pc, #40]	; (80037a8 <__libc_init_array+0x40>)
 8003780:	4c0a      	ldr	r4, [pc, #40]	; (80037ac <__libc_init_array+0x44>)
 8003782:	1ba4      	subs	r4, r4, r6
 8003784:	10a4      	asrs	r4, r4, #2
 8003786:	42a5      	cmp	r5, r4
 8003788:	d105      	bne.n	8003796 <__libc_init_array+0x2e>
 800378a:	bd70      	pop	{r4, r5, r6, pc}
 800378c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003790:	4798      	blx	r3
 8003792:	3501      	adds	r5, #1
 8003794:	e7ee      	b.n	8003774 <__libc_init_array+0xc>
 8003796:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800379a:	4798      	blx	r3
 800379c:	3501      	adds	r5, #1
 800379e:	e7f2      	b.n	8003786 <__libc_init_array+0x1e>
 80037a0:	08003860 	.word	0x08003860
 80037a4:	08003860 	.word	0x08003860
 80037a8:	08003860 	.word	0x08003860
 80037ac:	08003864 	.word	0x08003864

080037b0 <memset>:
 80037b0:	4603      	mov	r3, r0
 80037b2:	4402      	add	r2, r0
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d100      	bne.n	80037ba <memset+0xa>
 80037b8:	4770      	bx	lr
 80037ba:	f803 1b01 	strb.w	r1, [r3], #1
 80037be:	e7f9      	b.n	80037b4 <memset+0x4>

080037c0 <_init>:
 80037c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037c2:	bf00      	nop
 80037c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c6:	bc08      	pop	{r3}
 80037c8:	469e      	mov	lr, r3
 80037ca:	4770      	bx	lr

080037cc <_fini>:
 80037cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ce:	bf00      	nop
 80037d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037d2:	bc08      	pop	{r3}
 80037d4:	469e      	mov	lr, r3
 80037d6:	4770      	bx	lr
