
*** Running vivado
    with args -log qwi16_threadled.vdi -applog -m64 -messageDb vivado.pb -mode batch -source qwi16_threadled.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source qwi16_threadled.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'u_system/axi_gpio_0/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'u_system/axi_gpio_0/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'u_system/axi_gpio_0/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'u_system/axi_gpio_0/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'u_system/axi_gpio_1/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'u_system/axi_gpio_1/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'u_system/axi_gpio_1/U0'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'u_system/axi_gpio_1/U0'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'u_system/processing_system7_0/inst'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'u_system/processing_system7_0/inst'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0_board.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_50M_0/system_rst_processing_system7_0_50M_0.xdc] for cell 'u_system/rst_processing_system7_0_50M'
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/.depend/qwi_base/build/constraints/pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.367 ; gain = 250.875 ; free physical = 476 ; free virtual = 2401
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1195.379 ; gain = 20.008 ; free physical = 471 ; free virtual = 2396
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 13383f717

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ceafee17

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 180 cells.
Phase 2 Constant Propagation | Checksum: 23656047f

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 224 unconnected nets.
INFO: [Opt 31-11] Eliminated 216 unconnected cells.
Phase 3 Sweep | Checksum: 210b53b56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052
Ending Logic Optimization Task | Checksum: 210b53b56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 210b53b56

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1592.871 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1592.871 ; gain = 426.504 ; free physical = 112 ; free virtual = 2052
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1624.887 ; gain = 0.000 ; free physical = 109 ; free virtual = 2052
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/qwi16_threadled_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.902 ; gain = 0.000 ; free physical = 115 ; free virtual = 2052
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.902 ; gain = 0.000 ; free physical = 114 ; free virtual = 2052

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: fac294e6

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1624.902 ; gain = 0.000 ; free physical = 114 ; free virtual = 2052
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: fac294e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.887 ; gain = 10.984 ; free physical = 109 ; free virtual = 2051

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: fac294e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.887 ; gain = 10.984 ; free physical = 109 ; free virtual = 2051

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 998d4552

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.887 ; gain = 10.984 ; free physical = 109 ; free virtual = 2051
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 122f26e9c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.887 ; gain = 10.984 ; free physical = 109 ; free virtual = 2051

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 11fd7ffa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1635.887 ; gain = 10.984 ; free physical = 107 ; free virtual = 2051
Phase 1.2.1 Place Init Design | Checksum: 13eab63d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 109 ; free virtual = 2042
Phase 1.2 Build Placer Netlist Model | Checksum: 13eab63d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 109 ; free virtual = 2042

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 13eab63d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 109 ; free virtual = 2042
Phase 1.3 Constrain Clocks/Macros | Checksum: 13eab63d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 109 ; free virtual = 2042
Phase 1 Placer Initialization | Checksum: 13eab63d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 109 ; free virtual = 2042

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: d522a288

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 101 ; free virtual = 2036

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d522a288

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 101 ; free virtual = 2036

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1afd1cd09

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 100 ; free virtual = 2036

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9293525

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 100 ; free virtual = 2036

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d9293525

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 100 ; free virtual = 2036

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18abf23f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 100 ; free virtual = 2036

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 18abf23f3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 100 ; free virtual = 2036

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: d789bc04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: d789bc04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: d789bc04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: d789bc04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031
Phase 3.7 Small Shape Detail Placement | Checksum: d789bc04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 72d0ae28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031
Phase 3 Detail Placement | Checksum: 72d0ae28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.523 ; gain = 19.621 ; free physical = 95 ; free virtual = 2031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 3dfa1b99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 3dfa1b99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 3dfa1b99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 134a86d09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 134a86d09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 134a86d09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.006. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4.1.3 Post Placement Optimization | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4.1 Post Commit Optimization | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4.4 Placer Reporting | Checksum: f8cbfccd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1833019e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1833019e9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
Ending Placer Task | Checksum: f75fc680

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1645.527 ; gain = 20.625 ; free physical = 95 ; free virtual = 2031
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1645.527 ; gain = 20.633 ; free physical = 95 ; free virtual = 2031
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1645.527 ; gain = 0.000 ; free physical = 112 ; free virtual = 2052
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1645.531 ; gain = 0.000 ; free physical = 112 ; free virtual = 2050
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1645.531 ; gain = 0.000 ; free physical = 112 ; free virtual = 2049
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1645.531 ; gain = 0.000 ; free physical = 112 ; free virtual = 2049
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 132077d6 ConstDB: 0 ShapeSum: e43f4eaa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b60e8ca0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 1746.199 ; gain = 100.656 ; free physical = 73 ; free virtual = 1927

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b60e8ca0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:56 . Memory (MB): peak = 1750.199 ; gain = 104.656 ; free physical = 72 ; free virtual = 1926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b60e8ca0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1756.199 ; gain = 110.656 ; free physical = 80 ; free virtual = 1921
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18e61b556

Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 72 ; free virtual = 1899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.049 | TNS=0.000  | WHS=-0.158 | THS=-29.133|

Phase 2 Router Initialization | Checksum: 1a678c3c7

Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 72 ; free virtual = 1899

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 6e41e06a

Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 10366a2ba

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.605 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f1185a19

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
Phase 4 Rip-up And Reroute | Checksum: f1185a19

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 136d9d9d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.617 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 136d9d9d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 136d9d9d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
Phase 5 Delay and Skew Optimization | Checksum: 136d9d9d8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 9a7e0c60

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.617 | TNS=0.000  | WHS=0.101  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 9a7e0c60

Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.130941 %
  Global Horizontal Routing Utilization  = 0.172498 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12dc6b70d

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12dc6b70d

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12447ece7

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=14.617 | TNS=0.000  | WHS=0.101  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12447ece7

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:01:10 . Memory (MB): peak = 1780.254 ; gain = 134.711 ; free physical = 71 ; free virtual = 1898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:11 . Memory (MB): peak = 1796.570 ; gain = 151.039 ; free physical = 71 ; free virtual = 1898
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1796.570 ; gain = 0.000 ; free physical = 66 ; free virtual = 1898
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/qwi16_threadled_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1796.570 ; gain = 0.000 ; free physical = 93 ; free virtual = 1899
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Oct  8 07:15:26 2020...

*** Running vivado
    with args -log qwi16_threadled.vdi -applog -m64 -messageDb vivado.pb -mode batch -source qwi16_threadled.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source qwi16_threadled.tcl -notrace
Command: open_checkpoint qwi16_threadled_routed.dcp
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/.Xil/Vivado-125679-ubuntu/dcp/qwi16_threadled_early.xdc]
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/.Xil/Vivado-125679-ubuntu/dcp/qwi16_threadled_early.xdc]
Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/.Xil/Vivado-125679-ubuntu/dcp/qwi16_threadled.xdc]
Finished Parsing XDC File [/home/qiweiw/workspace/qwi16_threadled/.buildFw/build/qwi16_threadled.runs/impl_1/.Xil/Vivado-125679-ubuntu/dcp/qwi16_threadled.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1158.367 ; gain = 2.000 ; free physical = 642 ; free virtual = 2430
Restored from archive | CPU: 0.320000 secs | Memory: 1.310677 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1158.367 ; gain = 2.000 ; free physical = 642 ; free virtual = 2430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1159.367 ; gain = 245.891 ; free physical = 645 ; free virtual = 2429
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./qwi16_threadled.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1546.555 ; gain = 387.188 ; free physical = 281 ; free virtual = 2077
INFO: [Common 17-206] Exiting Vivado at Thu Oct  8 07:16:11 2020...
