
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000048c0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004048c0  004048c0  000148c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000046c  20400000  004048c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000037c  2040046c  00404d34  0002046c  2**2
                  ALLOC
  4 .stack        00002000  204007e8  004050b0  0002046c  2**0
                  ALLOC
  5 .heap         00000200  204027e8  004070b0  0002046c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002049a  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018073  00000000  00000000  000204f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000032ce  00000000  00000000  00038566  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000611e  00000000  00000000  0003b834  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b50  00000000  00000000  00041952  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac8  00000000  00000000  000424a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a594  00000000  00000000  00042f6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fef0  00000000  00000000  0004d4fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008fe5f  00000000  00000000  0005d3ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002fb0  00000000  00000000  000ed250  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 27 40 20 d1 2c 40 00 81 2d 40 00 81 2d 40 00     .'@ .,@..-@..-@.
  400010:	81 2d 40 00 81 2d 40 00 81 2d 40 00 00 00 00 00     .-@..-@..-@.....
	...
  40002c:	81 2d 40 00 81 2d 40 00 00 00 00 00 81 2d 40 00     .-@..-@......-@.
  40003c:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  40004c:	49 36 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     I6@..-@..-@..-@.
  40005c:	81 2d 40 00 81 2d 40 00 00 00 00 00 41 24 40 00     .-@..-@.....A$@.
  40006c:	59 24 40 00 71 24 40 00 81 2d 40 00 81 2d 40 00     Y$@.q$@..-@..-@.
  40007c:	81 2d 40 00 89 24 40 00 a1 24 40 00 81 2d 40 00     .-@..$@..$@..-@.
  40008c:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  40009c:	81 2d 40 00 f5 34 40 00 81 2d 40 00 41 35 40 00     .-@..4@..-@.A5@.
  4000ac:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  4000bc:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  4000cc:	81 2d 40 00 00 00 00 00 81 2d 40 00 00 00 00 00     .-@......-@.....
  4000dc:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  4000ec:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  4000fc:	81 2d 40 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .-@..-@..-@..-@.
  40010c:	81 2d 40 00 81 2d 40 00 00 00 00 00 00 00 00 00     .-@..-@.........
  40011c:	00 00 00 00 81 2d 40 00 81 2d 40 00 81 2d 40 00     .....-@..-@..-@.
  40012c:	81 2d 40 00 81 2d 40 00 00 00 00 00 81 2d 40 00     .-@..-@......-@.
  40013c:	81 2d 40 00                                         .-@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040046c 	.word	0x2040046c
  40015c:	00000000 	.word	0x00000000
  400160:	004048c8 	.word	0x004048c8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004048c8 	.word	0x004048c8
  4001a0:	20400470 	.word	0x20400470
  4001a4:	004048c8 	.word	0x004048c8
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	460b      	mov	r3, r1
  4001b6:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b8:	887a      	ldrh	r2, [r7, #2]
  4001ba:	4b07      	ldr	r3, [pc, #28]	; (4001d8 <rtt_init+0x2c>)
  4001bc:	681b      	ldr	r3, [r3, #0]
  4001be:	4313      	orrs	r3, r2
  4001c0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001c4:	687b      	ldr	r3, [r7, #4]
  4001c6:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001c8:	2300      	movs	r3, #0
}
  4001ca:	4618      	mov	r0, r3
  4001cc:	370c      	adds	r7, #12
  4001ce:	46bd      	mov	sp, r7
  4001d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d4:	4770      	bx	lr
  4001d6:	bf00      	nop
  4001d8:	20400488 	.word	0x20400488

004001dc <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
  4001e4:	460b      	mov	r3, r1
  4001e6:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  4001e8:	78fb      	ldrb	r3, [r7, #3]
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	d00d      	beq.n	40020a <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001ee:	4b10      	ldr	r3, [pc, #64]	; (400230 <rtt_sel_source+0x54>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001f6:	4a0e      	ldr	r2, [pc, #56]	; (400230 <rtt_sel_source+0x54>)
  4001f8:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	681a      	ldr	r2, [r3, #0]
  4001fe:	4b0c      	ldr	r3, [pc, #48]	; (400230 <rtt_sel_source+0x54>)
  400200:	681b      	ldr	r3, [r3, #0]
  400202:	431a      	orrs	r2, r3
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  400208:	e00c      	b.n	400224 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40020a:	4b09      	ldr	r3, [pc, #36]	; (400230 <rtt_sel_source+0x54>)
  40020c:	681b      	ldr	r3, [r3, #0]
  40020e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400212:	4a07      	ldr	r2, [pc, #28]	; (400230 <rtt_sel_source+0x54>)
  400214:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400216:	687b      	ldr	r3, [r7, #4]
  400218:	681a      	ldr	r2, [r3, #0]
  40021a:	4b05      	ldr	r3, [pc, #20]	; (400230 <rtt_sel_source+0x54>)
  40021c:	681b      	ldr	r3, [r3, #0]
  40021e:	431a      	orrs	r2, r3
  400220:	687b      	ldr	r3, [r7, #4]
  400222:	601a      	str	r2, [r3, #0]
}
  400224:	bf00      	nop
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr
  400230:	20400488 	.word	0x20400488

00400234 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400234:	b480      	push	{r7}
  400236:	b085      	sub	sp, #20
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
  40023c:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400244:	68fa      	ldr	r2, [r7, #12]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	4313      	orrs	r3, r2
  40024a:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40024c:	4b06      	ldr	r3, [pc, #24]	; (400268 <rtt_enable_interrupt+0x34>)
  40024e:	681b      	ldr	r3, [r3, #0]
  400250:	68fa      	ldr	r2, [r7, #12]
  400252:	4313      	orrs	r3, r2
  400254:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400256:	687b      	ldr	r3, [r7, #4]
  400258:	68fa      	ldr	r2, [r7, #12]
  40025a:	601a      	str	r2, [r3, #0]
}
  40025c:	bf00      	nop
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr
  400268:	20400488 	.word	0x20400488

0040026c <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  40026c:	b480      	push	{r7}
  40026e:	b085      	sub	sp, #20
  400270:	af00      	add	r7, sp, #0
  400272:	6078      	str	r0, [r7, #4]
  400274:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  400276:	2300      	movs	r3, #0
  400278:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  40027a:	687b      	ldr	r3, [r7, #4]
  40027c:	681b      	ldr	r3, [r3, #0]
  40027e:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  400280:	683b      	ldr	r3, [r7, #0]
  400282:	43db      	mvns	r3, r3
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4013      	ands	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40028a:	4b07      	ldr	r3, [pc, #28]	; (4002a8 <rtt_disable_interrupt+0x3c>)
  40028c:	681b      	ldr	r3, [r3, #0]
  40028e:	68fa      	ldr	r2, [r7, #12]
  400290:	4313      	orrs	r3, r2
  400292:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400294:	687b      	ldr	r3, [r7, #4]
  400296:	68fa      	ldr	r2, [r7, #12]
  400298:	601a      	str	r2, [r3, #0]
}
  40029a:	bf00      	nop
  40029c:	3714      	adds	r7, #20
  40029e:	46bd      	mov	sp, r7
  4002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002a4:	4770      	bx	lr
  4002a6:	bf00      	nop
  4002a8:	20400488 	.word	0x20400488

004002ac <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002ac:	b480      	push	{r7}
  4002ae:	b085      	sub	sp, #20
  4002b0:	af00      	add	r7, sp, #0
  4002b2:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	689b      	ldr	r3, [r3, #8]
  4002b8:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ba:	e002      	b.n	4002c2 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002bc:	687b      	ldr	r3, [r7, #4]
  4002be:	689b      	ldr	r3, [r3, #8]
  4002c0:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002c2:	687b      	ldr	r3, [r7, #4]
  4002c4:	689a      	ldr	r2, [r3, #8]
  4002c6:	68fb      	ldr	r3, [r7, #12]
  4002c8:	429a      	cmp	r2, r3
  4002ca:	d1f7      	bne.n	4002bc <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  4002cc:	68fb      	ldr	r3, [r7, #12]
}
  4002ce:	4618      	mov	r0, r3
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr

004002da <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  4002da:	b480      	push	{r7}
  4002dc:	b083      	sub	sp, #12
  4002de:	af00      	add	r7, sp, #0
  4002e0:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	68db      	ldr	r3, [r3, #12]
}
  4002e6:	4618      	mov	r0, r3
  4002e8:	370c      	adds	r7, #12
  4002ea:	46bd      	mov	sp, r7
  4002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f0:	4770      	bx	lr
	...

004002f4 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4002f4:	b580      	push	{r7, lr}
  4002f6:	b084      	sub	sp, #16
  4002f8:	af00      	add	r7, sp, #0
  4002fa:	6078      	str	r0, [r7, #4]
  4002fc:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4002fe:	687b      	ldr	r3, [r7, #4]
  400300:	681b      	ldr	r3, [r3, #0]
  400302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400306:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400308:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40030c:	480d      	ldr	r0, [pc, #52]	; (400344 <rtt_write_alarm_time+0x50>)
  40030e:	4b0e      	ldr	r3, [pc, #56]	; (400348 <rtt_write_alarm_time+0x54>)
  400310:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400312:	683b      	ldr	r3, [r7, #0]
  400314:	2b00      	cmp	r3, #0
  400316:	d104      	bne.n	400322 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400318:	687b      	ldr	r3, [r7, #4]
  40031a:	f04f 32ff 	mov.w	r2, #4294967295
  40031e:	605a      	str	r2, [r3, #4]
  400320:	e003      	b.n	40032a <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400322:	683b      	ldr	r3, [r7, #0]
  400324:	1e5a      	subs	r2, r3, #1
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40032a:	68fb      	ldr	r3, [r7, #12]
  40032c:	2b00      	cmp	r3, #0
  40032e:	d004      	beq.n	40033a <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400330:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400334:	4803      	ldr	r0, [pc, #12]	; (400344 <rtt_write_alarm_time+0x50>)
  400336:	4b05      	ldr	r3, [pc, #20]	; (40034c <rtt_write_alarm_time+0x58>)
  400338:	4798      	blx	r3
	}

	return 0;
  40033a:	2300      	movs	r3, #0
}
  40033c:	4618      	mov	r0, r3
  40033e:	3710      	adds	r7, #16
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	400e1830 	.word	0x400e1830
  400348:	0040026d 	.word	0x0040026d
  40034c:	00400235 	.word	0x00400235

00400350 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400350:	b480      	push	{r7}
  400352:	b083      	sub	sp, #12
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	685b      	ldr	r3, [r3, #4]
  40035c:	f003 0302 	and.w	r3, r3, #2
  400360:	2b00      	cmp	r3, #0
  400362:	d001      	beq.n	400368 <spi_get_peripheral_select_mode+0x18>
		return 1;
  400364:	2301      	movs	r3, #1
  400366:	e000      	b.n	40036a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  400368:	2300      	movs	r3, #0
	}
}
  40036a:	4618      	mov	r0, r3
  40036c:	370c      	adds	r7, #12
  40036e:	46bd      	mov	sp, r7
  400370:	f85d 7b04 	ldr.w	r7, [sp], #4
  400374:	4770      	bx	lr
	...

00400378 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400378:	b580      	push	{r7, lr}
  40037a:	b082      	sub	sp, #8
  40037c:	af00      	add	r7, sp, #0
  40037e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400380:	6878      	ldr	r0, [r7, #4]
  400382:	4b03      	ldr	r3, [pc, #12]	; (400390 <sysclk_enable_peripheral_clock+0x18>)
  400384:	4798      	blx	r3
}
  400386:	bf00      	nop
  400388:	3708      	adds	r7, #8
  40038a:	46bd      	mov	sp, r7
  40038c:	bd80      	pop	{r7, pc}
  40038e:	bf00      	nop
  400390:	0040277d 	.word	0x0040277d

00400394 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	4a09      	ldr	r2, [pc, #36]	; (4003c4 <spi_enable_clock+0x30>)
  4003a0:	4293      	cmp	r3, r2
  4003a2:	d103      	bne.n	4003ac <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003a4:	2015      	movs	r0, #21
  4003a6:	4b08      	ldr	r3, [pc, #32]	; (4003c8 <spi_enable_clock+0x34>)
  4003a8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003aa:	e006      	b.n	4003ba <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003ac:	687b      	ldr	r3, [r7, #4]
  4003ae:	4a07      	ldr	r2, [pc, #28]	; (4003cc <spi_enable_clock+0x38>)
  4003b0:	4293      	cmp	r3, r2
  4003b2:	d102      	bne.n	4003ba <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003b4:	202a      	movs	r0, #42	; 0x2a
  4003b6:	4b04      	ldr	r3, [pc, #16]	; (4003c8 <spi_enable_clock+0x34>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	40008000 	.word	0x40008000
  4003c8:	00400379 	.word	0x00400379
  4003cc:	40058000 	.word	0x40058000

004003d0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4003d0:	b480      	push	{r7}
  4003d2:	b083      	sub	sp, #12
  4003d4:	af00      	add	r7, sp, #0
  4003d6:	6078      	str	r0, [r7, #4]
  4003d8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	685b      	ldr	r3, [r3, #4]
  4003de:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4003e2:	687b      	ldr	r3, [r7, #4]
  4003e4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003e6:	687b      	ldr	r3, [r7, #4]
  4003e8:	685a      	ldr	r2, [r3, #4]
  4003ea:	683b      	ldr	r3, [r7, #0]
  4003ec:	041b      	lsls	r3, r3, #16
  4003ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4003f2:	431a      	orrs	r2, r3
  4003f4:	687b      	ldr	r3, [r7, #4]
  4003f6:	605a      	str	r2, [r3, #4]
}
  4003f8:	bf00      	nop
  4003fa:	370c      	adds	r7, #12
  4003fc:	46bd      	mov	sp, r7
  4003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400402:	4770      	bx	lr

00400404 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400404:	b580      	push	{r7, lr}
  400406:	b084      	sub	sp, #16
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	4608      	mov	r0, r1
  40040e:	4611      	mov	r1, r2
  400410:	461a      	mov	r2, r3
  400412:	4603      	mov	r3, r0
  400414:	807b      	strh	r3, [r7, #2]
  400416:	460b      	mov	r3, r1
  400418:	707b      	strb	r3, [r7, #1]
  40041a:	4613      	mov	r3, r2
  40041c:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40041e:	f643 2398 	movw	r3, #15000	; 0x3a98
  400422:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400424:	e006      	b.n	400434 <spi_write+0x30>
		if (!timeout--) {
  400426:	68fb      	ldr	r3, [r7, #12]
  400428:	1e5a      	subs	r2, r3, #1
  40042a:	60fa      	str	r2, [r7, #12]
  40042c:	2b00      	cmp	r3, #0
  40042e:	d101      	bne.n	400434 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400430:	2301      	movs	r3, #1
  400432:	e020      	b.n	400476 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400434:	687b      	ldr	r3, [r7, #4]
  400436:	691b      	ldr	r3, [r3, #16]
  400438:	f003 0302 	and.w	r3, r3, #2
  40043c:	2b00      	cmp	r3, #0
  40043e:	d0f2      	beq.n	400426 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400440:	6878      	ldr	r0, [r7, #4]
  400442:	4b0f      	ldr	r3, [pc, #60]	; (400480 <spi_write+0x7c>)
  400444:	4798      	blx	r3
  400446:	4603      	mov	r3, r0
  400448:	2b00      	cmp	r3, #0
  40044a:	d00e      	beq.n	40046a <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40044c:	887a      	ldrh	r2, [r7, #2]
  40044e:	787b      	ldrb	r3, [r7, #1]
  400450:	041b      	lsls	r3, r3, #16
  400452:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400456:	4313      	orrs	r3, r2
  400458:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40045a:	783b      	ldrb	r3, [r7, #0]
  40045c:	2b00      	cmp	r3, #0
  40045e:	d006      	beq.n	40046e <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400460:	68bb      	ldr	r3, [r7, #8]
  400462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400466:	60bb      	str	r3, [r7, #8]
  400468:	e001      	b.n	40046e <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40046a:	887b      	ldrh	r3, [r7, #2]
  40046c:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	68ba      	ldr	r2, [r7, #8]
  400472:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  400474:	2300      	movs	r3, #0
}
  400476:	4618      	mov	r0, r3
  400478:	3710      	adds	r7, #16
  40047a:	46bd      	mov	sp, r7
  40047c:	bd80      	pop	{r7, pc}
  40047e:	bf00      	nop
  400480:	00400351 	.word	0x00400351

00400484 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  400484:	b480      	push	{r7}
  400486:	b085      	sub	sp, #20
  400488:	af00      	add	r7, sp, #0
  40048a:	60f8      	str	r0, [r7, #12]
  40048c:	60b9      	str	r1, [r7, #8]
  40048e:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  400490:	687b      	ldr	r3, [r7, #4]
  400492:	2b00      	cmp	r3, #0
  400494:	d00c      	beq.n	4004b0 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	68ba      	ldr	r2, [r7, #8]
  40049a:	320c      	adds	r2, #12
  40049c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004a0:	f043 0101 	orr.w	r1, r3, #1
  4004a4:	68fb      	ldr	r3, [r7, #12]
  4004a6:	68ba      	ldr	r2, [r7, #8]
  4004a8:	320c      	adds	r2, #12
  4004aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004ae:	e00b      	b.n	4004c8 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004b0:	68fb      	ldr	r3, [r7, #12]
  4004b2:	68ba      	ldr	r2, [r7, #8]
  4004b4:	320c      	adds	r2, #12
  4004b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ba:	f023 0101 	bic.w	r1, r3, #1
  4004be:	68fb      	ldr	r3, [r7, #12]
  4004c0:	68ba      	ldr	r2, [r7, #8]
  4004c2:	320c      	adds	r2, #12
  4004c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004c8:	bf00      	nop
  4004ca:	3714      	adds	r7, #20
  4004cc:	46bd      	mov	sp, r7
  4004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004d2:	4770      	bx	lr

004004d4 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4004d4:	b480      	push	{r7}
  4004d6:	b085      	sub	sp, #20
  4004d8:	af00      	add	r7, sp, #0
  4004da:	60f8      	str	r0, [r7, #12]
  4004dc:	60b9      	str	r1, [r7, #8]
  4004de:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4004e0:	687b      	ldr	r3, [r7, #4]
  4004e2:	2b00      	cmp	r3, #0
  4004e4:	d00c      	beq.n	400500 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4004e6:	68fb      	ldr	r3, [r7, #12]
  4004e8:	68ba      	ldr	r2, [r7, #8]
  4004ea:	320c      	adds	r2, #12
  4004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004f0:	f043 0102 	orr.w	r1, r3, #2
  4004f4:	68fb      	ldr	r3, [r7, #12]
  4004f6:	68ba      	ldr	r2, [r7, #8]
  4004f8:	320c      	adds	r2, #12
  4004fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  4004fe:	e00b      	b.n	400518 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400500:	68fb      	ldr	r3, [r7, #12]
  400502:	68ba      	ldr	r2, [r7, #8]
  400504:	320c      	adds	r2, #12
  400506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40050a:	f023 0102 	bic.w	r1, r3, #2
  40050e:	68fb      	ldr	r3, [r7, #12]
  400510:	68ba      	ldr	r2, [r7, #8]
  400512:	320c      	adds	r2, #12
  400514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400518:	bf00      	nop
  40051a:	3714      	adds	r7, #20
  40051c:	46bd      	mov	sp, r7
  40051e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400522:	4770      	bx	lr

00400524 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400524:	b480      	push	{r7}
  400526:	b085      	sub	sp, #20
  400528:	af00      	add	r7, sp, #0
  40052a:	60f8      	str	r0, [r7, #12]
  40052c:	60b9      	str	r1, [r7, #8]
  40052e:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	2b04      	cmp	r3, #4
  400534:	d118      	bne.n	400568 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	68ba      	ldr	r2, [r7, #8]
  40053a:	320c      	adds	r2, #12
  40053c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400540:	f023 0108 	bic.w	r1, r3, #8
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	68ba      	ldr	r2, [r7, #8]
  400548:	320c      	adds	r2, #12
  40054a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40054e:	68fb      	ldr	r3, [r7, #12]
  400550:	68ba      	ldr	r2, [r7, #8]
  400552:	320c      	adds	r2, #12
  400554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400558:	f043 0104 	orr.w	r1, r3, #4
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	68ba      	ldr	r2, [r7, #8]
  400560:	320c      	adds	r2, #12
  400562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  400566:	e02a      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	2b00      	cmp	r3, #0
  40056c:	d118      	bne.n	4005a0 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056e:	68fb      	ldr	r3, [r7, #12]
  400570:	68ba      	ldr	r2, [r7, #8]
  400572:	320c      	adds	r2, #12
  400574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400578:	f023 0108 	bic.w	r1, r3, #8
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	68ba      	ldr	r2, [r7, #8]
  400580:	320c      	adds	r2, #12
  400582:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	68ba      	ldr	r2, [r7, #8]
  40058a:	320c      	adds	r2, #12
  40058c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400590:	f023 0104 	bic.w	r1, r3, #4
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	68ba      	ldr	r2, [r7, #8]
  400598:	320c      	adds	r2, #12
  40059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40059e:	e00e      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	2b08      	cmp	r3, #8
  4005a4:	d10b      	bne.n	4005be <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	68ba      	ldr	r2, [r7, #8]
  4005aa:	320c      	adds	r2, #12
  4005ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005b0:	f043 0108 	orr.w	r1, r3, #8
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	68ba      	ldr	r2, [r7, #8]
  4005b8:	320c      	adds	r2, #12
  4005ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005be:	bf00      	nop
  4005c0:	3714      	adds	r7, #20
  4005c2:	46bd      	mov	sp, r7
  4005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005c8:	4770      	bx	lr

004005ca <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005ca:	b480      	push	{r7}
  4005cc:	b085      	sub	sp, #20
  4005ce:	af00      	add	r7, sp, #0
  4005d0:	60f8      	str	r0, [r7, #12]
  4005d2:	60b9      	str	r1, [r7, #8]
  4005d4:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	68ba      	ldr	r2, [r7, #8]
  4005da:	320c      	adds	r2, #12
  4005dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e0:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	68ba      	ldr	r2, [r7, #8]
  4005e8:	320c      	adds	r2, #12
  4005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	68ba      	ldr	r2, [r7, #8]
  4005f2:	320c      	adds	r2, #12
  4005f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4005f8:	687b      	ldr	r3, [r7, #4]
  4005fa:	ea42 0103 	orr.w	r1, r2, r3
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	68ba      	ldr	r2, [r7, #8]
  400602:	320c      	adds	r2, #12
  400604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400614:	b480      	push	{r7}
  400616:	b085      	sub	sp, #20
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40061e:	683a      	ldr	r2, [r7, #0]
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	4413      	add	r3, r2
  400624:	1e5a      	subs	r2, r3, #1
  400626:	687b      	ldr	r3, [r7, #4]
  400628:	fbb2 f3f3 	udiv	r3, r2, r3
  40062c:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	2b00      	cmp	r3, #0
  400632:	dd02      	ble.n	40063a <spi_calc_baudrate_div+0x26>
  400634:	68fb      	ldr	r3, [r7, #12]
  400636:	2bff      	cmp	r3, #255	; 0xff
  400638:	dd02      	ble.n	400640 <spi_calc_baudrate_div+0x2c>
		return -1;
  40063a:	f04f 33ff 	mov.w	r3, #4294967295
  40063e:	e001      	b.n	400644 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	b21b      	sxth	r3, r3
}
  400644:	4618      	mov	r0, r3
  400646:	3714      	adds	r7, #20
  400648:	46bd      	mov	sp, r7
  40064a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064e:	4770      	bx	lr

00400650 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400650:	b480      	push	{r7}
  400652:	b085      	sub	sp, #20
  400654:	af00      	add	r7, sp, #0
  400656:	60f8      	str	r0, [r7, #12]
  400658:	60b9      	str	r1, [r7, #8]
  40065a:	4613      	mov	r3, r2
  40065c:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40065e:	79fb      	ldrb	r3, [r7, #7]
  400660:	2b00      	cmp	r3, #0
  400662:	d102      	bne.n	40066a <spi_set_baudrate_div+0x1a>
        return -1;
  400664:	f04f 33ff 	mov.w	r3, #4294967295
  400668:	e01b      	b.n	4006a2 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40066a:	68fb      	ldr	r3, [r7, #12]
  40066c:	68ba      	ldr	r2, [r7, #8]
  40066e:	320c      	adds	r2, #12
  400670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400674:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	68ba      	ldr	r2, [r7, #8]
  40067c:	320c      	adds	r2, #12
  40067e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	68ba      	ldr	r2, [r7, #8]
  400686:	320c      	adds	r2, #12
  400688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40068c:	79fb      	ldrb	r3, [r7, #7]
  40068e:	021b      	lsls	r3, r3, #8
  400690:	b29b      	uxth	r3, r3
  400692:	ea42 0103 	orr.w	r1, r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	68ba      	ldr	r2, [r7, #8]
  40069a:	320c      	adds	r2, #12
  40069c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006a0:	2300      	movs	r3, #0
}
  4006a2:	4618      	mov	r0, r3
  4006a4:	3714      	adds	r7, #20
  4006a6:	46bd      	mov	sp, r7
  4006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ac:	4770      	bx	lr

004006ae <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006ae:	b480      	push	{r7}
  4006b0:	b087      	sub	sp, #28
  4006b2:	af00      	add	r7, sp, #0
  4006b4:	60f8      	str	r0, [r7, #12]
  4006b6:	60b9      	str	r1, [r7, #8]
  4006b8:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006ba:	68fa      	ldr	r2, [r7, #12]
  4006bc:	68bb      	ldr	r3, [r7, #8]
  4006be:	019b      	lsls	r3, r3, #6
  4006c0:	4413      	add	r3, r2
  4006c2:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006c4:	697b      	ldr	r3, [r7, #20]
  4006c6:	2202      	movs	r2, #2
  4006c8:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006ca:	697b      	ldr	r3, [r7, #20]
  4006cc:	f04f 32ff 	mov.w	r2, #4294967295
  4006d0:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4006d2:	697b      	ldr	r3, [r7, #20]
  4006d4:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4006d6:	697b      	ldr	r3, [r7, #20]
  4006d8:	687a      	ldr	r2, [r7, #4]
  4006da:	605a      	str	r2, [r3, #4]
}
  4006dc:	bf00      	nop
  4006de:	371c      	adds	r7, #28
  4006e0:	46bd      	mov	sp, r7
  4006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e6:	4770      	bx	lr

004006e8 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4006e8:	b480      	push	{r7}
  4006ea:	b083      	sub	sp, #12
  4006ec:	af00      	add	r7, sp, #0
  4006ee:	6078      	str	r0, [r7, #4]
  4006f0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4006f2:	687a      	ldr	r2, [r7, #4]
  4006f4:	683b      	ldr	r3, [r7, #0]
  4006f6:	019b      	lsls	r3, r3, #6
  4006f8:	4413      	add	r3, r2
  4006fa:	2205      	movs	r2, #5
  4006fc:	601a      	str	r2, [r3, #0]
}
  4006fe:	bf00      	nop
  400700:	370c      	adds	r7, #12
  400702:	46bd      	mov	sp, r7
  400704:	f85d 7b04 	ldr.w	r7, [sp], #4
  400708:	4770      	bx	lr

0040070a <tc_stop>:
 * \param[in] ul_channel Channel to configure
 */
void tc_stop(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40070a:	b480      	push	{r7}
  40070c:	b083      	sub	sp, #12
  40070e:	af00      	add	r7, sp, #0
  400710:	6078      	str	r0, [r7, #4]
  400712:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400714:	687a      	ldr	r2, [r7, #4]
  400716:	683b      	ldr	r3, [r7, #0]
  400718:	019b      	lsls	r3, r3, #6
  40071a:	4413      	add	r3, r2
  40071c:	2202      	movs	r2, #2
  40071e:	601a      	str	r2, [r3, #0]
}
  400720:	bf00      	nop
  400722:	370c      	adds	r7, #12
  400724:	46bd      	mov	sp, r7
  400726:	f85d 7b04 	ldr.w	r7, [sp], #4
  40072a:	4770      	bx	lr

0040072c <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40072c:	b480      	push	{r7}
  40072e:	b085      	sub	sp, #20
  400730:	af00      	add	r7, sp, #0
  400732:	60f8      	str	r0, [r7, #12]
  400734:	60b9      	str	r1, [r7, #8]
  400736:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400738:	68fa      	ldr	r2, [r7, #12]
  40073a:	68bb      	ldr	r3, [r7, #8]
  40073c:	019b      	lsls	r3, r3, #6
  40073e:	4413      	add	r3, r2
  400740:	331c      	adds	r3, #28
  400742:	687a      	ldr	r2, [r7, #4]
  400744:	601a      	str	r2, [r3, #0]
}
  400746:	bf00      	nop
  400748:	3714      	adds	r7, #20
  40074a:	46bd      	mov	sp, r7
  40074c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400750:	4770      	bx	lr

00400752 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400752:	b480      	push	{r7}
  400754:	b087      	sub	sp, #28
  400756:	af00      	add	r7, sp, #0
  400758:	60f8      	str	r0, [r7, #12]
  40075a:	60b9      	str	r1, [r7, #8]
  40075c:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40075e:	68fa      	ldr	r2, [r7, #12]
  400760:	68bb      	ldr	r3, [r7, #8]
  400762:	019b      	lsls	r3, r3, #6
  400764:	4413      	add	r3, r2
  400766:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400768:	697b      	ldr	r3, [r7, #20]
  40076a:	687a      	ldr	r2, [r7, #4]
  40076c:	625a      	str	r2, [r3, #36]	; 0x24
}
  40076e:	bf00      	nop
  400770:	371c      	adds	r7, #28
  400772:	46bd      	mov	sp, r7
  400774:	f85d 7b04 	ldr.w	r7, [sp], #4
  400778:	4770      	bx	lr

0040077a <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40077a:	b480      	push	{r7}
  40077c:	b085      	sub	sp, #20
  40077e:	af00      	add	r7, sp, #0
  400780:	6078      	str	r0, [r7, #4]
  400782:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400784:	687a      	ldr	r2, [r7, #4]
  400786:	683b      	ldr	r3, [r7, #0]
  400788:	019b      	lsls	r3, r3, #6
  40078a:	4413      	add	r3, r2
  40078c:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40078e:	68fb      	ldr	r3, [r7, #12]
  400790:	6a1b      	ldr	r3, [r3, #32]
}
  400792:	4618      	mov	r0, r3
  400794:	3714      	adds	r7, #20
  400796:	46bd      	mov	sp, r7
  400798:	f85d 7b04 	ldr.w	r7, [sp], #4
  40079c:	4770      	bx	lr

0040079e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40079e:	b480      	push	{r7}
  4007a0:	b08d      	sub	sp, #52	; 0x34
  4007a2:	af00      	add	r7, sp, #0
  4007a4:	60f8      	str	r0, [r7, #12]
  4007a6:	60b9      	str	r1, [r7, #8]
  4007a8:	607a      	str	r2, [r7, #4]
  4007aa:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007ac:	2302      	movs	r3, #2
  4007ae:	613b      	str	r3, [r7, #16]
  4007b0:	2308      	movs	r3, #8
  4007b2:	617b      	str	r3, [r7, #20]
  4007b4:	2320      	movs	r3, #32
  4007b6:	61bb      	str	r3, [r7, #24]
  4007b8:	2380      	movs	r3, #128	; 0x80
  4007ba:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4007bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4007be:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007c0:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4007c2:	2300      	movs	r3, #0
  4007c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007c6:	e01a      	b.n	4007fe <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4007c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007ca:	009b      	lsls	r3, r3, #2
  4007cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4007d0:	4413      	add	r3, r2
  4007d2:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4007d6:	68ba      	ldr	r2, [r7, #8]
  4007d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4007dc:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4007de:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007e0:	0c1b      	lsrs	r3, r3, #16
  4007e2:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4007e4:	68fa      	ldr	r2, [r7, #12]
  4007e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007e8:	429a      	cmp	r2, r3
  4007ea:	d901      	bls.n	4007f0 <tc_find_mck_divisor+0x52>
			return 0;
  4007ec:	2300      	movs	r3, #0
  4007ee:	e023      	b.n	400838 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  4007f0:	68fa      	ldr	r2, [r7, #12]
  4007f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4007f4:	429a      	cmp	r2, r3
  4007f6:	d206      	bcs.n	400806 <tc_find_mck_divisor+0x68>
			ul_index++) {
  4007f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007fa:	3301      	adds	r3, #1
  4007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  4007fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400800:	2b04      	cmp	r3, #4
  400802:	d9e1      	bls.n	4007c8 <tc_find_mck_divisor+0x2a>
  400804:	e000      	b.n	400808 <tc_find_mck_divisor+0x6a>
			break;
  400806:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40080a:	2b04      	cmp	r3, #4
  40080c:	d901      	bls.n	400812 <tc_find_mck_divisor+0x74>
		return 0;
  40080e:	2300      	movs	r3, #0
  400810:	e012      	b.n	400838 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400812:	687b      	ldr	r3, [r7, #4]
  400814:	2b00      	cmp	r3, #0
  400816:	d008      	beq.n	40082a <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40081a:	009b      	lsls	r3, r3, #2
  40081c:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400820:	4413      	add	r3, r2
  400822:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400826:	687b      	ldr	r3, [r7, #4]
  400828:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40082a:	683b      	ldr	r3, [r7, #0]
  40082c:	2b00      	cmp	r3, #0
  40082e:	d002      	beq.n	400836 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400830:	683b      	ldr	r3, [r7, #0]
  400832:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400834:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400836:	2301      	movs	r3, #1
}
  400838:	4618      	mov	r0, r3
  40083a:	3734      	adds	r7, #52	; 0x34
  40083c:	46bd      	mov	sp, r7
  40083e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400842:	4770      	bx	lr

00400844 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  400844:	b480      	push	{r7}
  400846:	b083      	sub	sp, #12
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  40084c:	4a04      	ldr	r2, [pc, #16]	; (400860 <gfx_mono_set_framebuffer+0x1c>)
  40084e:	687b      	ldr	r3, [r7, #4]
  400850:	6013      	str	r3, [r2, #0]
}
  400852:	bf00      	nop
  400854:	370c      	adds	r7, #12
  400856:	46bd      	mov	sp, r7
  400858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085c:	4770      	bx	lr
  40085e:	bf00      	nop
  400860:	2040048c 	.word	0x2040048c

00400864 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	4603      	mov	r3, r0
  40086c:	71fb      	strb	r3, [r7, #7]
  40086e:	460b      	mov	r3, r1
  400870:	71bb      	strb	r3, [r7, #6]
  400872:	4613      	mov	r3, r2
  400874:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400876:	4b08      	ldr	r3, [pc, #32]	; (400898 <gfx_mono_framebuffer_put_byte+0x34>)
  400878:	681a      	ldr	r2, [r3, #0]
  40087a:	79fb      	ldrb	r3, [r7, #7]
  40087c:	01db      	lsls	r3, r3, #7
  40087e:	4619      	mov	r1, r3
  400880:	79bb      	ldrb	r3, [r7, #6]
  400882:	440b      	add	r3, r1
  400884:	4413      	add	r3, r2
  400886:	797a      	ldrb	r2, [r7, #5]
  400888:	701a      	strb	r2, [r3, #0]
}
  40088a:	bf00      	nop
  40088c:	370c      	adds	r7, #12
  40088e:	46bd      	mov	sp, r7
  400890:	f85d 7b04 	ldr.w	r7, [sp], #4
  400894:	4770      	bx	lr
  400896:	bf00      	nop
  400898:	2040048c 	.word	0x2040048c

0040089c <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  40089c:	b480      	push	{r7}
  40089e:	b083      	sub	sp, #12
  4008a0:	af00      	add	r7, sp, #0
  4008a2:	4603      	mov	r3, r0
  4008a4:	460a      	mov	r2, r1
  4008a6:	71fb      	strb	r3, [r7, #7]
  4008a8:	4613      	mov	r3, r2
  4008aa:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4008ac:	4b07      	ldr	r3, [pc, #28]	; (4008cc <gfx_mono_framebuffer_get_byte+0x30>)
  4008ae:	681a      	ldr	r2, [r3, #0]
  4008b0:	79fb      	ldrb	r3, [r7, #7]
  4008b2:	01db      	lsls	r3, r3, #7
  4008b4:	4619      	mov	r1, r3
  4008b6:	79bb      	ldrb	r3, [r7, #6]
  4008b8:	440b      	add	r3, r1
  4008ba:	4413      	add	r3, r2
  4008bc:	781b      	ldrb	r3, [r3, #0]
}
  4008be:	4618      	mov	r0, r3
  4008c0:	370c      	adds	r7, #12
  4008c2:	46bd      	mov	sp, r7
  4008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop
  4008cc:	2040048c 	.word	0x2040048c

004008d0 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4008d0:	b590      	push	{r4, r7, lr}
  4008d2:	b085      	sub	sp, #20
  4008d4:	af00      	add	r7, sp, #0
  4008d6:	4604      	mov	r4, r0
  4008d8:	4608      	mov	r0, r1
  4008da:	4611      	mov	r1, r2
  4008dc:	461a      	mov	r2, r3
  4008de:	4623      	mov	r3, r4
  4008e0:	71fb      	strb	r3, [r7, #7]
  4008e2:	4603      	mov	r3, r0
  4008e4:	71bb      	strb	r3, [r7, #6]
  4008e6:	460b      	mov	r3, r1
  4008e8:	717b      	strb	r3, [r7, #5]
  4008ea:	4613      	mov	r3, r2
  4008ec:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4008ee:	79fa      	ldrb	r2, [r7, #7]
  4008f0:	797b      	ldrb	r3, [r7, #5]
  4008f2:	4413      	add	r3, r2
  4008f4:	2b80      	cmp	r3, #128	; 0x80
  4008f6:	dd06      	ble.n	400906 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  4008f8:	79fb      	ldrb	r3, [r7, #7]
  4008fa:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  4008fe:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  400902:	3380      	adds	r3, #128	; 0x80
  400904:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  400906:	79bb      	ldrb	r3, [r7, #6]
  400908:	08db      	lsrs	r3, r3, #3
  40090a:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  40090c:	79ba      	ldrb	r2, [r7, #6]
  40090e:	7bfb      	ldrb	r3, [r7, #15]
  400910:	00db      	lsls	r3, r3, #3
  400912:	1ad3      	subs	r3, r2, r3
  400914:	2201      	movs	r2, #1
  400916:	fa02 f303 	lsl.w	r3, r2, r3
  40091a:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  40091c:	797b      	ldrb	r3, [r7, #5]
  40091e:	2b00      	cmp	r3, #0
  400920:	d066      	beq.n	4009f0 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400922:	793b      	ldrb	r3, [r7, #4]
  400924:	2b01      	cmp	r3, #1
  400926:	d01c      	beq.n	400962 <gfx_mono_generic_draw_horizontal_line+0x92>
  400928:	2b02      	cmp	r3, #2
  40092a:	d05b      	beq.n	4009e4 <gfx_mono_generic_draw_horizontal_line+0x114>
  40092c:	2b00      	cmp	r3, #0
  40092e:	d03b      	beq.n	4009a8 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  400930:	e05f      	b.n	4009f2 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400932:	79fa      	ldrb	r2, [r7, #7]
  400934:	797b      	ldrb	r3, [r7, #5]
  400936:	4413      	add	r3, r2
  400938:	b2da      	uxtb	r2, r3
  40093a:	7bfb      	ldrb	r3, [r7, #15]
  40093c:	4611      	mov	r1, r2
  40093e:	4618      	mov	r0, r3
  400940:	4b2d      	ldr	r3, [pc, #180]	; (4009f8 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400942:	4798      	blx	r3
  400944:	4603      	mov	r3, r0
  400946:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400948:	7b7a      	ldrb	r2, [r7, #13]
  40094a:	7bbb      	ldrb	r3, [r7, #14]
  40094c:	4313      	orrs	r3, r2
  40094e:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400950:	79fa      	ldrb	r2, [r7, #7]
  400952:	797b      	ldrb	r3, [r7, #5]
  400954:	4413      	add	r3, r2
  400956:	b2d9      	uxtb	r1, r3
  400958:	7b7a      	ldrb	r2, [r7, #13]
  40095a:	7bf8      	ldrb	r0, [r7, #15]
  40095c:	2300      	movs	r3, #0
  40095e:	4c27      	ldr	r4, [pc, #156]	; (4009fc <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400960:	47a0      	blx	r4
		while (length-- > 0) {
  400962:	797b      	ldrb	r3, [r7, #5]
  400964:	1e5a      	subs	r2, r3, #1
  400966:	717a      	strb	r2, [r7, #5]
  400968:	2b00      	cmp	r3, #0
  40096a:	d1e2      	bne.n	400932 <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  40096c:	e041      	b.n	4009f2 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40096e:	79fa      	ldrb	r2, [r7, #7]
  400970:	797b      	ldrb	r3, [r7, #5]
  400972:	4413      	add	r3, r2
  400974:	b2da      	uxtb	r2, r3
  400976:	7bfb      	ldrb	r3, [r7, #15]
  400978:	4611      	mov	r1, r2
  40097a:	4618      	mov	r0, r3
  40097c:	4b1e      	ldr	r3, [pc, #120]	; (4009f8 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40097e:	4798      	blx	r3
  400980:	4603      	mov	r3, r0
  400982:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  400984:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400988:	43db      	mvns	r3, r3
  40098a:	b25a      	sxtb	r2, r3
  40098c:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400990:	4013      	ands	r3, r2
  400992:	b25b      	sxtb	r3, r3
  400994:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400996:	79fa      	ldrb	r2, [r7, #7]
  400998:	797b      	ldrb	r3, [r7, #5]
  40099a:	4413      	add	r3, r2
  40099c:	b2d9      	uxtb	r1, r3
  40099e:	7b7a      	ldrb	r2, [r7, #13]
  4009a0:	7bf8      	ldrb	r0, [r7, #15]
  4009a2:	2300      	movs	r3, #0
  4009a4:	4c15      	ldr	r4, [pc, #84]	; (4009fc <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4009a6:	47a0      	blx	r4
		while (length-- > 0) {
  4009a8:	797b      	ldrb	r3, [r7, #5]
  4009aa:	1e5a      	subs	r2, r3, #1
  4009ac:	717a      	strb	r2, [r7, #5]
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	d1dd      	bne.n	40096e <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  4009b2:	e01e      	b.n	4009f2 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4009b4:	79fa      	ldrb	r2, [r7, #7]
  4009b6:	797b      	ldrb	r3, [r7, #5]
  4009b8:	4413      	add	r3, r2
  4009ba:	b2da      	uxtb	r2, r3
  4009bc:	7bfb      	ldrb	r3, [r7, #15]
  4009be:	4611      	mov	r1, r2
  4009c0:	4618      	mov	r0, r3
  4009c2:	4b0d      	ldr	r3, [pc, #52]	; (4009f8 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4009c4:	4798      	blx	r3
  4009c6:	4603      	mov	r3, r0
  4009c8:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  4009ca:	7b7a      	ldrb	r2, [r7, #13]
  4009cc:	7bbb      	ldrb	r3, [r7, #14]
  4009ce:	4053      	eors	r3, r2
  4009d0:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4009d2:	79fa      	ldrb	r2, [r7, #7]
  4009d4:	797b      	ldrb	r3, [r7, #5]
  4009d6:	4413      	add	r3, r2
  4009d8:	b2d9      	uxtb	r1, r3
  4009da:	7b7a      	ldrb	r2, [r7, #13]
  4009dc:	7bf8      	ldrb	r0, [r7, #15]
  4009de:	2300      	movs	r3, #0
  4009e0:	4c06      	ldr	r4, [pc, #24]	; (4009fc <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4009e2:	47a0      	blx	r4
		while (length-- > 0) {
  4009e4:	797b      	ldrb	r3, [r7, #5]
  4009e6:	1e5a      	subs	r2, r3, #1
  4009e8:	717a      	strb	r2, [r7, #5]
  4009ea:	2b00      	cmp	r3, #0
  4009ec:	d1e2      	bne.n	4009b4 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  4009ee:	e000      	b.n	4009f2 <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  4009f0:	bf00      	nop
	}
}
  4009f2:	3714      	adds	r7, #20
  4009f4:	46bd      	mov	sp, r7
  4009f6:	bd90      	pop	{r4, r7, pc}
  4009f8:	00400e0d 	.word	0x00400e0d
  4009fc:	00400d89 	.word	0x00400d89

00400a00 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400a00:	b590      	push	{r4, r7, lr}
  400a02:	b083      	sub	sp, #12
  400a04:	af00      	add	r7, sp, #0
  400a06:	4604      	mov	r4, r0
  400a08:	4608      	mov	r0, r1
  400a0a:	4611      	mov	r1, r2
  400a0c:	461a      	mov	r2, r3
  400a0e:	4623      	mov	r3, r4
  400a10:	71fb      	strb	r3, [r7, #7]
  400a12:	4603      	mov	r3, r0
  400a14:	71bb      	strb	r3, [r7, #6]
  400a16:	460b      	mov	r3, r1
  400a18:	717b      	strb	r3, [r7, #5]
  400a1a:	4613      	mov	r3, r2
  400a1c:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  400a1e:	793b      	ldrb	r3, [r7, #4]
  400a20:	2b00      	cmp	r3, #0
  400a22:	d00f      	beq.n	400a44 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400a24:	e008      	b.n	400a38 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400a26:	79ba      	ldrb	r2, [r7, #6]
  400a28:	793b      	ldrb	r3, [r7, #4]
  400a2a:	4413      	add	r3, r2
  400a2c:	b2d9      	uxtb	r1, r3
  400a2e:	7e3b      	ldrb	r3, [r7, #24]
  400a30:	797a      	ldrb	r2, [r7, #5]
  400a32:	79f8      	ldrb	r0, [r7, #7]
  400a34:	4c05      	ldr	r4, [pc, #20]	; (400a4c <gfx_mono_generic_draw_filled_rect+0x4c>)
  400a36:	47a0      	blx	r4
	while (height-- > 0) {
  400a38:	793b      	ldrb	r3, [r7, #4]
  400a3a:	1e5a      	subs	r2, r3, #1
  400a3c:	713a      	strb	r2, [r7, #4]
  400a3e:	2b00      	cmp	r3, #0
  400a40:	d1f1      	bne.n	400a26 <gfx_mono_generic_draw_filled_rect+0x26>
  400a42:	e000      	b.n	400a46 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  400a44:	bf00      	nop
	}
}
  400a46:	370c      	adds	r7, #12
  400a48:	46bd      	mov	sp, r7
  400a4a:	bd90      	pop	{r4, r7, pc}
  400a4c:	004008d1 	.word	0x004008d1

00400a50 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400a50:	b580      	push	{r7, lr}
  400a52:	b086      	sub	sp, #24
  400a54:	af00      	add	r7, sp, #0
  400a56:	603b      	str	r3, [r7, #0]
  400a58:	4603      	mov	r3, r0
  400a5a:	71fb      	strb	r3, [r7, #7]
  400a5c:	460b      	mov	r3, r1
  400a5e:	71bb      	strb	r3, [r7, #6]
  400a60:	4613      	mov	r3, r2
  400a62:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400a64:	79bb      	ldrb	r3, [r7, #6]
  400a66:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400a68:	797b      	ldrb	r3, [r7, #5]
  400a6a:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400a6c:	683b      	ldr	r3, [r7, #0]
  400a6e:	7a1b      	ldrb	r3, [r3, #8]
  400a70:	08db      	lsrs	r3, r3, #3
  400a72:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400a74:	683b      	ldr	r3, [r7, #0]
  400a76:	7a1b      	ldrb	r3, [r3, #8]
  400a78:	f003 0307 	and.w	r3, r3, #7
  400a7c:	b2db      	uxtb	r3, r3
  400a7e:	2b00      	cmp	r3, #0
  400a80:	d002      	beq.n	400a88 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400a82:	7cfb      	ldrb	r3, [r7, #19]
  400a84:	3301      	adds	r3, #1
  400a86:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400a88:	7cfb      	ldrb	r3, [r7, #19]
  400a8a:	b29a      	uxth	r2, r3
  400a8c:	683b      	ldr	r3, [r7, #0]
  400a8e:	7a5b      	ldrb	r3, [r3, #9]
  400a90:	b29b      	uxth	r3, r3
  400a92:	fb12 f303 	smulbb	r3, r2, r3
  400a96:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400a98:	79fb      	ldrb	r3, [r7, #7]
  400a9a:	6839      	ldr	r1, [r7, #0]
  400a9c:	7a89      	ldrb	r1, [r1, #10]
  400a9e:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400aa0:	b29b      	uxth	r3, r3
  400aa2:	fb12 f303 	smulbb	r3, r2, r3
  400aa6:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400aa8:	683b      	ldr	r3, [r7, #0]
  400aaa:	685a      	ldr	r2, [r3, #4]
  400aac:	89bb      	ldrh	r3, [r7, #12]
  400aae:	4413      	add	r3, r2
  400ab0:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400ab2:	683b      	ldr	r3, [r7, #0]
  400ab4:	7a5b      	ldrb	r3, [r3, #9]
  400ab6:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400ab8:	2300      	movs	r3, #0
  400aba:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400abc:	683b      	ldr	r3, [r7, #0]
  400abe:	7a1b      	ldrb	r3, [r3, #8]
  400ac0:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400ac2:	2300      	movs	r3, #0
  400ac4:	747b      	strb	r3, [r7, #17]
  400ac6:	e01e      	b.n	400b06 <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400ac8:	7c7b      	ldrb	r3, [r7, #17]
  400aca:	f003 0307 	and.w	r3, r3, #7
  400ace:	b2db      	uxtb	r3, r3
  400ad0:	2b00      	cmp	r3, #0
  400ad2:	d105      	bne.n	400ae0 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400ad4:	697b      	ldr	r3, [r7, #20]
  400ad6:	781b      	ldrb	r3, [r3, #0]
  400ad8:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400ada:	697b      	ldr	r3, [r7, #20]
  400adc:	3301      	adds	r3, #1
  400ade:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400ae0:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400ae4:	2b00      	cmp	r3, #0
  400ae6:	da05      	bge.n	400af4 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400ae8:	7bf9      	ldrb	r1, [r7, #15]
  400aea:	7c3b      	ldrb	r3, [r7, #16]
  400aec:	2201      	movs	r2, #1
  400aee:	4618      	mov	r0, r3
  400af0:	4b0e      	ldr	r3, [pc, #56]	; (400b2c <gfx_mono_draw_char_progmem+0xdc>)
  400af2:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400af4:	7c3b      	ldrb	r3, [r7, #16]
  400af6:	3301      	adds	r3, #1
  400af8:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400afa:	7bbb      	ldrb	r3, [r7, #14]
  400afc:	005b      	lsls	r3, r3, #1
  400afe:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400b00:	7c7b      	ldrb	r3, [r7, #17]
  400b02:	3301      	adds	r3, #1
  400b04:	747b      	strb	r3, [r7, #17]
  400b06:	7c7a      	ldrb	r2, [r7, #17]
  400b08:	7afb      	ldrb	r3, [r7, #11]
  400b0a:	429a      	cmp	r2, r3
  400b0c:	d3dc      	bcc.n	400ac8 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400b0e:	7bfb      	ldrb	r3, [r7, #15]
  400b10:	3301      	adds	r3, #1
  400b12:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400b14:	79bb      	ldrb	r3, [r7, #6]
  400b16:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400b18:	7cbb      	ldrb	r3, [r7, #18]
  400b1a:	3b01      	subs	r3, #1
  400b1c:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400b1e:	7cbb      	ldrb	r3, [r7, #18]
  400b20:	2b00      	cmp	r3, #0
  400b22:	d1c9      	bne.n	400ab8 <gfx_mono_draw_char_progmem+0x68>
}
  400b24:	bf00      	nop
  400b26:	3718      	adds	r7, #24
  400b28:	46bd      	mov	sp, r7
  400b2a:	bd80      	pop	{r7, pc}
  400b2c:	00400ced 	.word	0x00400ced

00400b30 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400b30:	b590      	push	{r4, r7, lr}
  400b32:	b085      	sub	sp, #20
  400b34:	af02      	add	r7, sp, #8
  400b36:	603b      	str	r3, [r7, #0]
  400b38:	4603      	mov	r3, r0
  400b3a:	71fb      	strb	r3, [r7, #7]
  400b3c:	460b      	mov	r3, r1
  400b3e:	71bb      	strb	r3, [r7, #6]
  400b40:	4613      	mov	r3, r2
  400b42:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400b44:	683b      	ldr	r3, [r7, #0]
  400b46:	7a1a      	ldrb	r2, [r3, #8]
  400b48:	683b      	ldr	r3, [r7, #0]
  400b4a:	7a5c      	ldrb	r4, [r3, #9]
  400b4c:	7979      	ldrb	r1, [r7, #5]
  400b4e:	79b8      	ldrb	r0, [r7, #6]
  400b50:	2300      	movs	r3, #0
  400b52:	9300      	str	r3, [sp, #0]
  400b54:	4623      	mov	r3, r4
  400b56:	4c09      	ldr	r4, [pc, #36]	; (400b7c <gfx_mono_draw_char+0x4c>)
  400b58:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400b5a:	683b      	ldr	r3, [r7, #0]
  400b5c:	781b      	ldrb	r3, [r3, #0]
  400b5e:	2b00      	cmp	r3, #0
  400b60:	d000      	beq.n	400b64 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400b62:	e006      	b.n	400b72 <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400b64:	797a      	ldrb	r2, [r7, #5]
  400b66:	79b9      	ldrb	r1, [r7, #6]
  400b68:	79f8      	ldrb	r0, [r7, #7]
  400b6a:	683b      	ldr	r3, [r7, #0]
  400b6c:	4c04      	ldr	r4, [pc, #16]	; (400b80 <gfx_mono_draw_char+0x50>)
  400b6e:	47a0      	blx	r4
		break;
  400b70:	bf00      	nop
	}
}
  400b72:	bf00      	nop
  400b74:	370c      	adds	r7, #12
  400b76:	46bd      	mov	sp, r7
  400b78:	bd90      	pop	{r4, r7, pc}
  400b7a:	bf00      	nop
  400b7c:	00400a01 	.word	0x00400a01
  400b80:	00400a51 	.word	0x00400a51

00400b84 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400b84:	b590      	push	{r4, r7, lr}
  400b86:	b087      	sub	sp, #28
  400b88:	af00      	add	r7, sp, #0
  400b8a:	60f8      	str	r0, [r7, #12]
  400b8c:	607b      	str	r3, [r7, #4]
  400b8e:	460b      	mov	r3, r1
  400b90:	72fb      	strb	r3, [r7, #11]
  400b92:	4613      	mov	r3, r2
  400b94:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400b96:	7afb      	ldrb	r3, [r7, #11]
  400b98:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400b9a:	68fb      	ldr	r3, [r7, #12]
  400b9c:	781b      	ldrb	r3, [r3, #0]
  400b9e:	2b0a      	cmp	r3, #10
  400ba0:	d109      	bne.n	400bb6 <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400ba2:	7dfb      	ldrb	r3, [r7, #23]
  400ba4:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400ba6:	687b      	ldr	r3, [r7, #4]
  400ba8:	7a5a      	ldrb	r2, [r3, #9]
  400baa:	7abb      	ldrb	r3, [r7, #10]
  400bac:	4413      	add	r3, r2
  400bae:	b2db      	uxtb	r3, r3
  400bb0:	3301      	adds	r3, #1
  400bb2:	72bb      	strb	r3, [r7, #10]
  400bb4:	e00f      	b.n	400bd6 <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400bb6:	68fb      	ldr	r3, [r7, #12]
  400bb8:	781b      	ldrb	r3, [r3, #0]
  400bba:	2b0d      	cmp	r3, #13
  400bbc:	d00b      	beq.n	400bd6 <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400bbe:	68fb      	ldr	r3, [r7, #12]
  400bc0:	7818      	ldrb	r0, [r3, #0]
  400bc2:	7aba      	ldrb	r2, [r7, #10]
  400bc4:	7af9      	ldrb	r1, [r7, #11]
  400bc6:	687b      	ldr	r3, [r7, #4]
  400bc8:	4c08      	ldr	r4, [pc, #32]	; (400bec <gfx_mono_draw_string+0x68>)
  400bca:	47a0      	blx	r4
			x += font->width;
  400bcc:	687b      	ldr	r3, [r7, #4]
  400bce:	7a1a      	ldrb	r2, [r3, #8]
  400bd0:	7afb      	ldrb	r3, [r7, #11]
  400bd2:	4413      	add	r3, r2
  400bd4:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400bd6:	68fb      	ldr	r3, [r7, #12]
  400bd8:	3301      	adds	r3, #1
  400bda:	60fb      	str	r3, [r7, #12]
  400bdc:	68fb      	ldr	r3, [r7, #12]
  400bde:	781b      	ldrb	r3, [r3, #0]
  400be0:	2b00      	cmp	r3, #0
  400be2:	d1da      	bne.n	400b9a <gfx_mono_draw_string+0x16>
}
  400be4:	bf00      	nop
  400be6:	371c      	adds	r7, #28
  400be8:	46bd      	mov	sp, r7
  400bea:	bd90      	pop	{r4, r7, pc}
  400bec:	00400b31 	.word	0x00400b31

00400bf0 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400bf0:	b580      	push	{r7, lr}
  400bf2:	b082      	sub	sp, #8
  400bf4:	af00      	add	r7, sp, #0
  400bf6:	4603      	mov	r3, r0
  400bf8:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400bfa:	79fb      	ldrb	r3, [r7, #7]
  400bfc:	f003 030f 	and.w	r3, r3, #15
  400c00:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400c02:	79fb      	ldrb	r3, [r7, #7]
  400c04:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400c08:	b2db      	uxtb	r3, r3
  400c0a:	4618      	mov	r0, r3
  400c0c:	4b02      	ldr	r3, [pc, #8]	; (400c18 <ssd1306_set_page_address+0x28>)
  400c0e:	4798      	blx	r3
	
}
  400c10:	bf00      	nop
  400c12:	3708      	adds	r7, #8
  400c14:	46bd      	mov	sp, r7
  400c16:	bd80      	pop	{r7, pc}
  400c18:	004014f5 	.word	0x004014f5

00400c1c <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	b082      	sub	sp, #8
  400c20:	af00      	add	r7, sp, #0
  400c22:	4603      	mov	r3, r0
  400c24:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400c26:	79fb      	ldrb	r3, [r7, #7]
  400c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400c2c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400c2e:	79fb      	ldrb	r3, [r7, #7]
  400c30:	091b      	lsrs	r3, r3, #4
  400c32:	b2db      	uxtb	r3, r3
  400c34:	f043 0310 	orr.w	r3, r3, #16
  400c38:	b2db      	uxtb	r3, r3
  400c3a:	4618      	mov	r0, r3
  400c3c:	4b06      	ldr	r3, [pc, #24]	; (400c58 <ssd1306_set_column_address+0x3c>)
  400c3e:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400c40:	79fb      	ldrb	r3, [r7, #7]
  400c42:	f003 030f 	and.w	r3, r3, #15
  400c46:	b2db      	uxtb	r3, r3
  400c48:	4618      	mov	r0, r3
  400c4a:	4b03      	ldr	r3, [pc, #12]	; (400c58 <ssd1306_set_column_address+0x3c>)
  400c4c:	4798      	blx	r3
}
  400c4e:	bf00      	nop
  400c50:	3708      	adds	r7, #8
  400c52:	46bd      	mov	sp, r7
  400c54:	bd80      	pop	{r7, pc}
  400c56:	bf00      	nop
  400c58:	004014f5 	.word	0x004014f5

00400c5c <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400c5c:	b580      	push	{r7, lr}
  400c5e:	b082      	sub	sp, #8
  400c60:	af00      	add	r7, sp, #0
  400c62:	4603      	mov	r3, r0
  400c64:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400c66:	79fb      	ldrb	r3, [r7, #7]
  400c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400c6c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400c6e:	79fb      	ldrb	r3, [r7, #7]
  400c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400c74:	b2db      	uxtb	r3, r3
  400c76:	4618      	mov	r0, r3
  400c78:	4b02      	ldr	r3, [pc, #8]	; (400c84 <ssd1306_set_display_start_line_address+0x28>)
  400c7a:	4798      	blx	r3
}
  400c7c:	bf00      	nop
  400c7e:	3708      	adds	r7, #8
  400c80:	46bd      	mov	sp, r7
  400c82:	bd80      	pop	{r7, pc}
  400c84:	004014f5 	.word	0x004014f5

00400c88 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400c88:	b590      	push	{r4, r7, lr}
  400c8a:	b083      	sub	sp, #12
  400c8c:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400c8e:	4812      	ldr	r0, [pc, #72]	; (400cd8 <gfx_mono_ssd1306_init+0x50>)
  400c90:	4b12      	ldr	r3, [pc, #72]	; (400cdc <gfx_mono_ssd1306_init+0x54>)
  400c92:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400c94:	4b12      	ldr	r3, [pc, #72]	; (400ce0 <gfx_mono_ssd1306_init+0x58>)
  400c96:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400c98:	2000      	movs	r0, #0
  400c9a:	4b12      	ldr	r3, [pc, #72]	; (400ce4 <gfx_mono_ssd1306_init+0x5c>)
  400c9c:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400c9e:	2300      	movs	r3, #0
  400ca0:	71fb      	strb	r3, [r7, #7]
  400ca2:	e012      	b.n	400cca <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400ca4:	2300      	movs	r3, #0
  400ca6:	71bb      	strb	r3, [r7, #6]
  400ca8:	e008      	b.n	400cbc <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400caa:	79b9      	ldrb	r1, [r7, #6]
  400cac:	79f8      	ldrb	r0, [r7, #7]
  400cae:	2301      	movs	r3, #1
  400cb0:	2200      	movs	r2, #0
  400cb2:	4c0d      	ldr	r4, [pc, #52]	; (400ce8 <gfx_mono_ssd1306_init+0x60>)
  400cb4:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400cb6:	79bb      	ldrb	r3, [r7, #6]
  400cb8:	3301      	adds	r3, #1
  400cba:	71bb      	strb	r3, [r7, #6]
  400cbc:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400cc0:	2b00      	cmp	r3, #0
  400cc2:	daf2      	bge.n	400caa <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400cc4:	79fb      	ldrb	r3, [r7, #7]
  400cc6:	3301      	adds	r3, #1
  400cc8:	71fb      	strb	r3, [r7, #7]
  400cca:	79fb      	ldrb	r3, [r7, #7]
  400ccc:	2b03      	cmp	r3, #3
  400cce:	d9e9      	bls.n	400ca4 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400cd0:	bf00      	nop
  400cd2:	370c      	adds	r7, #12
  400cd4:	46bd      	mov	sp, r7
  400cd6:	bd90      	pop	{r4, r7, pc}
  400cd8:	20400490 	.word	0x20400490
  400cdc:	00400845 	.word	0x00400845
  400ce0:	00401445 	.word	0x00401445
  400ce4:	00400c5d 	.word	0x00400c5d
  400ce8:	00400d89 	.word	0x00400d89

00400cec <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400cec:	b590      	push	{r4, r7, lr}
  400cee:	b085      	sub	sp, #20
  400cf0:	af00      	add	r7, sp, #0
  400cf2:	4603      	mov	r3, r0
  400cf4:	71fb      	strb	r3, [r7, #7]
  400cf6:	460b      	mov	r3, r1
  400cf8:	71bb      	strb	r3, [r7, #6]
  400cfa:	4613      	mov	r3, r2
  400cfc:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400d02:	2b00      	cmp	r3, #0
  400d04:	db38      	blt.n	400d78 <gfx_mono_ssd1306_draw_pixel+0x8c>
  400d06:	79bb      	ldrb	r3, [r7, #6]
  400d08:	2b1f      	cmp	r3, #31
  400d0a:	d835      	bhi.n	400d78 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400d0c:	79bb      	ldrb	r3, [r7, #6]
  400d0e:	08db      	lsrs	r3, r3, #3
  400d10:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400d12:	79ba      	ldrb	r2, [r7, #6]
  400d14:	7bbb      	ldrb	r3, [r7, #14]
  400d16:	00db      	lsls	r3, r3, #3
  400d18:	1ad3      	subs	r3, r2, r3
  400d1a:	2201      	movs	r2, #1
  400d1c:	fa02 f303 	lsl.w	r3, r2, r3
  400d20:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400d22:	79fa      	ldrb	r2, [r7, #7]
  400d24:	7bbb      	ldrb	r3, [r7, #14]
  400d26:	4611      	mov	r1, r2
  400d28:	4618      	mov	r0, r3
  400d2a:	4b15      	ldr	r3, [pc, #84]	; (400d80 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400d2c:	4798      	blx	r3
  400d2e:	4603      	mov	r3, r0
  400d30:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400d32:	797b      	ldrb	r3, [r7, #5]
  400d34:	2b01      	cmp	r3, #1
  400d36:	d004      	beq.n	400d42 <gfx_mono_ssd1306_draw_pixel+0x56>
  400d38:	2b02      	cmp	r3, #2
  400d3a:	d011      	beq.n	400d60 <gfx_mono_ssd1306_draw_pixel+0x74>
  400d3c:	2b00      	cmp	r3, #0
  400d3e:	d005      	beq.n	400d4c <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400d40:	e013      	b.n	400d6a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400d42:	7bfa      	ldrb	r2, [r7, #15]
  400d44:	7b7b      	ldrb	r3, [r7, #13]
  400d46:	4313      	orrs	r3, r2
  400d48:	73fb      	strb	r3, [r7, #15]
		break;
  400d4a:	e00e      	b.n	400d6a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400d4c:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400d50:	43db      	mvns	r3, r3
  400d52:	b25a      	sxtb	r2, r3
  400d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d58:	4013      	ands	r3, r2
  400d5a:	b25b      	sxtb	r3, r3
  400d5c:	73fb      	strb	r3, [r7, #15]
		break;
  400d5e:	e004      	b.n	400d6a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400d60:	7bfa      	ldrb	r2, [r7, #15]
  400d62:	7b7b      	ldrb	r3, [r7, #13]
  400d64:	4053      	eors	r3, r2
  400d66:	73fb      	strb	r3, [r7, #15]
		break;
  400d68:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400d6a:	7bfa      	ldrb	r2, [r7, #15]
  400d6c:	79f9      	ldrb	r1, [r7, #7]
  400d6e:	7bb8      	ldrb	r0, [r7, #14]
  400d70:	2300      	movs	r3, #0
  400d72:	4c04      	ldr	r4, [pc, #16]	; (400d84 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400d74:	47a0      	blx	r4
  400d76:	e000      	b.n	400d7a <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400d78:	bf00      	nop
}
  400d7a:	3714      	adds	r7, #20
  400d7c:	46bd      	mov	sp, r7
  400d7e:	bd90      	pop	{r4, r7, pc}
  400d80:	00400e0d 	.word	0x00400e0d
  400d84:	00400d89 	.word	0x00400d89

00400d88 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400d88:	b590      	push	{r4, r7, lr}
  400d8a:	b083      	sub	sp, #12
  400d8c:	af00      	add	r7, sp, #0
  400d8e:	4604      	mov	r4, r0
  400d90:	4608      	mov	r0, r1
  400d92:	4611      	mov	r1, r2
  400d94:	461a      	mov	r2, r3
  400d96:	4623      	mov	r3, r4
  400d98:	71fb      	strb	r3, [r7, #7]
  400d9a:	4603      	mov	r3, r0
  400d9c:	71bb      	strb	r3, [r7, #6]
  400d9e:	460b      	mov	r3, r1
  400da0:	717b      	strb	r3, [r7, #5]
  400da2:	4613      	mov	r3, r2
  400da4:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400da6:	793b      	ldrb	r3, [r7, #4]
  400da8:	f083 0301 	eor.w	r3, r3, #1
  400dac:	b2db      	uxtb	r3, r3
  400dae:	2b00      	cmp	r3, #0
  400db0:	d00a      	beq.n	400dc8 <gfx_mono_ssd1306_put_byte+0x40>
  400db2:	79ba      	ldrb	r2, [r7, #6]
  400db4:	79fb      	ldrb	r3, [r7, #7]
  400db6:	4611      	mov	r1, r2
  400db8:	4618      	mov	r0, r3
  400dba:	4b0f      	ldr	r3, [pc, #60]	; (400df8 <gfx_mono_ssd1306_put_byte+0x70>)
  400dbc:	4798      	blx	r3
  400dbe:	4603      	mov	r3, r0
  400dc0:	461a      	mov	r2, r3
  400dc2:	797b      	ldrb	r3, [r7, #5]
  400dc4:	4293      	cmp	r3, r2
  400dc6:	d012      	beq.n	400dee <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400dc8:	797a      	ldrb	r2, [r7, #5]
  400dca:	79b9      	ldrb	r1, [r7, #6]
  400dcc:	79fb      	ldrb	r3, [r7, #7]
  400dce:	4618      	mov	r0, r3
  400dd0:	4b0a      	ldr	r3, [pc, #40]	; (400dfc <gfx_mono_ssd1306_put_byte+0x74>)
  400dd2:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400dd4:	79fb      	ldrb	r3, [r7, #7]
  400dd6:	4618      	mov	r0, r3
  400dd8:	4b09      	ldr	r3, [pc, #36]	; (400e00 <gfx_mono_ssd1306_put_byte+0x78>)
  400dda:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400ddc:	79bb      	ldrb	r3, [r7, #6]
  400dde:	4618      	mov	r0, r3
  400de0:	4b08      	ldr	r3, [pc, #32]	; (400e04 <gfx_mono_ssd1306_put_byte+0x7c>)
  400de2:	4798      	blx	r3

	ssd1306_write_data(data);
  400de4:	797b      	ldrb	r3, [r7, #5]
  400de6:	4618      	mov	r0, r3
  400de8:	4b07      	ldr	r3, [pc, #28]	; (400e08 <gfx_mono_ssd1306_put_byte+0x80>)
  400dea:	4798      	blx	r3
  400dec:	e000      	b.n	400df0 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400dee:	bf00      	nop
}
  400df0:	370c      	adds	r7, #12
  400df2:	46bd      	mov	sp, r7
  400df4:	bd90      	pop	{r4, r7, pc}
  400df6:	bf00      	nop
  400df8:	0040089d 	.word	0x0040089d
  400dfc:	00400865 	.word	0x00400865
  400e00:	00400bf1 	.word	0x00400bf1
  400e04:	00400c1d 	.word	0x00400c1d
  400e08:	00401599 	.word	0x00401599

00400e0c <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400e0c:	b580      	push	{r7, lr}
  400e0e:	b082      	sub	sp, #8
  400e10:	af00      	add	r7, sp, #0
  400e12:	4603      	mov	r3, r0
  400e14:	460a      	mov	r2, r1
  400e16:	71fb      	strb	r3, [r7, #7]
  400e18:	4613      	mov	r3, r2
  400e1a:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400e1c:	79ba      	ldrb	r2, [r7, #6]
  400e1e:	79fb      	ldrb	r3, [r7, #7]
  400e20:	4611      	mov	r1, r2
  400e22:	4618      	mov	r0, r3
  400e24:	4b03      	ldr	r3, [pc, #12]	; (400e34 <gfx_mono_ssd1306_get_byte+0x28>)
  400e26:	4798      	blx	r3
  400e28:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400e2a:	4618      	mov	r0, r3
  400e2c:	3708      	adds	r7, #8
  400e2e:	46bd      	mov	sp, r7
  400e30:	bd80      	pop	{r7, pc}
  400e32:	bf00      	nop
  400e34:	0040089d 	.word	0x0040089d

00400e38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400e38:	b480      	push	{r7}
  400e3a:	b083      	sub	sp, #12
  400e3c:	af00      	add	r7, sp, #0
  400e3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e40:	687b      	ldr	r3, [r7, #4]
  400e42:	2b07      	cmp	r3, #7
  400e44:	d825      	bhi.n	400e92 <osc_get_rate+0x5a>
  400e46:	a201      	add	r2, pc, #4	; (adr r2, 400e4c <osc_get_rate+0x14>)
  400e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e4c:	00400e6d 	.word	0x00400e6d
  400e50:	00400e73 	.word	0x00400e73
  400e54:	00400e79 	.word	0x00400e79
  400e58:	00400e7f 	.word	0x00400e7f
  400e5c:	00400e83 	.word	0x00400e83
  400e60:	00400e87 	.word	0x00400e87
  400e64:	00400e8b 	.word	0x00400e8b
  400e68:	00400e8f 	.word	0x00400e8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400e6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400e70:	e010      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e76:	e00d      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400e78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e7c:	e00a      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400e7e:	4b08      	ldr	r3, [pc, #32]	; (400ea0 <osc_get_rate+0x68>)
  400e80:	e008      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400e82:	4b08      	ldr	r3, [pc, #32]	; (400ea4 <osc_get_rate+0x6c>)
  400e84:	e006      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400e86:	4b08      	ldr	r3, [pc, #32]	; (400ea8 <osc_get_rate+0x70>)
  400e88:	e004      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400e8a:	4b07      	ldr	r3, [pc, #28]	; (400ea8 <osc_get_rate+0x70>)
  400e8c:	e002      	b.n	400e94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400e8e:	4b06      	ldr	r3, [pc, #24]	; (400ea8 <osc_get_rate+0x70>)
  400e90:	e000      	b.n	400e94 <osc_get_rate+0x5c>
	}

	return 0;
  400e92:	2300      	movs	r3, #0
}
  400e94:	4618      	mov	r0, r3
  400e96:	370c      	adds	r7, #12
  400e98:	46bd      	mov	sp, r7
  400e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e9e:	4770      	bx	lr
  400ea0:	003d0900 	.word	0x003d0900
  400ea4:	007a1200 	.word	0x007a1200
  400ea8:	00b71b00 	.word	0x00b71b00

00400eac <sysclk_get_main_hz>:
{
  400eac:	b580      	push	{r7, lr}
  400eae:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400eb0:	2006      	movs	r0, #6
  400eb2:	4b05      	ldr	r3, [pc, #20]	; (400ec8 <sysclk_get_main_hz+0x1c>)
  400eb4:	4798      	blx	r3
  400eb6:	4602      	mov	r2, r0
  400eb8:	4613      	mov	r3, r2
  400eba:	009b      	lsls	r3, r3, #2
  400ebc:	4413      	add	r3, r2
  400ebe:	009a      	lsls	r2, r3, #2
  400ec0:	4413      	add	r3, r2
}
  400ec2:	4618      	mov	r0, r3
  400ec4:	bd80      	pop	{r7, pc}
  400ec6:	bf00      	nop
  400ec8:	00400e39 	.word	0x00400e39

00400ecc <sysclk_get_cpu_hz>:
{
  400ecc:	b580      	push	{r7, lr}
  400ece:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ed0:	4b02      	ldr	r3, [pc, #8]	; (400edc <sysclk_get_cpu_hz+0x10>)
  400ed2:	4798      	blx	r3
  400ed4:	4603      	mov	r3, r0
}
  400ed6:	4618      	mov	r0, r3
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	00400ead 	.word	0x00400ead

00400ee0 <sysclk_get_peripheral_hz>:
{
  400ee0:	b580      	push	{r7, lr}
  400ee2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ee4:	4b02      	ldr	r3, [pc, #8]	; (400ef0 <sysclk_get_peripheral_hz+0x10>)
  400ee6:	4798      	blx	r3
  400ee8:	4603      	mov	r3, r0
  400eea:	085b      	lsrs	r3, r3, #1
}
  400eec:	4618      	mov	r0, r3
  400eee:	bd80      	pop	{r7, pc}
  400ef0:	00400ead 	.word	0x00400ead

00400ef4 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b089      	sub	sp, #36	; 0x24
  400ef8:	af00      	add	r7, sp, #0
  400efa:	6078      	str	r0, [r7, #4]
  400efc:	687b      	ldr	r3, [r7, #4]
  400efe:	61fb      	str	r3, [r7, #28]
  400f00:	69fb      	ldr	r3, [r7, #28]
  400f02:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400f04:	69bb      	ldr	r3, [r7, #24]
  400f06:	095a      	lsrs	r2, r3, #5
  400f08:	69fb      	ldr	r3, [r7, #28]
  400f0a:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400f0c:	697b      	ldr	r3, [r7, #20]
  400f0e:	f003 031f 	and.w	r3, r3, #31
  400f12:	2101      	movs	r1, #1
  400f14:	fa01 f303 	lsl.w	r3, r1, r3
  400f18:	613a      	str	r2, [r7, #16]
  400f1a:	60fb      	str	r3, [r7, #12]
  400f1c:	693b      	ldr	r3, [r7, #16]
  400f1e:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f20:	68ba      	ldr	r2, [r7, #8]
  400f22:	4b06      	ldr	r3, [pc, #24]	; (400f3c <ioport_enable_pin+0x48>)
  400f24:	4413      	add	r3, r2
  400f26:	025b      	lsls	r3, r3, #9
  400f28:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400f2a:	68fb      	ldr	r3, [r7, #12]
  400f2c:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400f2e:	bf00      	nop
  400f30:	3724      	adds	r7, #36	; 0x24
  400f32:	46bd      	mov	sp, r7
  400f34:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f38:	4770      	bx	lr
  400f3a:	bf00      	nop
  400f3c:	00200707 	.word	0x00200707

00400f40 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400f40:	b480      	push	{r7}
  400f42:	b08d      	sub	sp, #52	; 0x34
  400f44:	af00      	add	r7, sp, #0
  400f46:	6078      	str	r0, [r7, #4]
  400f48:	6039      	str	r1, [r7, #0]
  400f4a:	687b      	ldr	r3, [r7, #4]
  400f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f4e:	683b      	ldr	r3, [r7, #0]
  400f50:	62bb      	str	r3, [r7, #40]	; 0x28
  400f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f54:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f58:	095a      	lsrs	r2, r3, #5
  400f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f5c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f5e:	6a3b      	ldr	r3, [r7, #32]
  400f60:	f003 031f 	and.w	r3, r3, #31
  400f64:	2101      	movs	r1, #1
  400f66:	fa01 f303 	lsl.w	r3, r1, r3
  400f6a:	61fa      	str	r2, [r7, #28]
  400f6c:	61bb      	str	r3, [r7, #24]
  400f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400f70:	617b      	str	r3, [r7, #20]
  400f72:	69fb      	ldr	r3, [r7, #28]
  400f74:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f76:	693a      	ldr	r2, [r7, #16]
  400f78:	4b37      	ldr	r3, [pc, #220]	; (401058 <ioport_set_pin_mode+0x118>)
  400f7a:	4413      	add	r3, r2
  400f7c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f7e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400f80:	697b      	ldr	r3, [r7, #20]
  400f82:	f003 0308 	and.w	r3, r3, #8
  400f86:	2b00      	cmp	r3, #0
  400f88:	d003      	beq.n	400f92 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400f8a:	68fb      	ldr	r3, [r7, #12]
  400f8c:	69ba      	ldr	r2, [r7, #24]
  400f8e:	665a      	str	r2, [r3, #100]	; 0x64
  400f90:	e002      	b.n	400f98 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400f92:	68fb      	ldr	r3, [r7, #12]
  400f94:	69ba      	ldr	r2, [r7, #24]
  400f96:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400f98:	697b      	ldr	r3, [r7, #20]
  400f9a:	f003 0310 	and.w	r3, r3, #16
  400f9e:	2b00      	cmp	r3, #0
  400fa0:	d004      	beq.n	400fac <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400fa2:	68fb      	ldr	r3, [r7, #12]
  400fa4:	69ba      	ldr	r2, [r7, #24]
  400fa6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400faa:	e003      	b.n	400fb4 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	69ba      	ldr	r2, [r7, #24]
  400fb0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400fb4:	697b      	ldr	r3, [r7, #20]
  400fb6:	f003 0320 	and.w	r3, r3, #32
  400fba:	2b00      	cmp	r3, #0
  400fbc:	d003      	beq.n	400fc6 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	69ba      	ldr	r2, [r7, #24]
  400fc2:	651a      	str	r2, [r3, #80]	; 0x50
  400fc4:	e002      	b.n	400fcc <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400fc6:	68fb      	ldr	r3, [r7, #12]
  400fc8:	69ba      	ldr	r2, [r7, #24]
  400fca:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400fcc:	697b      	ldr	r3, [r7, #20]
  400fce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400fd2:	2b00      	cmp	r3, #0
  400fd4:	d003      	beq.n	400fde <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400fd6:	68fb      	ldr	r3, [r7, #12]
  400fd8:	69ba      	ldr	r2, [r7, #24]
  400fda:	621a      	str	r2, [r3, #32]
  400fdc:	e002      	b.n	400fe4 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	69ba      	ldr	r2, [r7, #24]
  400fe2:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400fe4:	697b      	ldr	r3, [r7, #20]
  400fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400fea:	2b00      	cmp	r3, #0
  400fec:	d004      	beq.n	400ff8 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400fee:	68fb      	ldr	r3, [r7, #12]
  400ff0:	69ba      	ldr	r2, [r7, #24]
  400ff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400ff6:	e003      	b.n	401000 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400ff8:	68fb      	ldr	r3, [r7, #12]
  400ffa:	69ba      	ldr	r2, [r7, #24]
  400ffc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401000:	697b      	ldr	r3, [r7, #20]
  401002:	f003 0301 	and.w	r3, r3, #1
  401006:	2b00      	cmp	r3, #0
  401008:	d006      	beq.n	401018 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40100a:	68fb      	ldr	r3, [r7, #12]
  40100c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40100e:	69bb      	ldr	r3, [r7, #24]
  401010:	431a      	orrs	r2, r3
  401012:	68fb      	ldr	r3, [r7, #12]
  401014:	671a      	str	r2, [r3, #112]	; 0x70
  401016:	e006      	b.n	401026 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401018:	68fb      	ldr	r3, [r7, #12]
  40101a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40101c:	69bb      	ldr	r3, [r7, #24]
  40101e:	43db      	mvns	r3, r3
  401020:	401a      	ands	r2, r3
  401022:	68fb      	ldr	r3, [r7, #12]
  401024:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401026:	697b      	ldr	r3, [r7, #20]
  401028:	f003 0302 	and.w	r3, r3, #2
  40102c:	2b00      	cmp	r3, #0
  40102e:	d006      	beq.n	40103e <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401030:	68fb      	ldr	r3, [r7, #12]
  401032:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401034:	69bb      	ldr	r3, [r7, #24]
  401036:	431a      	orrs	r2, r3
  401038:	68fb      	ldr	r3, [r7, #12]
  40103a:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  40103c:	e006      	b.n	40104c <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40103e:	68fb      	ldr	r3, [r7, #12]
  401040:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401042:	69bb      	ldr	r3, [r7, #24]
  401044:	43db      	mvns	r3, r3
  401046:	401a      	ands	r2, r3
  401048:	68fb      	ldr	r3, [r7, #12]
  40104a:	675a      	str	r2, [r3, #116]	; 0x74
  40104c:	bf00      	nop
  40104e:	3734      	adds	r7, #52	; 0x34
  401050:	46bd      	mov	sp, r7
  401052:	f85d 7b04 	ldr.w	r7, [sp], #4
  401056:	4770      	bx	lr
  401058:	00200707 	.word	0x00200707

0040105c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40105c:	b480      	push	{r7}
  40105e:	b08d      	sub	sp, #52	; 0x34
  401060:	af00      	add	r7, sp, #0
  401062:	6078      	str	r0, [r7, #4]
  401064:	460b      	mov	r3, r1
  401066:	70fb      	strb	r3, [r7, #3]
  401068:	687b      	ldr	r3, [r7, #4]
  40106a:	62fb      	str	r3, [r7, #44]	; 0x2c
  40106c:	78fb      	ldrb	r3, [r7, #3]
  40106e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401074:	627b      	str	r3, [r7, #36]	; 0x24
  401076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401078:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40107a:	6a3b      	ldr	r3, [r7, #32]
  40107c:	095b      	lsrs	r3, r3, #5
  40107e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401080:	69fa      	ldr	r2, [r7, #28]
  401082:	4b17      	ldr	r3, [pc, #92]	; (4010e0 <ioport_set_pin_dir+0x84>)
  401084:	4413      	add	r3, r2
  401086:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401088:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40108a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40108e:	2b01      	cmp	r3, #1
  401090:	d109      	bne.n	4010a6 <ioport_set_pin_dir+0x4a>
  401092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401094:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401096:	697b      	ldr	r3, [r7, #20]
  401098:	f003 031f 	and.w	r3, r3, #31
  40109c:	2201      	movs	r2, #1
  40109e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4010a0:	69bb      	ldr	r3, [r7, #24]
  4010a2:	611a      	str	r2, [r3, #16]
  4010a4:	e00c      	b.n	4010c0 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4010a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4010aa:	2b00      	cmp	r3, #0
  4010ac:	d108      	bne.n	4010c0 <ioport_set_pin_dir+0x64>
  4010ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010b0:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4010b2:	693b      	ldr	r3, [r7, #16]
  4010b4:	f003 031f 	and.w	r3, r3, #31
  4010b8:	2201      	movs	r2, #1
  4010ba:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010bc:	69bb      	ldr	r3, [r7, #24]
  4010be:	615a      	str	r2, [r3, #20]
  4010c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010c2:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4010c4:	68fb      	ldr	r3, [r7, #12]
  4010c6:	f003 031f 	and.w	r3, r3, #31
  4010ca:	2201      	movs	r2, #1
  4010cc:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010ce:	69bb      	ldr	r3, [r7, #24]
  4010d0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4010d4:	bf00      	nop
  4010d6:	3734      	adds	r7, #52	; 0x34
  4010d8:	46bd      	mov	sp, r7
  4010da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010de:	4770      	bx	lr
  4010e0:	00200707 	.word	0x00200707

004010e4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4010e4:	b480      	push	{r7}
  4010e6:	b08b      	sub	sp, #44	; 0x2c
  4010e8:	af00      	add	r7, sp, #0
  4010ea:	6078      	str	r0, [r7, #4]
  4010ec:	460b      	mov	r3, r1
  4010ee:	70fb      	strb	r3, [r7, #3]
  4010f0:	687b      	ldr	r3, [r7, #4]
  4010f2:	627b      	str	r3, [r7, #36]	; 0x24
  4010f4:	78fb      	ldrb	r3, [r7, #3]
  4010f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4010fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4010fc:	61fb      	str	r3, [r7, #28]
  4010fe:	69fb      	ldr	r3, [r7, #28]
  401100:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401102:	69bb      	ldr	r3, [r7, #24]
  401104:	095b      	lsrs	r3, r3, #5
  401106:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401108:	697a      	ldr	r2, [r7, #20]
  40110a:	4b10      	ldr	r3, [pc, #64]	; (40114c <ioport_set_pin_level+0x68>)
  40110c:	4413      	add	r3, r2
  40110e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401110:	613b      	str	r3, [r7, #16]

	if (level) {
  401112:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401116:	2b00      	cmp	r3, #0
  401118:	d009      	beq.n	40112e <ioport_set_pin_level+0x4a>
  40111a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40111c:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	f003 031f 	and.w	r3, r3, #31
  401124:	2201      	movs	r2, #1
  401126:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401128:	693b      	ldr	r3, [r7, #16]
  40112a:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  40112c:	e008      	b.n	401140 <ioport_set_pin_level+0x5c>
  40112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401130:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401132:	68bb      	ldr	r3, [r7, #8]
  401134:	f003 031f 	and.w	r3, r3, #31
  401138:	2201      	movs	r2, #1
  40113a:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40113c:	693b      	ldr	r3, [r7, #16]
  40113e:	635a      	str	r2, [r3, #52]	; 0x34
  401140:	bf00      	nop
  401142:	372c      	adds	r7, #44	; 0x2c
  401144:	46bd      	mov	sp, r7
  401146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114a:	4770      	bx	lr
  40114c:	00200707 	.word	0x00200707

00401150 <spi_reset>:
{
  401150:	b480      	push	{r7}
  401152:	b083      	sub	sp, #12
  401154:	af00      	add	r7, sp, #0
  401156:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401158:	687b      	ldr	r3, [r7, #4]
  40115a:	2280      	movs	r2, #128	; 0x80
  40115c:	601a      	str	r2, [r3, #0]
}
  40115e:	bf00      	nop
  401160:	370c      	adds	r7, #12
  401162:	46bd      	mov	sp, r7
  401164:	f85d 7b04 	ldr.w	r7, [sp], #4
  401168:	4770      	bx	lr

0040116a <spi_enable>:
{
  40116a:	b480      	push	{r7}
  40116c:	b083      	sub	sp, #12
  40116e:	af00      	add	r7, sp, #0
  401170:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401172:	687b      	ldr	r3, [r7, #4]
  401174:	2201      	movs	r2, #1
  401176:	601a      	str	r2, [r3, #0]
}
  401178:	bf00      	nop
  40117a:	370c      	adds	r7, #12
  40117c:	46bd      	mov	sp, r7
  40117e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401182:	4770      	bx	lr

00401184 <spi_disable>:
{
  401184:	b480      	push	{r7}
  401186:	b083      	sub	sp, #12
  401188:	af00      	add	r7, sp, #0
  40118a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	2202      	movs	r2, #2
  401190:	601a      	str	r2, [r3, #0]
}
  401192:	bf00      	nop
  401194:	370c      	adds	r7, #12
  401196:	46bd      	mov	sp, r7
  401198:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119c:	4770      	bx	lr

0040119e <spi_set_master_mode>:
{
  40119e:	b480      	push	{r7}
  4011a0:	b083      	sub	sp, #12
  4011a2:	af00      	add	r7, sp, #0
  4011a4:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	685b      	ldr	r3, [r3, #4]
  4011aa:	f043 0201 	orr.w	r2, r3, #1
  4011ae:	687b      	ldr	r3, [r7, #4]
  4011b0:	605a      	str	r2, [r3, #4]
}
  4011b2:	bf00      	nop
  4011b4:	370c      	adds	r7, #12
  4011b6:	46bd      	mov	sp, r7
  4011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011bc:	4770      	bx	lr

004011be <spi_set_fixed_peripheral_select>:
{
  4011be:	b480      	push	{r7}
  4011c0:	b083      	sub	sp, #12
  4011c2:	af00      	add	r7, sp, #0
  4011c4:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4011c6:	687b      	ldr	r3, [r7, #4]
  4011c8:	685b      	ldr	r3, [r3, #4]
  4011ca:	f023 0202 	bic.w	r2, r3, #2
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	605a      	str	r2, [r3, #4]
}
  4011d2:	bf00      	nop
  4011d4:	370c      	adds	r7, #12
  4011d6:	46bd      	mov	sp, r7
  4011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011dc:	4770      	bx	lr

004011de <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4011de:	b480      	push	{r7}
  4011e0:	b083      	sub	sp, #12
  4011e2:	af00      	add	r7, sp, #0
  4011e4:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4011e6:	687b      	ldr	r3, [r7, #4]
  4011e8:	685b      	ldr	r3, [r3, #4]
  4011ea:	f043 0210 	orr.w	r2, r3, #16
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	605a      	str	r2, [r3, #4]
}
  4011f2:	bf00      	nop
  4011f4:	370c      	adds	r7, #12
  4011f6:	46bd      	mov	sp, r7
  4011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011fc:	4770      	bx	lr

004011fe <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  4011fe:	b480      	push	{r7}
  401200:	b083      	sub	sp, #12
  401202:	af00      	add	r7, sp, #0
  401204:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401206:	687b      	ldr	r3, [r7, #4]
  401208:	685b      	ldr	r3, [r3, #4]
  40120a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40120e:	687b      	ldr	r3, [r7, #4]
  401210:	605a      	str	r2, [r3, #4]
}
  401212:	bf00      	nop
  401214:	370c      	adds	r7, #12
  401216:	46bd      	mov	sp, r7
  401218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121c:	4770      	bx	lr
	...

00401220 <ssd1306_hard_reset>:
{
  401220:	b580      	push	{r7, lr}
  401222:	b082      	sub	sp, #8
  401224:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  401226:	4b0f      	ldr	r3, [pc, #60]	; (401264 <ssd1306_hard_reset+0x44>)
  401228:	4798      	blx	r3
  40122a:	4602      	mov	r2, r0
  40122c:	4b0e      	ldr	r3, [pc, #56]	; (401268 <ssd1306_hard_reset+0x48>)
  40122e:	fba3 2302 	umull	r2, r3, r3, r2
  401232:	0c9a      	lsrs	r2, r3, #18
  401234:	4613      	mov	r3, r2
  401236:	009b      	lsls	r3, r3, #2
  401238:	4413      	add	r3, r2
  40123a:	005b      	lsls	r3, r3, #1
  40123c:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  40123e:	2100      	movs	r1, #0
  401240:	2051      	movs	r0, #81	; 0x51
  401242:	4b0a      	ldr	r3, [pc, #40]	; (40126c <ssd1306_hard_reset+0x4c>)
  401244:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401246:	6878      	ldr	r0, [r7, #4]
  401248:	4b09      	ldr	r3, [pc, #36]	; (401270 <ssd1306_hard_reset+0x50>)
  40124a:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40124c:	2101      	movs	r1, #1
  40124e:	2051      	movs	r0, #81	; 0x51
  401250:	4b06      	ldr	r3, [pc, #24]	; (40126c <ssd1306_hard_reset+0x4c>)
  401252:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401254:	6878      	ldr	r0, [r7, #4]
  401256:	4b06      	ldr	r3, [pc, #24]	; (401270 <ssd1306_hard_reset+0x50>)
  401258:	4798      	blx	r3
}
  40125a:	bf00      	nop
  40125c:	3708      	adds	r7, #8
  40125e:	46bd      	mov	sp, r7
  401260:	bd80      	pop	{r7, pc}
  401262:	bf00      	nop
  401264:	00400ecd 	.word	0x00400ecd
  401268:	431bde83 	.word	0x431bde83
  40126c:	004010e5 	.word	0x004010e5
  401270:	20400001 	.word	0x20400001

00401274 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  401274:	b580      	push	{r7, lr}
  401276:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  401278:	20af      	movs	r0, #175	; 0xaf
  40127a:	4b02      	ldr	r3, [pc, #8]	; (401284 <ssd1306_display_on+0x10>)
  40127c:	4798      	blx	r3
}
  40127e:	bf00      	nop
  401280:	bd80      	pop	{r7, pc}
  401282:	bf00      	nop
  401284:	004014f5 	.word	0x004014f5

00401288 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  401288:	b580      	push	{r7, lr}
  40128a:	b082      	sub	sp, #8
  40128c:	af00      	add	r7, sp, #0
  40128e:	4603      	mov	r3, r0
  401290:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  401292:	2081      	movs	r0, #129	; 0x81
  401294:	4b05      	ldr	r3, [pc, #20]	; (4012ac <ssd1306_set_contrast+0x24>)
  401296:	4798      	blx	r3
	ssd1306_write_command(contrast);
  401298:	79fb      	ldrb	r3, [r7, #7]
  40129a:	4618      	mov	r0, r3
  40129c:	4b03      	ldr	r3, [pc, #12]	; (4012ac <ssd1306_set_contrast+0x24>)
  40129e:	4798      	blx	r3
	return contrast;
  4012a0:	79fb      	ldrb	r3, [r7, #7]
}
  4012a2:	4618      	mov	r0, r3
  4012a4:	3708      	adds	r7, #8
  4012a6:	46bd      	mov	sp, r7
  4012a8:	bd80      	pop	{r7, pc}
  4012aa:	bf00      	nop
  4012ac:	004014f5 	.word	0x004014f5

004012b0 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  4012b0:	b580      	push	{r7, lr}
  4012b2:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4012b4:	20a6      	movs	r0, #166	; 0xa6
  4012b6:	4b02      	ldr	r3, [pc, #8]	; (4012c0 <ssd1306_display_invert_disable+0x10>)
  4012b8:	4798      	blx	r3
}
  4012ba:	bf00      	nop
  4012bc:	bd80      	pop	{r7, pc}
  4012be:	bf00      	nop
  4012c0:	004014f5 	.word	0x004014f5

004012c4 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  4012c4:	b590      	push	{r4, r7, lr}
  4012c6:	b083      	sub	sp, #12
  4012c8:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  4012ca:	2101      	movs	r1, #1
  4012cc:	2051      	movs	r0, #81	; 0x51
  4012ce:	4b46      	ldr	r3, [pc, #280]	; (4013e8 <ssd1306_interface_init+0x124>)
  4012d0:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  4012d2:	2101      	movs	r1, #1
  4012d4:	2023      	movs	r0, #35	; 0x23
  4012d6:	4b44      	ldr	r3, [pc, #272]	; (4013e8 <ssd1306_interface_init+0x124>)
  4012d8:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  4012da:	2108      	movs	r1, #8
  4012dc:	2051      	movs	r0, #81	; 0x51
  4012de:	4b43      	ldr	r3, [pc, #268]	; (4013ec <ssd1306_interface_init+0x128>)
  4012e0:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  4012e2:	2108      	movs	r1, #8
  4012e4:	2023      	movs	r0, #35	; 0x23
  4012e6:	4b41      	ldr	r3, [pc, #260]	; (4013ec <ssd1306_interface_init+0x128>)
  4012e8:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  4012ea:	2023      	movs	r0, #35	; 0x23
  4012ec:	4b40      	ldr	r3, [pc, #256]	; (4013f0 <ssd1306_interface_init+0x12c>)
  4012ee:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  4012f0:	2051      	movs	r0, #81	; 0x51
  4012f2:	4b3f      	ldr	r3, [pc, #252]	; (4013f0 <ssd1306_interface_init+0x12c>)
  4012f4:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4012f6:	2101      	movs	r1, #1
  4012f8:	2023      	movs	r0, #35	; 0x23
  4012fa:	4b3e      	ldr	r3, [pc, #248]	; (4013f4 <ssd1306_interface_init+0x130>)
  4012fc:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4012fe:	2101      	movs	r1, #1
  401300:	2051      	movs	r0, #81	; 0x51
  401302:	4b3c      	ldr	r3, [pc, #240]	; (4013f4 <ssd1306_interface_init+0x130>)
  401304:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401306:	2300      	movs	r3, #0
  401308:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40130c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401310:	4839      	ldr	r0, [pc, #228]	; (4013f8 <ssd1306_interface_init+0x134>)
  401312:	4c3a      	ldr	r4, [pc, #232]	; (4013fc <ssd1306_interface_init+0x138>)
  401314:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401316:	2300      	movs	r3, #0
  401318:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40131c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401320:	4835      	ldr	r0, [pc, #212]	; (4013f8 <ssd1306_interface_init+0x134>)
  401322:	4c36      	ldr	r4, [pc, #216]	; (4013fc <ssd1306_interface_init+0x138>)
  401324:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401326:	2300      	movs	r3, #0
  401328:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40132c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401330:	4831      	ldr	r0, [pc, #196]	; (4013f8 <ssd1306_interface_init+0x134>)
  401332:	4c32      	ldr	r4, [pc, #200]	; (4013fc <ssd1306_interface_init+0x138>)
  401334:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401336:	2300      	movs	r3, #0
  401338:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40133c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401340:	482d      	ldr	r0, [pc, #180]	; (4013f8 <ssd1306_interface_init+0x134>)
  401342:	4c2e      	ldr	r4, [pc, #184]	; (4013fc <ssd1306_interface_init+0x138>)
  401344:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401346:	2300      	movs	r3, #0
  401348:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40134c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401350:	4829      	ldr	r0, [pc, #164]	; (4013f8 <ssd1306_interface_init+0x134>)
  401352:	4c2a      	ldr	r4, [pc, #168]	; (4013fc <ssd1306_interface_init+0x138>)
  401354:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401356:	2300      	movs	r3, #0
  401358:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40135c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401360:	4825      	ldr	r0, [pc, #148]	; (4013f8 <ssd1306_interface_init+0x134>)
  401362:	4c26      	ldr	r4, [pc, #152]	; (4013fc <ssd1306_interface_init+0x138>)
  401364:	47a0      	blx	r4
		
		spi_disable(SPI0);
  401366:	4826      	ldr	r0, [pc, #152]	; (401400 <ssd1306_interface_init+0x13c>)
  401368:	4b26      	ldr	r3, [pc, #152]	; (401404 <ssd1306_interface_init+0x140>)
  40136a:	4798      	blx	r3
		spi_reset(SPI0);
  40136c:	4824      	ldr	r0, [pc, #144]	; (401400 <ssd1306_interface_init+0x13c>)
  40136e:	4b26      	ldr	r3, [pc, #152]	; (401408 <ssd1306_interface_init+0x144>)
  401370:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  401372:	4823      	ldr	r0, [pc, #140]	; (401400 <ssd1306_interface_init+0x13c>)
  401374:	4b25      	ldr	r3, [pc, #148]	; (40140c <ssd1306_interface_init+0x148>)
  401376:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401378:	2208      	movs	r2, #8
  40137a:	2101      	movs	r1, #1
  40137c:	4820      	ldr	r0, [pc, #128]	; (401400 <ssd1306_interface_init+0x13c>)
  40137e:	4b24      	ldr	r3, [pc, #144]	; (401410 <ssd1306_interface_init+0x14c>)
  401380:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  401382:	2200      	movs	r2, #0
  401384:	2101      	movs	r1, #1
  401386:	481e      	ldr	r0, [pc, #120]	; (401400 <ssd1306_interface_init+0x13c>)
  401388:	4b22      	ldr	r3, [pc, #136]	; (401414 <ssd1306_interface_init+0x150>)
  40138a:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40138c:	2200      	movs	r2, #0
  40138e:	2101      	movs	r1, #1
  401390:	481b      	ldr	r0, [pc, #108]	; (401400 <ssd1306_interface_init+0x13c>)
  401392:	4b21      	ldr	r3, [pc, #132]	; (401418 <ssd1306_interface_init+0x154>)
  401394:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  401396:	481a      	ldr	r0, [pc, #104]	; (401400 <ssd1306_interface_init+0x13c>)
  401398:	4b20      	ldr	r3, [pc, #128]	; (40141c <ssd1306_interface_init+0x158>)
  40139a:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40139c:	2200      	movs	r2, #0
  40139e:	2101      	movs	r1, #1
  4013a0:	4817      	ldr	r0, [pc, #92]	; (401400 <ssd1306_interface_init+0x13c>)
  4013a2:	4b1f      	ldr	r3, [pc, #124]	; (401420 <ssd1306_interface_init+0x15c>)
  4013a4:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  4013a6:	4816      	ldr	r0, [pc, #88]	; (401400 <ssd1306_interface_init+0x13c>)
  4013a8:	4b1e      	ldr	r3, [pc, #120]	; (401424 <ssd1306_interface_init+0x160>)
  4013aa:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  4013ac:	4814      	ldr	r0, [pc, #80]	; (401400 <ssd1306_interface_init+0x13c>)
  4013ae:	4b1e      	ldr	r3, [pc, #120]	; (401428 <ssd1306_interface_init+0x164>)
  4013b0:	4798      	blx	r3
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  4013b2:	4b1e      	ldr	r3, [pc, #120]	; (40142c <ssd1306_interface_init+0x168>)
  4013b4:	4798      	blx	r3
  4013b6:	4603      	mov	r3, r0
  4013b8:	4619      	mov	r1, r3
  4013ba:	481d      	ldr	r0, [pc, #116]	; (401430 <ssd1306_interface_init+0x16c>)
  4013bc:	4b1d      	ldr	r3, [pc, #116]	; (401434 <ssd1306_interface_init+0x170>)
  4013be:	4798      	blx	r3
  4013c0:	4603      	mov	r3, r0
  4013c2:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	b2db      	uxtb	r3, r3
  4013c8:	461a      	mov	r2, r3
  4013ca:	2101      	movs	r1, #1
  4013cc:	480c      	ldr	r0, [pc, #48]	; (401400 <ssd1306_interface_init+0x13c>)
  4013ce:	4b1a      	ldr	r3, [pc, #104]	; (401438 <ssd1306_interface_init+0x174>)
  4013d0:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4013d2:	480b      	ldr	r0, [pc, #44]	; (401400 <ssd1306_interface_init+0x13c>)
  4013d4:	4b19      	ldr	r3, [pc, #100]	; (40143c <ssd1306_interface_init+0x178>)
  4013d6:	4798      	blx	r3
		
		spi_enable(SPI0);
  4013d8:	4809      	ldr	r0, [pc, #36]	; (401400 <ssd1306_interface_init+0x13c>)
  4013da:	4b19      	ldr	r3, [pc, #100]	; (401440 <ssd1306_interface_init+0x17c>)
  4013dc:	4798      	blx	r3
}
  4013de:	bf00      	nop
  4013e0:	370c      	adds	r7, #12
  4013e2:	46bd      	mov	sp, r7
  4013e4:	bd90      	pop	{r4, r7, pc}
  4013e6:	bf00      	nop
  4013e8:	0040105d 	.word	0x0040105d
  4013ec:	00400f41 	.word	0x00400f41
  4013f0:	00400ef5 	.word	0x00400ef5
  4013f4:	004010e5 	.word	0x004010e5
  4013f8:	400e1400 	.word	0x400e1400
  4013fc:	00402125 	.word	0x00402125
  401400:	40008000 	.word	0x40008000
  401404:	00401185 	.word	0x00401185
  401408:	00401151 	.word	0x00401151
  40140c:	0040119f 	.word	0x0040119f
  401410:	00400525 	.word	0x00400525
  401414:	00400485 	.word	0x00400485
  401418:	004004d5 	.word	0x004004d5
  40141c:	004011bf 	.word	0x004011bf
  401420:	004005cb 	.word	0x004005cb
  401424:	004011ff 	.word	0x004011ff
  401428:	004011df 	.word	0x004011df
  40142c:	00400ee1 	.word	0x00400ee1
  401430:	000f4240 	.word	0x000f4240
  401434:	00400615 	.word	0x00400615
  401438:	00400651 	.word	0x00400651
  40143c:	00400395 	.word	0x00400395
  401440:	0040116b 	.word	0x0040116b

00401444 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  401444:	b580      	push	{r7, lr}
  401446:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401448:	4b23      	ldr	r3, [pc, #140]	; (4014d8 <ssd1306_init+0x94>)
  40144a:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  40144c:	4b23      	ldr	r3, [pc, #140]	; (4014dc <ssd1306_init+0x98>)
  40144e:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401450:	2101      	movs	r1, #1
  401452:	2051      	movs	r0, #81	; 0x51
  401454:	4b22      	ldr	r3, [pc, #136]	; (4014e0 <ssd1306_init+0x9c>)
  401456:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401458:	20a8      	movs	r0, #168	; 0xa8
  40145a:	4b22      	ldr	r3, [pc, #136]	; (4014e4 <ssd1306_init+0xa0>)
  40145c:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  40145e:	201f      	movs	r0, #31
  401460:	4b20      	ldr	r3, [pc, #128]	; (4014e4 <ssd1306_init+0xa0>)
  401462:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  401464:	20d3      	movs	r0, #211	; 0xd3
  401466:	4b1f      	ldr	r3, [pc, #124]	; (4014e4 <ssd1306_init+0xa0>)
  401468:	4798      	blx	r3
	ssd1306_write_command(0x00);
  40146a:	2000      	movs	r0, #0
  40146c:	4b1d      	ldr	r3, [pc, #116]	; (4014e4 <ssd1306_init+0xa0>)
  40146e:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401470:	2040      	movs	r0, #64	; 0x40
  401472:	4b1c      	ldr	r3, [pc, #112]	; (4014e4 <ssd1306_init+0xa0>)
  401474:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  401476:	20a1      	movs	r0, #161	; 0xa1
  401478:	4b1a      	ldr	r3, [pc, #104]	; (4014e4 <ssd1306_init+0xa0>)
  40147a:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  40147c:	20c8      	movs	r0, #200	; 0xc8
  40147e:	4b19      	ldr	r3, [pc, #100]	; (4014e4 <ssd1306_init+0xa0>)
  401480:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  401482:	20da      	movs	r0, #218	; 0xda
  401484:	4b17      	ldr	r3, [pc, #92]	; (4014e4 <ssd1306_init+0xa0>)
  401486:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401488:	2002      	movs	r0, #2
  40148a:	4b16      	ldr	r3, [pc, #88]	; (4014e4 <ssd1306_init+0xa0>)
  40148c:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  40148e:	208f      	movs	r0, #143	; 0x8f
  401490:	4b15      	ldr	r3, [pc, #84]	; (4014e8 <ssd1306_init+0xa4>)
  401492:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401494:	20a4      	movs	r0, #164	; 0xa4
  401496:	4b13      	ldr	r3, [pc, #76]	; (4014e4 <ssd1306_init+0xa0>)
  401498:	4798      	blx	r3

	ssd1306_display_invert_disable();
  40149a:	4b14      	ldr	r3, [pc, #80]	; (4014ec <ssd1306_init+0xa8>)
  40149c:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40149e:	20d5      	movs	r0, #213	; 0xd5
  4014a0:	4b10      	ldr	r3, [pc, #64]	; (4014e4 <ssd1306_init+0xa0>)
  4014a2:	4798      	blx	r3
	ssd1306_write_command(0x80);
  4014a4:	2080      	movs	r0, #128	; 0x80
  4014a6:	4b0f      	ldr	r3, [pc, #60]	; (4014e4 <ssd1306_init+0xa0>)
  4014a8:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4014aa:	208d      	movs	r0, #141	; 0x8d
  4014ac:	4b0d      	ldr	r3, [pc, #52]	; (4014e4 <ssd1306_init+0xa0>)
  4014ae:	4798      	blx	r3
	ssd1306_write_command(0x14);
  4014b0:	2014      	movs	r0, #20
  4014b2:	4b0c      	ldr	r3, [pc, #48]	; (4014e4 <ssd1306_init+0xa0>)
  4014b4:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4014b6:	20db      	movs	r0, #219	; 0xdb
  4014b8:	4b0a      	ldr	r3, [pc, #40]	; (4014e4 <ssd1306_init+0xa0>)
  4014ba:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4014bc:	2040      	movs	r0, #64	; 0x40
  4014be:	4b09      	ldr	r3, [pc, #36]	; (4014e4 <ssd1306_init+0xa0>)
  4014c0:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4014c2:	20d9      	movs	r0, #217	; 0xd9
  4014c4:	4b07      	ldr	r3, [pc, #28]	; (4014e4 <ssd1306_init+0xa0>)
  4014c6:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  4014c8:	20f1      	movs	r0, #241	; 0xf1
  4014ca:	4b06      	ldr	r3, [pc, #24]	; (4014e4 <ssd1306_init+0xa0>)
  4014cc:	4798      	blx	r3

	
	ssd1306_display_on();
  4014ce:	4b08      	ldr	r3, [pc, #32]	; (4014f0 <ssd1306_init+0xac>)
  4014d0:	4798      	blx	r3
}
  4014d2:	bf00      	nop
  4014d4:	bd80      	pop	{r7, pc}
  4014d6:	bf00      	nop
  4014d8:	004012c5 	.word	0x004012c5
  4014dc:	00401221 	.word	0x00401221
  4014e0:	004010e5 	.word	0x004010e5
  4014e4:	004014f5 	.word	0x004014f5
  4014e8:	00401289 	.word	0x00401289
  4014ec:	004012b1 	.word	0x004012b1
  4014f0:	00401275 	.word	0x00401275

004014f4 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014f6:	b083      	sub	sp, #12
  4014f8:	af00      	add	r7, sp, #0
  4014fa:	4603      	mov	r3, r0
  4014fc:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  4014fe:	2100      	movs	r1, #0
  401500:	2023      	movs	r0, #35	; 0x23
  401502:	4b1c      	ldr	r3, [pc, #112]	; (401574 <ssd1306_write_command+0x80>)
  401504:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401506:	2101      	movs	r1, #1
  401508:	481b      	ldr	r0, [pc, #108]	; (401578 <ssd1306_write_command+0x84>)
  40150a:	4b1c      	ldr	r3, [pc, #112]	; (40157c <ssd1306_write_command+0x88>)
  40150c:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40150e:	79fb      	ldrb	r3, [r7, #7]
  401510:	b299      	uxth	r1, r3
  401512:	2301      	movs	r3, #1
  401514:	2201      	movs	r2, #1
  401516:	4818      	ldr	r0, [pc, #96]	; (401578 <ssd1306_write_command+0x84>)
  401518:	4c19      	ldr	r4, [pc, #100]	; (401580 <ssd1306_write_command+0x8c>)
  40151a:	47a0      	blx	r4
	delay_us(10);
  40151c:	4b19      	ldr	r3, [pc, #100]	; (401584 <ssd1306_write_command+0x90>)
  40151e:	4798      	blx	r3
  401520:	4603      	mov	r3, r0
  401522:	4619      	mov	r1, r3
  401524:	f04f 0200 	mov.w	r2, #0
  401528:	460b      	mov	r3, r1
  40152a:	4614      	mov	r4, r2
  40152c:	00a6      	lsls	r6, r4, #2
  40152e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401532:	009d      	lsls	r5, r3, #2
  401534:	462b      	mov	r3, r5
  401536:	4634      	mov	r4, r6
  401538:	185b      	adds	r3, r3, r1
  40153a:	eb44 0402 	adc.w	r4, r4, r2
  40153e:	18db      	adds	r3, r3, r3
  401540:	eb44 0404 	adc.w	r4, r4, r4
  401544:	4619      	mov	r1, r3
  401546:	4622      	mov	r2, r4
  401548:	4b0f      	ldr	r3, [pc, #60]	; (401588 <ssd1306_write_command+0x94>)
  40154a:	f04f 0400 	mov.w	r4, #0
  40154e:	18cd      	adds	r5, r1, r3
  401550:	eb42 0604 	adc.w	r6, r2, r4
  401554:	4628      	mov	r0, r5
  401556:	4631      	mov	r1, r6
  401558:	4c0c      	ldr	r4, [pc, #48]	; (40158c <ssd1306_write_command+0x98>)
  40155a:	4a0d      	ldr	r2, [pc, #52]	; (401590 <ssd1306_write_command+0x9c>)
  40155c:	f04f 0300 	mov.w	r3, #0
  401560:	47a0      	blx	r4
  401562:	4603      	mov	r3, r0
  401564:	460c      	mov	r4, r1
  401566:	4618      	mov	r0, r3
  401568:	4b0a      	ldr	r3, [pc, #40]	; (401594 <ssd1306_write_command+0xa0>)
  40156a:	4798      	blx	r3
}
  40156c:	bf00      	nop
  40156e:	370c      	adds	r7, #12
  401570:	46bd      	mov	sp, r7
  401572:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401574:	004010e5 	.word	0x004010e5
  401578:	40008000 	.word	0x40008000
  40157c:	004003d1 	.word	0x004003d1
  401580:	00400405 	.word	0x00400405
  401584:	00400ecd 	.word	0x00400ecd
  401588:	005a83df 	.word	0x005a83df
  40158c:	00403999 	.word	0x00403999
  401590:	005a83e0 	.word	0x005a83e0
  401594:	20400001 	.word	0x20400001

00401598 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401598:	b5f0      	push	{r4, r5, r6, r7, lr}
  40159a:	b083      	sub	sp, #12
  40159c:	af00      	add	r7, sp, #0
  40159e:	4603      	mov	r3, r0
  4015a0:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4015a2:	2101      	movs	r1, #1
  4015a4:	2023      	movs	r0, #35	; 0x23
  4015a6:	4b1c      	ldr	r3, [pc, #112]	; (401618 <ssd1306_write_data+0x80>)
  4015a8:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4015aa:	2101      	movs	r1, #1
  4015ac:	481b      	ldr	r0, [pc, #108]	; (40161c <ssd1306_write_data+0x84>)
  4015ae:	4b1c      	ldr	r3, [pc, #112]	; (401620 <ssd1306_write_data+0x88>)
  4015b0:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4015b2:	79fb      	ldrb	r3, [r7, #7]
  4015b4:	b299      	uxth	r1, r3
  4015b6:	2301      	movs	r3, #1
  4015b8:	2201      	movs	r2, #1
  4015ba:	4818      	ldr	r0, [pc, #96]	; (40161c <ssd1306_write_data+0x84>)
  4015bc:	4c19      	ldr	r4, [pc, #100]	; (401624 <ssd1306_write_data+0x8c>)
  4015be:	47a0      	blx	r4
	delay_us(10);
  4015c0:	4b19      	ldr	r3, [pc, #100]	; (401628 <ssd1306_write_data+0x90>)
  4015c2:	4798      	blx	r3
  4015c4:	4603      	mov	r3, r0
  4015c6:	4619      	mov	r1, r3
  4015c8:	f04f 0200 	mov.w	r2, #0
  4015cc:	460b      	mov	r3, r1
  4015ce:	4614      	mov	r4, r2
  4015d0:	00a6      	lsls	r6, r4, #2
  4015d2:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4015d6:	009d      	lsls	r5, r3, #2
  4015d8:	462b      	mov	r3, r5
  4015da:	4634      	mov	r4, r6
  4015dc:	185b      	adds	r3, r3, r1
  4015de:	eb44 0402 	adc.w	r4, r4, r2
  4015e2:	18db      	adds	r3, r3, r3
  4015e4:	eb44 0404 	adc.w	r4, r4, r4
  4015e8:	4619      	mov	r1, r3
  4015ea:	4622      	mov	r2, r4
  4015ec:	4b0f      	ldr	r3, [pc, #60]	; (40162c <ssd1306_write_data+0x94>)
  4015ee:	f04f 0400 	mov.w	r4, #0
  4015f2:	18cd      	adds	r5, r1, r3
  4015f4:	eb42 0604 	adc.w	r6, r2, r4
  4015f8:	4628      	mov	r0, r5
  4015fa:	4631      	mov	r1, r6
  4015fc:	4c0c      	ldr	r4, [pc, #48]	; (401630 <ssd1306_write_data+0x98>)
  4015fe:	4a0d      	ldr	r2, [pc, #52]	; (401634 <ssd1306_write_data+0x9c>)
  401600:	f04f 0300 	mov.w	r3, #0
  401604:	47a0      	blx	r4
  401606:	4603      	mov	r3, r0
  401608:	460c      	mov	r4, r1
  40160a:	4618      	mov	r0, r3
  40160c:	4b0a      	ldr	r3, [pc, #40]	; (401638 <ssd1306_write_data+0xa0>)
  40160e:	4798      	blx	r3
}
  401610:	bf00      	nop
  401612:	370c      	adds	r7, #12
  401614:	46bd      	mov	sp, r7
  401616:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401618:	004010e5 	.word	0x004010e5
  40161c:	40008000 	.word	0x40008000
  401620:	004003d1 	.word	0x004003d1
  401624:	00400405 	.word	0x00400405
  401628:	00400ecd 	.word	0x00400ecd
  40162c:	005a83df 	.word	0x005a83df
  401630:	00403999 	.word	0x00403999
  401634:	005a83e0 	.word	0x005a83e0
  401638:	20400001 	.word	0x20400001

0040163c <osc_enable>:
{
  40163c:	b580      	push	{r7, lr}
  40163e:	b082      	sub	sp, #8
  401640:	af00      	add	r7, sp, #0
  401642:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401644:	687b      	ldr	r3, [r7, #4]
  401646:	2b07      	cmp	r3, #7
  401648:	d831      	bhi.n	4016ae <osc_enable+0x72>
  40164a:	a201      	add	r2, pc, #4	; (adr r2, 401650 <osc_enable+0x14>)
  40164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401650:	004016ad 	.word	0x004016ad
  401654:	00401671 	.word	0x00401671
  401658:	00401679 	.word	0x00401679
  40165c:	00401681 	.word	0x00401681
  401660:	00401689 	.word	0x00401689
  401664:	00401691 	.word	0x00401691
  401668:	00401699 	.word	0x00401699
  40166c:	004016a3 	.word	0x004016a3
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401670:	2000      	movs	r0, #0
  401672:	4b11      	ldr	r3, [pc, #68]	; (4016b8 <osc_enable+0x7c>)
  401674:	4798      	blx	r3
		break;
  401676:	e01a      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401678:	2001      	movs	r0, #1
  40167a:	4b0f      	ldr	r3, [pc, #60]	; (4016b8 <osc_enable+0x7c>)
  40167c:	4798      	blx	r3
		break;
  40167e:	e016      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401680:	2000      	movs	r0, #0
  401682:	4b0e      	ldr	r3, [pc, #56]	; (4016bc <osc_enable+0x80>)
  401684:	4798      	blx	r3
		break;
  401686:	e012      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401688:	2010      	movs	r0, #16
  40168a:	4b0c      	ldr	r3, [pc, #48]	; (4016bc <osc_enable+0x80>)
  40168c:	4798      	blx	r3
		break;
  40168e:	e00e      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401690:	2020      	movs	r0, #32
  401692:	4b0a      	ldr	r3, [pc, #40]	; (4016bc <osc_enable+0x80>)
  401694:	4798      	blx	r3
		break;
  401696:	e00a      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401698:	213e      	movs	r1, #62	; 0x3e
  40169a:	2000      	movs	r0, #0
  40169c:	4b08      	ldr	r3, [pc, #32]	; (4016c0 <osc_enable+0x84>)
  40169e:	4798      	blx	r3
		break;
  4016a0:	e005      	b.n	4016ae <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4016a2:	213e      	movs	r1, #62	; 0x3e
  4016a4:	2001      	movs	r0, #1
  4016a6:	4b06      	ldr	r3, [pc, #24]	; (4016c0 <osc_enable+0x84>)
  4016a8:	4798      	blx	r3
		break;
  4016aa:	e000      	b.n	4016ae <osc_enable+0x72>
		break;
  4016ac:	bf00      	nop
}
  4016ae:	bf00      	nop
  4016b0:	3708      	adds	r7, #8
  4016b2:	46bd      	mov	sp, r7
  4016b4:	bd80      	pop	{r7, pc}
  4016b6:	bf00      	nop
  4016b8:	004025b9 	.word	0x004025b9
  4016bc:	00402625 	.word	0x00402625
  4016c0:	00402695 	.word	0x00402695

004016c4 <osc_is_ready>:
{
  4016c4:	b580      	push	{r7, lr}
  4016c6:	b082      	sub	sp, #8
  4016c8:	af00      	add	r7, sp, #0
  4016ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016cc:	687b      	ldr	r3, [r7, #4]
  4016ce:	2b07      	cmp	r3, #7
  4016d0:	d826      	bhi.n	401720 <osc_is_ready+0x5c>
  4016d2:	a201      	add	r2, pc, #4	; (adr r2, 4016d8 <osc_is_ready+0x14>)
  4016d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016d8:	004016f9 	.word	0x004016f9
  4016dc:	004016fd 	.word	0x004016fd
  4016e0:	004016fd 	.word	0x004016fd
  4016e4:	0040170f 	.word	0x0040170f
  4016e8:	0040170f 	.word	0x0040170f
  4016ec:	0040170f 	.word	0x0040170f
  4016f0:	0040170f 	.word	0x0040170f
  4016f4:	0040170f 	.word	0x0040170f
		return 1;
  4016f8:	2301      	movs	r3, #1
  4016fa:	e012      	b.n	401722 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  4016fc:	4b0b      	ldr	r3, [pc, #44]	; (40172c <osc_is_ready+0x68>)
  4016fe:	4798      	blx	r3
  401700:	4603      	mov	r3, r0
  401702:	2b00      	cmp	r3, #0
  401704:	bf14      	ite	ne
  401706:	2301      	movne	r3, #1
  401708:	2300      	moveq	r3, #0
  40170a:	b2db      	uxtb	r3, r3
  40170c:	e009      	b.n	401722 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  40170e:	4b08      	ldr	r3, [pc, #32]	; (401730 <osc_is_ready+0x6c>)
  401710:	4798      	blx	r3
  401712:	4603      	mov	r3, r0
  401714:	2b00      	cmp	r3, #0
  401716:	bf14      	ite	ne
  401718:	2301      	movne	r3, #1
  40171a:	2300      	moveq	r3, #0
  40171c:	b2db      	uxtb	r3, r3
  40171e:	e000      	b.n	401722 <osc_is_ready+0x5e>
	return 0;
  401720:	2300      	movs	r3, #0
}
  401722:	4618      	mov	r0, r3
  401724:	3708      	adds	r7, #8
  401726:	46bd      	mov	sp, r7
  401728:	bd80      	pop	{r7, pc}
  40172a:	bf00      	nop
  40172c:	004025f1 	.word	0x004025f1
  401730:	0040270d 	.word	0x0040270d

00401734 <osc_get_rate>:
{
  401734:	b480      	push	{r7}
  401736:	b083      	sub	sp, #12
  401738:	af00      	add	r7, sp, #0
  40173a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40173c:	687b      	ldr	r3, [r7, #4]
  40173e:	2b07      	cmp	r3, #7
  401740:	d825      	bhi.n	40178e <osc_get_rate+0x5a>
  401742:	a201      	add	r2, pc, #4	; (adr r2, 401748 <osc_get_rate+0x14>)
  401744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401748:	00401769 	.word	0x00401769
  40174c:	0040176f 	.word	0x0040176f
  401750:	00401775 	.word	0x00401775
  401754:	0040177b 	.word	0x0040177b
  401758:	0040177f 	.word	0x0040177f
  40175c:	00401783 	.word	0x00401783
  401760:	00401787 	.word	0x00401787
  401764:	0040178b 	.word	0x0040178b
		return OSC_SLCK_32K_RC_HZ;
  401768:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40176c:	e010      	b.n	401790 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40176e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401772:	e00d      	b.n	401790 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401774:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401778:	e00a      	b.n	401790 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40177a:	4b08      	ldr	r3, [pc, #32]	; (40179c <osc_get_rate+0x68>)
  40177c:	e008      	b.n	401790 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40177e:	4b08      	ldr	r3, [pc, #32]	; (4017a0 <osc_get_rate+0x6c>)
  401780:	e006      	b.n	401790 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401782:	4b08      	ldr	r3, [pc, #32]	; (4017a4 <osc_get_rate+0x70>)
  401784:	e004      	b.n	401790 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401786:	4b07      	ldr	r3, [pc, #28]	; (4017a4 <osc_get_rate+0x70>)
  401788:	e002      	b.n	401790 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40178a:	4b06      	ldr	r3, [pc, #24]	; (4017a4 <osc_get_rate+0x70>)
  40178c:	e000      	b.n	401790 <osc_get_rate+0x5c>
	return 0;
  40178e:	2300      	movs	r3, #0
}
  401790:	4618      	mov	r0, r3
  401792:	370c      	adds	r7, #12
  401794:	46bd      	mov	sp, r7
  401796:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179a:	4770      	bx	lr
  40179c:	003d0900 	.word	0x003d0900
  4017a0:	007a1200 	.word	0x007a1200
  4017a4:	00b71b00 	.word	0x00b71b00

004017a8 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4017a8:	b580      	push	{r7, lr}
  4017aa:	b082      	sub	sp, #8
  4017ac:	af00      	add	r7, sp, #0
  4017ae:	4603      	mov	r3, r0
  4017b0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4017b2:	bf00      	nop
  4017b4:	79fb      	ldrb	r3, [r7, #7]
  4017b6:	4618      	mov	r0, r3
  4017b8:	4b05      	ldr	r3, [pc, #20]	; (4017d0 <osc_wait_ready+0x28>)
  4017ba:	4798      	blx	r3
  4017bc:	4603      	mov	r3, r0
  4017be:	f083 0301 	eor.w	r3, r3, #1
  4017c2:	b2db      	uxtb	r3, r3
  4017c4:	2b00      	cmp	r3, #0
  4017c6:	d1f5      	bne.n	4017b4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4017c8:	bf00      	nop
  4017ca:	3708      	adds	r7, #8
  4017cc:	46bd      	mov	sp, r7
  4017ce:	bd80      	pop	{r7, pc}
  4017d0:	004016c5 	.word	0x004016c5

004017d4 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4017d4:	b580      	push	{r7, lr}
  4017d6:	b086      	sub	sp, #24
  4017d8:	af00      	add	r7, sp, #0
  4017da:	60f8      	str	r0, [r7, #12]
  4017dc:	607a      	str	r2, [r7, #4]
  4017de:	603b      	str	r3, [r7, #0]
  4017e0:	460b      	mov	r3, r1
  4017e2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4017e4:	687b      	ldr	r3, [r7, #4]
  4017e6:	2b00      	cmp	r3, #0
  4017e8:	d107      	bne.n	4017fa <pll_config_init+0x26>
  4017ea:	683b      	ldr	r3, [r7, #0]
  4017ec:	2b00      	cmp	r3, #0
  4017ee:	d104      	bne.n	4017fa <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  4017f0:	68fb      	ldr	r3, [r7, #12]
  4017f2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  4017f6:	601a      	str	r2, [r3, #0]
  4017f8:	e019      	b.n	40182e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4017fa:	7afb      	ldrb	r3, [r7, #11]
  4017fc:	4618      	mov	r0, r3
  4017fe:	4b0e      	ldr	r3, [pc, #56]	; (401838 <pll_config_init+0x64>)
  401800:	4798      	blx	r3
  401802:	4602      	mov	r2, r0
  401804:	687b      	ldr	r3, [r7, #4]
  401806:	fbb2 f3f3 	udiv	r3, r2, r3
  40180a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40180c:	697b      	ldr	r3, [r7, #20]
  40180e:	683a      	ldr	r2, [r7, #0]
  401810:	fb02 f303 	mul.w	r3, r2, r3
  401814:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401816:	683b      	ldr	r3, [r7, #0]
  401818:	3b01      	subs	r3, #1
  40181a:	041a      	lsls	r2, r3, #16
  40181c:	4b07      	ldr	r3, [pc, #28]	; (40183c <pll_config_init+0x68>)
  40181e:	4013      	ands	r3, r2
  401820:	687a      	ldr	r2, [r7, #4]
  401822:	b2d2      	uxtb	r2, r2
  401824:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401826:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40182a:	68fb      	ldr	r3, [r7, #12]
  40182c:	601a      	str	r2, [r3, #0]
	}
}
  40182e:	bf00      	nop
  401830:	3718      	adds	r7, #24
  401832:	46bd      	mov	sp, r7
  401834:	bd80      	pop	{r7, pc}
  401836:	bf00      	nop
  401838:	00401735 	.word	0x00401735
  40183c:	07ff0000 	.word	0x07ff0000

00401840 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401840:	b580      	push	{r7, lr}
  401842:	b082      	sub	sp, #8
  401844:	af00      	add	r7, sp, #0
  401846:	6078      	str	r0, [r7, #4]
  401848:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40184a:	683b      	ldr	r3, [r7, #0]
  40184c:	2b00      	cmp	r3, #0
  40184e:	d108      	bne.n	401862 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401850:	4b09      	ldr	r3, [pc, #36]	; (401878 <pll_enable+0x38>)
  401852:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401854:	4a09      	ldr	r2, [pc, #36]	; (40187c <pll_enable+0x3c>)
  401856:	687b      	ldr	r3, [r7, #4]
  401858:	681b      	ldr	r3, [r3, #0]
  40185a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40185e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401860:	e005      	b.n	40186e <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401862:	4a06      	ldr	r2, [pc, #24]	; (40187c <pll_enable+0x3c>)
  401864:	687b      	ldr	r3, [r7, #4]
  401866:	681b      	ldr	r3, [r3, #0]
  401868:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40186c:	61d3      	str	r3, [r2, #28]
}
  40186e:	bf00      	nop
  401870:	3708      	adds	r7, #8
  401872:	46bd      	mov	sp, r7
  401874:	bd80      	pop	{r7, pc}
  401876:	bf00      	nop
  401878:	00402729 	.word	0x00402729
  40187c:	400e0600 	.word	0x400e0600

00401880 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401880:	b580      	push	{r7, lr}
  401882:	b082      	sub	sp, #8
  401884:	af00      	add	r7, sp, #0
  401886:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401888:	687b      	ldr	r3, [r7, #4]
  40188a:	2b00      	cmp	r3, #0
  40188c:	d103      	bne.n	401896 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  40188e:	4b05      	ldr	r3, [pc, #20]	; (4018a4 <pll_is_locked+0x24>)
  401890:	4798      	blx	r3
  401892:	4603      	mov	r3, r0
  401894:	e002      	b.n	40189c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401896:	4b04      	ldr	r3, [pc, #16]	; (4018a8 <pll_is_locked+0x28>)
  401898:	4798      	blx	r3
  40189a:	4603      	mov	r3, r0
	}
}
  40189c:	4618      	mov	r0, r3
  40189e:	3708      	adds	r7, #8
  4018a0:	46bd      	mov	sp, r7
  4018a2:	bd80      	pop	{r7, pc}
  4018a4:	00402745 	.word	0x00402745
  4018a8:	00402761 	.word	0x00402761

004018ac <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4018ac:	b580      	push	{r7, lr}
  4018ae:	b082      	sub	sp, #8
  4018b0:	af00      	add	r7, sp, #0
  4018b2:	4603      	mov	r3, r0
  4018b4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4018b6:	79fb      	ldrb	r3, [r7, #7]
  4018b8:	3b03      	subs	r3, #3
  4018ba:	2b04      	cmp	r3, #4
  4018bc:	d808      	bhi.n	4018d0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4018be:	79fb      	ldrb	r3, [r7, #7]
  4018c0:	4618      	mov	r0, r3
  4018c2:	4b06      	ldr	r3, [pc, #24]	; (4018dc <pll_enable_source+0x30>)
  4018c4:	4798      	blx	r3
		osc_wait_ready(e_src);
  4018c6:	79fb      	ldrb	r3, [r7, #7]
  4018c8:	4618      	mov	r0, r3
  4018ca:	4b05      	ldr	r3, [pc, #20]	; (4018e0 <pll_enable_source+0x34>)
  4018cc:	4798      	blx	r3
		break;
  4018ce:	e000      	b.n	4018d2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4018d0:	bf00      	nop
	}
}
  4018d2:	bf00      	nop
  4018d4:	3708      	adds	r7, #8
  4018d6:	46bd      	mov	sp, r7
  4018d8:	bd80      	pop	{r7, pc}
  4018da:	bf00      	nop
  4018dc:	0040163d 	.word	0x0040163d
  4018e0:	004017a9 	.word	0x004017a9

004018e4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4018e4:	b580      	push	{r7, lr}
  4018e6:	b082      	sub	sp, #8
  4018e8:	af00      	add	r7, sp, #0
  4018ea:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4018ec:	bf00      	nop
  4018ee:	6878      	ldr	r0, [r7, #4]
  4018f0:	4b04      	ldr	r3, [pc, #16]	; (401904 <pll_wait_for_lock+0x20>)
  4018f2:	4798      	blx	r3
  4018f4:	4603      	mov	r3, r0
  4018f6:	2b00      	cmp	r3, #0
  4018f8:	d0f9      	beq.n	4018ee <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4018fa:	2300      	movs	r3, #0
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	3708      	adds	r7, #8
  401900:	46bd      	mov	sp, r7
  401902:	bd80      	pop	{r7, pc}
  401904:	00401881 	.word	0x00401881

00401908 <sysclk_get_main_hz>:
{
  401908:	b580      	push	{r7, lr}
  40190a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40190c:	2006      	movs	r0, #6
  40190e:	4b05      	ldr	r3, [pc, #20]	; (401924 <sysclk_get_main_hz+0x1c>)
  401910:	4798      	blx	r3
  401912:	4602      	mov	r2, r0
  401914:	4613      	mov	r3, r2
  401916:	009b      	lsls	r3, r3, #2
  401918:	4413      	add	r3, r2
  40191a:	009a      	lsls	r2, r3, #2
  40191c:	4413      	add	r3, r2
}
  40191e:	4618      	mov	r0, r3
  401920:	bd80      	pop	{r7, pc}
  401922:	bf00      	nop
  401924:	00401735 	.word	0x00401735

00401928 <sysclk_get_cpu_hz>:
{
  401928:	b580      	push	{r7, lr}
  40192a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40192c:	4b02      	ldr	r3, [pc, #8]	; (401938 <sysclk_get_cpu_hz+0x10>)
  40192e:	4798      	blx	r3
  401930:	4603      	mov	r3, r0
}
  401932:	4618      	mov	r0, r3
  401934:	bd80      	pop	{r7, pc}
  401936:	bf00      	nop
  401938:	00401909 	.word	0x00401909

0040193c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40193c:	b590      	push	{r4, r7, lr}
  40193e:	b083      	sub	sp, #12
  401940:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401942:	4813      	ldr	r0, [pc, #76]	; (401990 <sysclk_init+0x54>)
  401944:	4b13      	ldr	r3, [pc, #76]	; (401994 <sysclk_init+0x58>)
  401946:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401948:	2006      	movs	r0, #6
  40194a:	4b13      	ldr	r3, [pc, #76]	; (401998 <sysclk_init+0x5c>)
  40194c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  40194e:	1d38      	adds	r0, r7, #4
  401950:	2319      	movs	r3, #25
  401952:	2201      	movs	r2, #1
  401954:	2106      	movs	r1, #6
  401956:	4c11      	ldr	r4, [pc, #68]	; (40199c <sysclk_init+0x60>)
  401958:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40195a:	1d3b      	adds	r3, r7, #4
  40195c:	2100      	movs	r1, #0
  40195e:	4618      	mov	r0, r3
  401960:	4b0f      	ldr	r3, [pc, #60]	; (4019a0 <sysclk_init+0x64>)
  401962:	4798      	blx	r3
		pll_wait_for_lock(0);
  401964:	2000      	movs	r0, #0
  401966:	4b0f      	ldr	r3, [pc, #60]	; (4019a4 <sysclk_init+0x68>)
  401968:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40196a:	2002      	movs	r0, #2
  40196c:	4b0e      	ldr	r3, [pc, #56]	; (4019a8 <sysclk_init+0x6c>)
  40196e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401970:	2000      	movs	r0, #0
  401972:	4b0e      	ldr	r3, [pc, #56]	; (4019ac <sysclk_init+0x70>)
  401974:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401976:	4b0e      	ldr	r3, [pc, #56]	; (4019b0 <sysclk_init+0x74>)
  401978:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40197a:	4b0e      	ldr	r3, [pc, #56]	; (4019b4 <sysclk_init+0x78>)
  40197c:	4798      	blx	r3
  40197e:	4603      	mov	r3, r0
  401980:	4618      	mov	r0, r3
  401982:	4b04      	ldr	r3, [pc, #16]	; (401994 <sysclk_init+0x58>)
  401984:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401986:	bf00      	nop
  401988:	370c      	adds	r7, #12
  40198a:	46bd      	mov	sp, r7
  40198c:	bd90      	pop	{r4, r7, pc}
  40198e:	bf00      	nop
  401990:	11e1a300 	.word	0x11e1a300
  401994:	00402ef1 	.word	0x00402ef1
  401998:	004018ad 	.word	0x004018ad
  40199c:	004017d5 	.word	0x004017d5
  4019a0:	00401841 	.word	0x00401841
  4019a4:	004018e5 	.word	0x004018e5
  4019a8:	004024b9 	.word	0x004024b9
  4019ac:	00402535 	.word	0x00402535
  4019b0:	00402d89 	.word	0x00402d89
  4019b4:	00401929 	.word	0x00401929

004019b8 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4019b8:	b480      	push	{r7}
  4019ba:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4019bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019c0:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4019c4:	4b09      	ldr	r3, [pc, #36]	; (4019ec <SCB_EnableICache+0x34>)
  4019c6:	2200      	movs	r2, #0
  4019c8:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4019cc:	4a07      	ldr	r2, [pc, #28]	; (4019ec <SCB_EnableICache+0x34>)
  4019ce:	4b07      	ldr	r3, [pc, #28]	; (4019ec <SCB_EnableICache+0x34>)
  4019d0:	695b      	ldr	r3, [r3, #20]
  4019d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4019d6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4019d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019dc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4019e0:	bf00      	nop
  4019e2:	46bd      	mov	sp, r7
  4019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e8:	4770      	bx	lr
  4019ea:	bf00      	nop
  4019ec:	e000ed00 	.word	0xe000ed00

004019f0 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b08b      	sub	sp, #44	; 0x2c
  4019f4:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4019f6:	4b26      	ldr	r3, [pc, #152]	; (401a90 <SCB_EnableDCache+0xa0>)
  4019f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4019fc:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  4019fe:	69fb      	ldr	r3, [r7, #28]
  401a00:	0b5b      	lsrs	r3, r3, #13
  401a02:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401a06:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401a08:	69fb      	ldr	r3, [r7, #28]
  401a0a:	f003 0307 	and.w	r3, r3, #7
  401a0e:	3304      	adds	r3, #4
  401a10:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401a12:	69fb      	ldr	r3, [r7, #28]
  401a14:	08db      	lsrs	r3, r3, #3
  401a16:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401a1a:	617b      	str	r3, [r7, #20]
  401a1c:	697b      	ldr	r3, [r7, #20]
  401a1e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401a20:	68bb      	ldr	r3, [r7, #8]
  401a22:	fab3 f383 	clz	r3, r3
  401a26:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401a2c:	f003 031f 	and.w	r3, r3, #31
  401a30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401a32:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401a36:	697b      	ldr	r3, [r7, #20]
  401a38:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401a3a:	6a3a      	ldr	r2, [r7, #32]
  401a3c:	693b      	ldr	r3, [r7, #16]
  401a3e:	fa02 f303 	lsl.w	r3, r2, r3
  401a42:	4619      	mov	r1, r3
  401a44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401a46:	69bb      	ldr	r3, [r7, #24]
  401a48:	fa02 f303 	lsl.w	r3, r2, r3
  401a4c:	430b      	orrs	r3, r1
  401a4e:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401a50:	4a0f      	ldr	r2, [pc, #60]	; (401a90 <SCB_EnableDCache+0xa0>)
  401a52:	68fb      	ldr	r3, [r7, #12]
  401a54:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401a58:	6a3b      	ldr	r3, [r7, #32]
  401a5a:	1e5a      	subs	r2, r3, #1
  401a5c:	623a      	str	r2, [r7, #32]
  401a5e:	2b00      	cmp	r3, #0
  401a60:	d1eb      	bne.n	401a3a <SCB_EnableDCache+0x4a>
        } while(sets--);
  401a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a64:	1e5a      	subs	r2, r3, #1
  401a66:	627a      	str	r2, [r7, #36]	; 0x24
  401a68:	2b00      	cmp	r3, #0
  401a6a:	d1e4      	bne.n	401a36 <SCB_EnableDCache+0x46>
  401a6c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401a70:	4a07      	ldr	r2, [pc, #28]	; (401a90 <SCB_EnableDCache+0xa0>)
  401a72:	4b07      	ldr	r3, [pc, #28]	; (401a90 <SCB_EnableDCache+0xa0>)
  401a74:	695b      	ldr	r3, [r3, #20]
  401a76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401a7a:	6153      	str	r3, [r2, #20]
  401a7c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a80:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401a84:	bf00      	nop
  401a86:	372c      	adds	r7, #44	; 0x2c
  401a88:	46bd      	mov	sp, r7
  401a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8e:	4770      	bx	lr
  401a90:	e000ed00 	.word	0xe000ed00

00401a94 <sysclk_enable_peripheral_clock>:
{
  401a94:	b580      	push	{r7, lr}
  401a96:	b082      	sub	sp, #8
  401a98:	af00      	add	r7, sp, #0
  401a9a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401a9c:	6878      	ldr	r0, [r7, #4]
  401a9e:	4b03      	ldr	r3, [pc, #12]	; (401aac <sysclk_enable_peripheral_clock+0x18>)
  401aa0:	4798      	blx	r3
}
  401aa2:	bf00      	nop
  401aa4:	3708      	adds	r7, #8
  401aa6:	46bd      	mov	sp, r7
  401aa8:	bd80      	pop	{r7, pc}
  401aaa:	bf00      	nop
  401aac:	0040277d 	.word	0x0040277d

00401ab0 <ioport_init>:
{
  401ab0:	b580      	push	{r7, lr}
  401ab2:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401ab4:	200a      	movs	r0, #10
  401ab6:	4b08      	ldr	r3, [pc, #32]	; (401ad8 <ioport_init+0x28>)
  401ab8:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401aba:	200b      	movs	r0, #11
  401abc:	4b06      	ldr	r3, [pc, #24]	; (401ad8 <ioport_init+0x28>)
  401abe:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401ac0:	200c      	movs	r0, #12
  401ac2:	4b05      	ldr	r3, [pc, #20]	; (401ad8 <ioport_init+0x28>)
  401ac4:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401ac6:	2010      	movs	r0, #16
  401ac8:	4b03      	ldr	r3, [pc, #12]	; (401ad8 <ioport_init+0x28>)
  401aca:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401acc:	2011      	movs	r0, #17
  401ace:	4b02      	ldr	r3, [pc, #8]	; (401ad8 <ioport_init+0x28>)
  401ad0:	4798      	blx	r3
}
  401ad2:	bf00      	nop
  401ad4:	bd80      	pop	{r7, pc}
  401ad6:	bf00      	nop
  401ad8:	00401a95 	.word	0x00401a95

00401adc <ioport_set_pin_mode>:
{
  401adc:	b480      	push	{r7}
  401ade:	b08d      	sub	sp, #52	; 0x34
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
  401ae4:	6039      	str	r1, [r7, #0]
  401ae6:	687b      	ldr	r3, [r7, #4]
  401ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  401aea:	683b      	ldr	r3, [r7, #0]
  401aec:	62bb      	str	r3, [r7, #40]	; 0x28
  401aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401af0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401af4:	095a      	lsrs	r2, r3, #5
  401af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401af8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401afa:	6a3b      	ldr	r3, [r7, #32]
  401afc:	f003 031f 	and.w	r3, r3, #31
  401b00:	2101      	movs	r1, #1
  401b02:	fa01 f303 	lsl.w	r3, r1, r3
  401b06:	61fa      	str	r2, [r7, #28]
  401b08:	61bb      	str	r3, [r7, #24]
  401b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401b0c:	617b      	str	r3, [r7, #20]
  401b0e:	69fb      	ldr	r3, [r7, #28]
  401b10:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b12:	693a      	ldr	r2, [r7, #16]
  401b14:	4b37      	ldr	r3, [pc, #220]	; (401bf4 <ioport_set_pin_mode+0x118>)
  401b16:	4413      	add	r3, r2
  401b18:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401b1a:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401b1c:	697b      	ldr	r3, [r7, #20]
  401b1e:	f003 0308 	and.w	r3, r3, #8
  401b22:	2b00      	cmp	r3, #0
  401b24:	d003      	beq.n	401b2e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401b26:	68fb      	ldr	r3, [r7, #12]
  401b28:	69ba      	ldr	r2, [r7, #24]
  401b2a:	665a      	str	r2, [r3, #100]	; 0x64
  401b2c:	e002      	b.n	401b34 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401b2e:	68fb      	ldr	r3, [r7, #12]
  401b30:	69ba      	ldr	r2, [r7, #24]
  401b32:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401b34:	697b      	ldr	r3, [r7, #20]
  401b36:	f003 0310 	and.w	r3, r3, #16
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d004      	beq.n	401b48 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401b3e:	68fb      	ldr	r3, [r7, #12]
  401b40:	69ba      	ldr	r2, [r7, #24]
  401b42:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401b46:	e003      	b.n	401b50 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401b48:	68fb      	ldr	r3, [r7, #12]
  401b4a:	69ba      	ldr	r2, [r7, #24]
  401b4c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401b50:	697b      	ldr	r3, [r7, #20]
  401b52:	f003 0320 	and.w	r3, r3, #32
  401b56:	2b00      	cmp	r3, #0
  401b58:	d003      	beq.n	401b62 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401b5a:	68fb      	ldr	r3, [r7, #12]
  401b5c:	69ba      	ldr	r2, [r7, #24]
  401b5e:	651a      	str	r2, [r3, #80]	; 0x50
  401b60:	e002      	b.n	401b68 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401b62:	68fb      	ldr	r3, [r7, #12]
  401b64:	69ba      	ldr	r2, [r7, #24]
  401b66:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401b68:	697b      	ldr	r3, [r7, #20]
  401b6a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401b6e:	2b00      	cmp	r3, #0
  401b70:	d003      	beq.n	401b7a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401b72:	68fb      	ldr	r3, [r7, #12]
  401b74:	69ba      	ldr	r2, [r7, #24]
  401b76:	621a      	str	r2, [r3, #32]
  401b78:	e002      	b.n	401b80 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401b7a:	68fb      	ldr	r3, [r7, #12]
  401b7c:	69ba      	ldr	r2, [r7, #24]
  401b7e:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401b80:	697b      	ldr	r3, [r7, #20]
  401b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b86:	2b00      	cmp	r3, #0
  401b88:	d004      	beq.n	401b94 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401b8a:	68fb      	ldr	r3, [r7, #12]
  401b8c:	69ba      	ldr	r2, [r7, #24]
  401b8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401b92:	e003      	b.n	401b9c <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401b94:	68fb      	ldr	r3, [r7, #12]
  401b96:	69ba      	ldr	r2, [r7, #24]
  401b98:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401b9c:	697b      	ldr	r3, [r7, #20]
  401b9e:	f003 0301 	and.w	r3, r3, #1
  401ba2:	2b00      	cmp	r3, #0
  401ba4:	d006      	beq.n	401bb4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401ba6:	68fb      	ldr	r3, [r7, #12]
  401ba8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401baa:	69bb      	ldr	r3, [r7, #24]
  401bac:	431a      	orrs	r2, r3
  401bae:	68fb      	ldr	r3, [r7, #12]
  401bb0:	671a      	str	r2, [r3, #112]	; 0x70
  401bb2:	e006      	b.n	401bc2 <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401bb4:	68fb      	ldr	r3, [r7, #12]
  401bb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bb8:	69bb      	ldr	r3, [r7, #24]
  401bba:	43db      	mvns	r3, r3
  401bbc:	401a      	ands	r2, r3
  401bbe:	68fb      	ldr	r3, [r7, #12]
  401bc0:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401bc2:	697b      	ldr	r3, [r7, #20]
  401bc4:	f003 0302 	and.w	r3, r3, #2
  401bc8:	2b00      	cmp	r3, #0
  401bca:	d006      	beq.n	401bda <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401bcc:	68fb      	ldr	r3, [r7, #12]
  401bce:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401bd0:	69bb      	ldr	r3, [r7, #24]
  401bd2:	431a      	orrs	r2, r3
  401bd4:	68fb      	ldr	r3, [r7, #12]
  401bd6:	675a      	str	r2, [r3, #116]	; 0x74
}
  401bd8:	e006      	b.n	401be8 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401bda:	68fb      	ldr	r3, [r7, #12]
  401bdc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401bde:	69bb      	ldr	r3, [r7, #24]
  401be0:	43db      	mvns	r3, r3
  401be2:	401a      	ands	r2, r3
  401be4:	68fb      	ldr	r3, [r7, #12]
  401be6:	675a      	str	r2, [r3, #116]	; 0x74
  401be8:	bf00      	nop
  401bea:	3734      	adds	r7, #52	; 0x34
  401bec:	46bd      	mov	sp, r7
  401bee:	f85d 7b04 	ldr.w	r7, [sp], #4
  401bf2:	4770      	bx	lr
  401bf4:	00200707 	.word	0x00200707

00401bf8 <ioport_set_pin_dir>:
{
  401bf8:	b480      	push	{r7}
  401bfa:	b08d      	sub	sp, #52	; 0x34
  401bfc:	af00      	add	r7, sp, #0
  401bfe:	6078      	str	r0, [r7, #4]
  401c00:	460b      	mov	r3, r1
  401c02:	70fb      	strb	r3, [r7, #3]
  401c04:	687b      	ldr	r3, [r7, #4]
  401c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  401c08:	78fb      	ldrb	r3, [r7, #3]
  401c0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c10:	627b      	str	r3, [r7, #36]	; 0x24
  401c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c14:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401c16:	6a3b      	ldr	r3, [r7, #32]
  401c18:	095b      	lsrs	r3, r3, #5
  401c1a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401c1c:	69fa      	ldr	r2, [r7, #28]
  401c1e:	4b17      	ldr	r3, [pc, #92]	; (401c7c <ioport_set_pin_dir+0x84>)
  401c20:	4413      	add	r3, r2
  401c22:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401c24:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401c26:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c2a:	2b01      	cmp	r3, #1
  401c2c:	d109      	bne.n	401c42 <ioport_set_pin_dir+0x4a>
  401c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c30:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401c32:	697b      	ldr	r3, [r7, #20]
  401c34:	f003 031f 	and.w	r3, r3, #31
  401c38:	2201      	movs	r2, #1
  401c3a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c3c:	69bb      	ldr	r3, [r7, #24]
  401c3e:	611a      	str	r2, [r3, #16]
  401c40:	e00c      	b.n	401c5c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401c42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c46:	2b00      	cmp	r3, #0
  401c48:	d108      	bne.n	401c5c <ioport_set_pin_dir+0x64>
  401c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c4c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401c4e:	693b      	ldr	r3, [r7, #16]
  401c50:	f003 031f 	and.w	r3, r3, #31
  401c54:	2201      	movs	r2, #1
  401c56:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c58:	69bb      	ldr	r3, [r7, #24]
  401c5a:	615a      	str	r2, [r3, #20]
  401c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c5e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c60:	68fb      	ldr	r3, [r7, #12]
  401c62:	f003 031f 	and.w	r3, r3, #31
  401c66:	2201      	movs	r2, #1
  401c68:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c6a:	69bb      	ldr	r3, [r7, #24]
  401c6c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401c70:	bf00      	nop
  401c72:	3734      	adds	r7, #52	; 0x34
  401c74:	46bd      	mov	sp, r7
  401c76:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c7a:	4770      	bx	lr
  401c7c:	00200707 	.word	0x00200707

00401c80 <ioport_set_pin_level>:
{
  401c80:	b480      	push	{r7}
  401c82:	b08b      	sub	sp, #44	; 0x2c
  401c84:	af00      	add	r7, sp, #0
  401c86:	6078      	str	r0, [r7, #4]
  401c88:	460b      	mov	r3, r1
  401c8a:	70fb      	strb	r3, [r7, #3]
  401c8c:	687b      	ldr	r3, [r7, #4]
  401c8e:	627b      	str	r3, [r7, #36]	; 0x24
  401c90:	78fb      	ldrb	r3, [r7, #3]
  401c92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c98:	61fb      	str	r3, [r7, #28]
  401c9a:	69fb      	ldr	r3, [r7, #28]
  401c9c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401c9e:	69bb      	ldr	r3, [r7, #24]
  401ca0:	095b      	lsrs	r3, r3, #5
  401ca2:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401ca4:	697a      	ldr	r2, [r7, #20]
  401ca6:	4b10      	ldr	r3, [pc, #64]	; (401ce8 <ioport_set_pin_level+0x68>)
  401ca8:	4413      	add	r3, r2
  401caa:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401cac:	613b      	str	r3, [r7, #16]
	if (level) {
  401cae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401cb2:	2b00      	cmp	r3, #0
  401cb4:	d009      	beq.n	401cca <ioport_set_pin_level+0x4a>
  401cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401cb8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401cba:	68fb      	ldr	r3, [r7, #12]
  401cbc:	f003 031f 	and.w	r3, r3, #31
  401cc0:	2201      	movs	r2, #1
  401cc2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401cc4:	693b      	ldr	r3, [r7, #16]
  401cc6:	631a      	str	r2, [r3, #48]	; 0x30
}
  401cc8:	e008      	b.n	401cdc <ioport_set_pin_level+0x5c>
  401cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ccc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401cce:	68bb      	ldr	r3, [r7, #8]
  401cd0:	f003 031f 	and.w	r3, r3, #31
  401cd4:	2201      	movs	r2, #1
  401cd6:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401cd8:	693b      	ldr	r3, [r7, #16]
  401cda:	635a      	str	r2, [r3, #52]	; 0x34
  401cdc:	bf00      	nop
  401cde:	372c      	adds	r7, #44	; 0x2c
  401ce0:	46bd      	mov	sp, r7
  401ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ce6:	4770      	bx	lr
  401ce8:	00200707 	.word	0x00200707

00401cec <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401cec:	b480      	push	{r7}
  401cee:	b08d      	sub	sp, #52	; 0x34
  401cf0:	af00      	add	r7, sp, #0
  401cf2:	6078      	str	r0, [r7, #4]
  401cf4:	460b      	mov	r3, r1
  401cf6:	70fb      	strb	r3, [r7, #3]
  401cf8:	687b      	ldr	r3, [r7, #4]
  401cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  401cfc:	78fb      	ldrb	r3, [r7, #3]
  401cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d04:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401d08:	095a      	lsrs	r2, r3, #5
  401d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d0c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401d0e:	6a3b      	ldr	r3, [r7, #32]
  401d10:	f003 031f 	and.w	r3, r3, #31
  401d14:	2101      	movs	r1, #1
  401d16:	fa01 f303 	lsl.w	r3, r1, r3
  401d1a:	61fa      	str	r2, [r7, #28]
  401d1c:	61bb      	str	r3, [r7, #24]
  401d1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401d22:	75fb      	strb	r3, [r7, #23]
  401d24:	69fb      	ldr	r3, [r7, #28]
  401d26:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401d28:	693a      	ldr	r2, [r7, #16]
  401d2a:	4b23      	ldr	r3, [pc, #140]	; (401db8 <ioport_set_pin_sense_mode+0xcc>)
  401d2c:	4413      	add	r3, r2
  401d2e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401d30:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401d32:	7dfb      	ldrb	r3, [r7, #23]
  401d34:	3b01      	subs	r3, #1
  401d36:	2b03      	cmp	r3, #3
  401d38:	d82e      	bhi.n	401d98 <ioport_set_pin_sense_mode+0xac>
  401d3a:	a201      	add	r2, pc, #4	; (adr r2, 401d40 <ioport_set_pin_sense_mode+0x54>)
  401d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d40:	00401d75 	.word	0x00401d75
  401d44:	00401d87 	.word	0x00401d87
  401d48:	00401d51 	.word	0x00401d51
  401d4c:	00401d63 	.word	0x00401d63
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401d50:	68fb      	ldr	r3, [r7, #12]
  401d52:	69ba      	ldr	r2, [r7, #24]
  401d54:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401d58:	68fb      	ldr	r3, [r7, #12]
  401d5a:	69ba      	ldr	r2, [r7, #24]
  401d5c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d60:	e01f      	b.n	401da2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401d62:	68fb      	ldr	r3, [r7, #12]
  401d64:	69ba      	ldr	r2, [r7, #24]
  401d66:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401d6a:	68fb      	ldr	r3, [r7, #12]
  401d6c:	69ba      	ldr	r2, [r7, #24]
  401d6e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d72:	e016      	b.n	401da2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401d74:	68fb      	ldr	r3, [r7, #12]
  401d76:	69ba      	ldr	r2, [r7, #24]
  401d78:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401d7c:	68fb      	ldr	r3, [r7, #12]
  401d7e:	69ba      	ldr	r2, [r7, #24]
  401d80:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d84:	e00d      	b.n	401da2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d86:	68fb      	ldr	r3, [r7, #12]
  401d88:	69ba      	ldr	r2, [r7, #24]
  401d8a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401d8e:	68fb      	ldr	r3, [r7, #12]
  401d90:	69ba      	ldr	r2, [r7, #24]
  401d92:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d96:	e004      	b.n	401da2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401d98:	68fb      	ldr	r3, [r7, #12]
  401d9a:	69ba      	ldr	r2, [r7, #24]
  401d9c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401da0:	e003      	b.n	401daa <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401da2:	68fb      	ldr	r3, [r7, #12]
  401da4:	69ba      	ldr	r2, [r7, #24]
  401da6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401daa:	bf00      	nop
  401dac:	3734      	adds	r7, #52	; 0x34
  401dae:	46bd      	mov	sp, r7
  401db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401db4:	4770      	bx	lr
  401db6:	bf00      	nop
  401db8:	00200707 	.word	0x00200707

00401dbc <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401dbc:	b480      	push	{r7}
  401dbe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401dc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401dc4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401dc8:	4a0c      	ldr	r2, [pc, #48]	; (401dfc <tcm_disable+0x40>)
  401dca:	4b0c      	ldr	r3, [pc, #48]	; (401dfc <tcm_disable+0x40>)
  401dcc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401dd0:	f023 0301 	bic.w	r3, r3, #1
  401dd4:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401dd8:	4a08      	ldr	r2, [pc, #32]	; (401dfc <tcm_disable+0x40>)
  401dda:	4b08      	ldr	r3, [pc, #32]	; (401dfc <tcm_disable+0x40>)
  401ddc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401de0:	f023 0301 	bic.w	r3, r3, #1
  401de4:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401de8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401dec:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401df0:	bf00      	nop
  401df2:	46bd      	mov	sp, r7
  401df4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401df8:	4770      	bx	lr
  401dfa:	bf00      	nop
  401dfc:	e000ed00 	.word	0xe000ed00

00401e00 <board_init>:
#endif

void board_init(void)
{
  401e00:	b580      	push	{r7, lr}
  401e02:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401e04:	4b13      	ldr	r3, [pc, #76]	; (401e54 <board_init+0x54>)
  401e06:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401e0a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401e0c:	4b12      	ldr	r3, [pc, #72]	; (401e58 <board_init+0x58>)
  401e0e:	4798      	blx	r3
	SCB_EnableDCache();
  401e10:	4b12      	ldr	r3, [pc, #72]	; (401e5c <board_init+0x5c>)
  401e12:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e14:	4b12      	ldr	r3, [pc, #72]	; (401e60 <board_init+0x60>)
  401e16:	4a13      	ldr	r2, [pc, #76]	; (401e64 <board_init+0x64>)
  401e18:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e1a:	4b11      	ldr	r3, [pc, #68]	; (401e60 <board_init+0x60>)
  401e1c:	4a12      	ldr	r2, [pc, #72]	; (401e68 <board_init+0x68>)
  401e1e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401e20:	4b12      	ldr	r3, [pc, #72]	; (401e6c <board_init+0x6c>)
  401e22:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401e24:	4b12      	ldr	r3, [pc, #72]	; (401e70 <board_init+0x70>)
  401e26:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401e28:	2101      	movs	r1, #1
  401e2a:	2048      	movs	r0, #72	; 0x48
  401e2c:	4b11      	ldr	r3, [pc, #68]	; (401e74 <board_init+0x74>)
  401e2e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401e30:	2101      	movs	r1, #1
  401e32:	2048      	movs	r0, #72	; 0x48
  401e34:	4b10      	ldr	r3, [pc, #64]	; (401e78 <board_init+0x78>)
  401e36:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401e38:	2100      	movs	r1, #0
  401e3a:	200b      	movs	r0, #11
  401e3c:	4b0d      	ldr	r3, [pc, #52]	; (401e74 <board_init+0x74>)
  401e3e:	4798      	blx	r3
  401e40:	2188      	movs	r1, #136	; 0x88
  401e42:	200b      	movs	r0, #11
  401e44:	4b0d      	ldr	r3, [pc, #52]	; (401e7c <board_init+0x7c>)
  401e46:	4798      	blx	r3
  401e48:	2102      	movs	r1, #2
  401e4a:	200b      	movs	r0, #11
  401e4c:	4b0c      	ldr	r3, [pc, #48]	; (401e80 <board_init+0x80>)
  401e4e:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401e50:	bf00      	nop
  401e52:	bd80      	pop	{r7, pc}
  401e54:	400e1850 	.word	0x400e1850
  401e58:	004019b9 	.word	0x004019b9
  401e5c:	004019f1 	.word	0x004019f1
  401e60:	400e0c00 	.word	0x400e0c00
  401e64:	5a00080c 	.word	0x5a00080c
  401e68:	5a00070c 	.word	0x5a00070c
  401e6c:	00401dbd 	.word	0x00401dbd
  401e70:	00401ab1 	.word	0x00401ab1
  401e74:	00401bf9 	.word	0x00401bf9
  401e78:	00401c81 	.word	0x00401c81
  401e7c:	00401add 	.word	0x00401add
  401e80:	00401ced 	.word	0x00401ced

00401e84 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401e84:	b480      	push	{r7}
  401e86:	b085      	sub	sp, #20
  401e88:	af00      	add	r7, sp, #0
  401e8a:	60f8      	str	r0, [r7, #12]
  401e8c:	60b9      	str	r1, [r7, #8]
  401e8e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401e90:	687b      	ldr	r3, [r7, #4]
  401e92:	2b00      	cmp	r3, #0
  401e94:	d003      	beq.n	401e9e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401e96:	68fb      	ldr	r3, [r7, #12]
  401e98:	68ba      	ldr	r2, [r7, #8]
  401e9a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401e9c:	e002      	b.n	401ea4 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401e9e:	68fb      	ldr	r3, [r7, #12]
  401ea0:	68ba      	ldr	r2, [r7, #8]
  401ea2:	661a      	str	r2, [r3, #96]	; 0x60
}
  401ea4:	bf00      	nop
  401ea6:	3714      	adds	r7, #20
  401ea8:	46bd      	mov	sp, r7
  401eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eae:	4770      	bx	lr

00401eb0 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401eb0:	b480      	push	{r7}
  401eb2:	b083      	sub	sp, #12
  401eb4:	af00      	add	r7, sp, #0
  401eb6:	6078      	str	r0, [r7, #4]
  401eb8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401eba:	687b      	ldr	r3, [r7, #4]
  401ebc:	683a      	ldr	r2, [r7, #0]
  401ebe:	631a      	str	r2, [r3, #48]	; 0x30
}
  401ec0:	bf00      	nop
  401ec2:	370c      	adds	r7, #12
  401ec4:	46bd      	mov	sp, r7
  401ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eca:	4770      	bx	lr

00401ecc <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401ecc:	b480      	push	{r7}
  401ece:	b083      	sub	sp, #12
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	6078      	str	r0, [r7, #4]
  401ed4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401ed6:	687b      	ldr	r3, [r7, #4]
  401ed8:	683a      	ldr	r2, [r7, #0]
  401eda:	635a      	str	r2, [r3, #52]	; 0x34
}
  401edc:	bf00      	nop
  401ede:	370c      	adds	r7, #12
  401ee0:	46bd      	mov	sp, r7
  401ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee6:	4770      	bx	lr

00401ee8 <pio_get>:
 * \retval 1 at least one PIO currently has a high level.
 * \retval 0 all PIOs have a low level.
 */
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401ee8:	b480      	push	{r7}
  401eea:	b087      	sub	sp, #28
  401eec:	af00      	add	r7, sp, #0
  401eee:	60f8      	str	r0, [r7, #12]
  401ef0:	60b9      	str	r1, [r7, #8]
  401ef2:	607a      	str	r2, [r7, #4]
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  401ef4:	68bb      	ldr	r3, [r7, #8]
  401ef6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401efa:	d003      	beq.n	401f04 <pio_get+0x1c>
  401efc:	68bb      	ldr	r3, [r7, #8]
  401efe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f02:	d103      	bne.n	401f0c <pio_get+0x24>
		ul_reg = p_pio->PIO_ODSR;
  401f04:	68fb      	ldr	r3, [r7, #12]
  401f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  401f08:	617b      	str	r3, [r7, #20]
  401f0a:	e002      	b.n	401f12 <pio_get+0x2a>
	} else {
		ul_reg = p_pio->PIO_PDSR;
  401f0c:	68fb      	ldr	r3, [r7, #12]
  401f0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401f10:	617b      	str	r3, [r7, #20]
	}

	if ((ul_reg & ul_mask) == 0) {
  401f12:	697a      	ldr	r2, [r7, #20]
  401f14:	687b      	ldr	r3, [r7, #4]
  401f16:	4013      	ands	r3, r2
  401f18:	2b00      	cmp	r3, #0
  401f1a:	d101      	bne.n	401f20 <pio_get+0x38>
		return 0;
  401f1c:	2300      	movs	r3, #0
  401f1e:	e000      	b.n	401f22 <pio_get+0x3a>
	} else {
		return 1;
  401f20:	2301      	movs	r3, #1
	}
}
  401f22:	4618      	mov	r0, r3
  401f24:	371c      	adds	r7, #28
  401f26:	46bd      	mov	sp, r7
  401f28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f2c:	4770      	bx	lr

00401f2e <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401f2e:	b480      	push	{r7}
  401f30:	b087      	sub	sp, #28
  401f32:	af00      	add	r7, sp, #0
  401f34:	60f8      	str	r0, [r7, #12]
  401f36:	60b9      	str	r1, [r7, #8]
  401f38:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	687a      	ldr	r2, [r7, #4]
  401f3e:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401f40:	68bb      	ldr	r3, [r7, #8]
  401f42:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f46:	d04a      	beq.n	401fde <pio_set_peripheral+0xb0>
  401f48:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f4c:	d808      	bhi.n	401f60 <pio_set_peripheral+0x32>
  401f4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f52:	d016      	beq.n	401f82 <pio_set_peripheral+0x54>
  401f54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f58:	d02c      	beq.n	401fb4 <pio_set_peripheral+0x86>
  401f5a:	2b00      	cmp	r3, #0
  401f5c:	d069      	beq.n	402032 <pio_set_peripheral+0x104>
  401f5e:	e064      	b.n	40202a <pio_set_peripheral+0xfc>
  401f60:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f64:	d065      	beq.n	402032 <pio_set_peripheral+0x104>
  401f66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f6a:	d803      	bhi.n	401f74 <pio_set_peripheral+0x46>
  401f6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f70:	d04a      	beq.n	402008 <pio_set_peripheral+0xda>
  401f72:	e05a      	b.n	40202a <pio_set_peripheral+0xfc>
  401f74:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f78:	d05b      	beq.n	402032 <pio_set_peripheral+0x104>
  401f7a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f7e:	d058      	beq.n	402032 <pio_set_peripheral+0x104>
  401f80:	e053      	b.n	40202a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f88:	68fb      	ldr	r3, [r7, #12]
  401f8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f8c:	687b      	ldr	r3, [r7, #4]
  401f8e:	43d9      	mvns	r1, r3
  401f90:	697b      	ldr	r3, [r7, #20]
  401f92:	400b      	ands	r3, r1
  401f94:	401a      	ands	r2, r3
  401f96:	68fb      	ldr	r3, [r7, #12]
  401f98:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f9a:	68fb      	ldr	r3, [r7, #12]
  401f9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401f9e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401fa0:	68fb      	ldr	r3, [r7, #12]
  401fa2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401fa4:	687b      	ldr	r3, [r7, #4]
  401fa6:	43d9      	mvns	r1, r3
  401fa8:	697b      	ldr	r3, [r7, #20]
  401faa:	400b      	ands	r3, r1
  401fac:	401a      	ands	r2, r3
  401fae:	68fb      	ldr	r3, [r7, #12]
  401fb0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fb2:	e03a      	b.n	40202a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fb4:	68fb      	ldr	r3, [r7, #12]
  401fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fb8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401fba:	687a      	ldr	r2, [r7, #4]
  401fbc:	697b      	ldr	r3, [r7, #20]
  401fbe:	431a      	orrs	r2, r3
  401fc0:	68fb      	ldr	r3, [r7, #12]
  401fc2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fc8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401fca:	68fb      	ldr	r3, [r7, #12]
  401fcc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401fce:	687b      	ldr	r3, [r7, #4]
  401fd0:	43d9      	mvns	r1, r3
  401fd2:	697b      	ldr	r3, [r7, #20]
  401fd4:	400b      	ands	r3, r1
  401fd6:	401a      	ands	r2, r3
  401fd8:	68fb      	ldr	r3, [r7, #12]
  401fda:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fdc:	e025      	b.n	40202a <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fde:	68fb      	ldr	r3, [r7, #12]
  401fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fe2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401fe4:	68fb      	ldr	r3, [r7, #12]
  401fe6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401fe8:	687b      	ldr	r3, [r7, #4]
  401fea:	43d9      	mvns	r1, r3
  401fec:	697b      	ldr	r3, [r7, #20]
  401fee:	400b      	ands	r3, r1
  401ff0:	401a      	ands	r2, r3
  401ff2:	68fb      	ldr	r3, [r7, #12]
  401ff4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401ff6:	68fb      	ldr	r3, [r7, #12]
  401ff8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401ffa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401ffc:	687a      	ldr	r2, [r7, #4]
  401ffe:	697b      	ldr	r3, [r7, #20]
  402000:	431a      	orrs	r2, r3
  402002:	68fb      	ldr	r3, [r7, #12]
  402004:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402006:	e010      	b.n	40202a <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402008:	68fb      	ldr	r3, [r7, #12]
  40200a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40200c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40200e:	687a      	ldr	r2, [r7, #4]
  402010:	697b      	ldr	r3, [r7, #20]
  402012:	431a      	orrs	r2, r3
  402014:	68fb      	ldr	r3, [r7, #12]
  402016:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402018:	68fb      	ldr	r3, [r7, #12]
  40201a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40201c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40201e:	687a      	ldr	r2, [r7, #4]
  402020:	697b      	ldr	r3, [r7, #20]
  402022:	431a      	orrs	r2, r3
  402024:	68fb      	ldr	r3, [r7, #12]
  402026:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402028:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40202a:	68fb      	ldr	r3, [r7, #12]
  40202c:	687a      	ldr	r2, [r7, #4]
  40202e:	605a      	str	r2, [r3, #4]
  402030:	e000      	b.n	402034 <pio_set_peripheral+0x106>
		return;
  402032:	bf00      	nop
}
  402034:	371c      	adds	r7, #28
  402036:	46bd      	mov	sp, r7
  402038:	f85d 7b04 	ldr.w	r7, [sp], #4
  40203c:	4770      	bx	lr
	...

00402040 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402040:	b580      	push	{r7, lr}
  402042:	b084      	sub	sp, #16
  402044:	af00      	add	r7, sp, #0
  402046:	60f8      	str	r0, [r7, #12]
  402048:	60b9      	str	r1, [r7, #8]
  40204a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40204c:	68b9      	ldr	r1, [r7, #8]
  40204e:	68f8      	ldr	r0, [r7, #12]
  402050:	4b19      	ldr	r3, [pc, #100]	; (4020b8 <pio_set_input+0x78>)
  402052:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402054:	687b      	ldr	r3, [r7, #4]
  402056:	f003 0301 	and.w	r3, r3, #1
  40205a:	461a      	mov	r2, r3
  40205c:	68b9      	ldr	r1, [r7, #8]
  40205e:	68f8      	ldr	r0, [r7, #12]
  402060:	4b16      	ldr	r3, [pc, #88]	; (4020bc <pio_set_input+0x7c>)
  402062:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402064:	687b      	ldr	r3, [r7, #4]
  402066:	f003 030a 	and.w	r3, r3, #10
  40206a:	2b00      	cmp	r3, #0
  40206c:	d003      	beq.n	402076 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40206e:	68fb      	ldr	r3, [r7, #12]
  402070:	68ba      	ldr	r2, [r7, #8]
  402072:	621a      	str	r2, [r3, #32]
  402074:	e002      	b.n	40207c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402076:	68fb      	ldr	r3, [r7, #12]
  402078:	68ba      	ldr	r2, [r7, #8]
  40207a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40207c:	687b      	ldr	r3, [r7, #4]
  40207e:	f003 0302 	and.w	r3, r3, #2
  402082:	2b00      	cmp	r3, #0
  402084:	d004      	beq.n	402090 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402086:	68fb      	ldr	r3, [r7, #12]
  402088:	68ba      	ldr	r2, [r7, #8]
  40208a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40208e:	e008      	b.n	4020a2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402090:	687b      	ldr	r3, [r7, #4]
  402092:	f003 0308 	and.w	r3, r3, #8
  402096:	2b00      	cmp	r3, #0
  402098:	d003      	beq.n	4020a2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40209a:	68fb      	ldr	r3, [r7, #12]
  40209c:	68ba      	ldr	r2, [r7, #8]
  40209e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4020a2:	68fb      	ldr	r3, [r7, #12]
  4020a4:	68ba      	ldr	r2, [r7, #8]
  4020a6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4020a8:	68fb      	ldr	r3, [r7, #12]
  4020aa:	68ba      	ldr	r2, [r7, #8]
  4020ac:	601a      	str	r2, [r3, #0]
}
  4020ae:	bf00      	nop
  4020b0:	3710      	adds	r7, #16
  4020b2:	46bd      	mov	sp, r7
  4020b4:	bd80      	pop	{r7, pc}
  4020b6:	bf00      	nop
  4020b8:	004022a1 	.word	0x004022a1
  4020bc:	00401e85 	.word	0x00401e85

004020c0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4020c0:	b580      	push	{r7, lr}
  4020c2:	b084      	sub	sp, #16
  4020c4:	af00      	add	r7, sp, #0
  4020c6:	60f8      	str	r0, [r7, #12]
  4020c8:	60b9      	str	r1, [r7, #8]
  4020ca:	607a      	str	r2, [r7, #4]
  4020cc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4020ce:	68b9      	ldr	r1, [r7, #8]
  4020d0:	68f8      	ldr	r0, [r7, #12]
  4020d2:	4b12      	ldr	r3, [pc, #72]	; (40211c <pio_set_output+0x5c>)
  4020d4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4020d6:	69ba      	ldr	r2, [r7, #24]
  4020d8:	68b9      	ldr	r1, [r7, #8]
  4020da:	68f8      	ldr	r0, [r7, #12]
  4020dc:	4b10      	ldr	r3, [pc, #64]	; (402120 <pio_set_output+0x60>)
  4020de:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4020e0:	683b      	ldr	r3, [r7, #0]
  4020e2:	2b00      	cmp	r3, #0
  4020e4:	d003      	beq.n	4020ee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4020e6:	68fb      	ldr	r3, [r7, #12]
  4020e8:	68ba      	ldr	r2, [r7, #8]
  4020ea:	651a      	str	r2, [r3, #80]	; 0x50
  4020ec:	e002      	b.n	4020f4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4020ee:	68fb      	ldr	r3, [r7, #12]
  4020f0:	68ba      	ldr	r2, [r7, #8]
  4020f2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4020f4:	687b      	ldr	r3, [r7, #4]
  4020f6:	2b00      	cmp	r3, #0
  4020f8:	d003      	beq.n	402102 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4020fa:	68fb      	ldr	r3, [r7, #12]
  4020fc:	68ba      	ldr	r2, [r7, #8]
  4020fe:	631a      	str	r2, [r3, #48]	; 0x30
  402100:	e002      	b.n	402108 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402102:	68fb      	ldr	r3, [r7, #12]
  402104:	68ba      	ldr	r2, [r7, #8]
  402106:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402108:	68fb      	ldr	r3, [r7, #12]
  40210a:	68ba      	ldr	r2, [r7, #8]
  40210c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40210e:	68fb      	ldr	r3, [r7, #12]
  402110:	68ba      	ldr	r2, [r7, #8]
  402112:	601a      	str	r2, [r3, #0]
}
  402114:	bf00      	nop
  402116:	3710      	adds	r7, #16
  402118:	46bd      	mov	sp, r7
  40211a:	bd80      	pop	{r7, pc}
  40211c:	004022a1 	.word	0x004022a1
  402120:	00401e85 	.word	0x00401e85

00402124 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402124:	b590      	push	{r4, r7, lr}
  402126:	b087      	sub	sp, #28
  402128:	af02      	add	r7, sp, #8
  40212a:	60f8      	str	r0, [r7, #12]
  40212c:	60b9      	str	r1, [r7, #8]
  40212e:	607a      	str	r2, [r7, #4]
  402130:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  402132:	68bb      	ldr	r3, [r7, #8]
  402134:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402138:	d016      	beq.n	402168 <pio_configure+0x44>
  40213a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40213e:	d809      	bhi.n	402154 <pio_configure+0x30>
  402140:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402144:	d010      	beq.n	402168 <pio_configure+0x44>
  402146:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40214a:	d00d      	beq.n	402168 <pio_configure+0x44>
  40214c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402150:	d00a      	beq.n	402168 <pio_configure+0x44>
  402152:	e03d      	b.n	4021d0 <pio_configure+0xac>
  402154:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402158:	d01a      	beq.n	402190 <pio_configure+0x6c>
  40215a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40215e:	d017      	beq.n	402190 <pio_configure+0x6c>
  402160:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402164:	d00e      	beq.n	402184 <pio_configure+0x60>
  402166:	e033      	b.n	4021d0 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  402168:	687a      	ldr	r2, [r7, #4]
  40216a:	68b9      	ldr	r1, [r7, #8]
  40216c:	68f8      	ldr	r0, [r7, #12]
  40216e:	4b1c      	ldr	r3, [pc, #112]	; (4021e0 <pio_configure+0xbc>)
  402170:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  402172:	683b      	ldr	r3, [r7, #0]
  402174:	f003 0301 	and.w	r3, r3, #1
  402178:	461a      	mov	r2, r3
  40217a:	6879      	ldr	r1, [r7, #4]
  40217c:	68f8      	ldr	r0, [r7, #12]
  40217e:	4b19      	ldr	r3, [pc, #100]	; (4021e4 <pio_configure+0xc0>)
  402180:	4798      	blx	r3
		break;
  402182:	e027      	b.n	4021d4 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  402184:	683a      	ldr	r2, [r7, #0]
  402186:	6879      	ldr	r1, [r7, #4]
  402188:	68f8      	ldr	r0, [r7, #12]
  40218a:	4b17      	ldr	r3, [pc, #92]	; (4021e8 <pio_configure+0xc4>)
  40218c:	4798      	blx	r3
		break;
  40218e:	e021      	b.n	4021d4 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402190:	68bb      	ldr	r3, [r7, #8]
  402192:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402196:	bf0c      	ite	eq
  402198:	2301      	moveq	r3, #1
  40219a:	2300      	movne	r3, #0
  40219c:	b2db      	uxtb	r3, r3
  40219e:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4021a0:	683b      	ldr	r3, [r7, #0]
  4021a2:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021a6:	2b00      	cmp	r3, #0
  4021a8:	bf14      	ite	ne
  4021aa:	2301      	movne	r3, #1
  4021ac:	2300      	moveq	r3, #0
  4021ae:	b2db      	uxtb	r3, r3
  4021b0:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4021b2:	683b      	ldr	r3, [r7, #0]
  4021b4:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4021b8:	2b00      	cmp	r3, #0
  4021ba:	bf14      	ite	ne
  4021bc:	2301      	movne	r3, #1
  4021be:	2300      	moveq	r3, #0
  4021c0:	b2db      	uxtb	r3, r3
  4021c2:	9300      	str	r3, [sp, #0]
  4021c4:	460b      	mov	r3, r1
  4021c6:	6879      	ldr	r1, [r7, #4]
  4021c8:	68f8      	ldr	r0, [r7, #12]
  4021ca:	4c08      	ldr	r4, [pc, #32]	; (4021ec <pio_configure+0xc8>)
  4021cc:	47a0      	blx	r4
		break;
  4021ce:	e001      	b.n	4021d4 <pio_configure+0xb0>

	default:
		return 0;
  4021d0:	2300      	movs	r3, #0
  4021d2:	e000      	b.n	4021d6 <pio_configure+0xb2>
	}

	return 1;
  4021d4:	2301      	movs	r3, #1
}
  4021d6:	4618      	mov	r0, r3
  4021d8:	3714      	adds	r7, #20
  4021da:	46bd      	mov	sp, r7
  4021dc:	bd90      	pop	{r4, r7, pc}
  4021de:	bf00      	nop
  4021e0:	00401f2f 	.word	0x00401f2f
  4021e4:	00401e85 	.word	0x00401e85
  4021e8:	00402041 	.word	0x00402041
  4021ec:	004020c1 	.word	0x004020c1

004021f0 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  4021f0:	b480      	push	{r7}
  4021f2:	b083      	sub	sp, #12
  4021f4:	af00      	add	r7, sp, #0
  4021f6:	6078      	str	r0, [r7, #4]
  4021f8:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4021fa:	687b      	ldr	r3, [r7, #4]
  4021fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4021fe:	683b      	ldr	r3, [r7, #0]
  402200:	4013      	ands	r3, r2
  402202:	2b00      	cmp	r3, #0
  402204:	d101      	bne.n	40220a <pio_get_output_data_status+0x1a>
		return 0;
  402206:	2300      	movs	r3, #0
  402208:	e000      	b.n	40220c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40220a:	2301      	movs	r3, #1
	}
}
  40220c:	4618      	mov	r0, r3
  40220e:	370c      	adds	r7, #12
  402210:	46bd      	mov	sp, r7
  402212:	f85d 7b04 	ldr.w	r7, [sp], #4
  402216:	4770      	bx	lr

00402218 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402218:	b480      	push	{r7}
  40221a:	b085      	sub	sp, #20
  40221c:	af00      	add	r7, sp, #0
  40221e:	60f8      	str	r0, [r7, #12]
  402220:	60b9      	str	r1, [r7, #8]
  402222:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402224:	687b      	ldr	r3, [r7, #4]
  402226:	f003 0310 	and.w	r3, r3, #16
  40222a:	2b00      	cmp	r3, #0
  40222c:	d020      	beq.n	402270 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40222e:	68fb      	ldr	r3, [r7, #12]
  402230:	68ba      	ldr	r2, [r7, #8]
  402232:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  402236:	687b      	ldr	r3, [r7, #4]
  402238:	f003 0320 	and.w	r3, r3, #32
  40223c:	2b00      	cmp	r3, #0
  40223e:	d004      	beq.n	40224a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402240:	68fb      	ldr	r3, [r7, #12]
  402242:	68ba      	ldr	r2, [r7, #8]
  402244:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402248:	e003      	b.n	402252 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40224a:	68fb      	ldr	r3, [r7, #12]
  40224c:	68ba      	ldr	r2, [r7, #8]
  40224e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402252:	687b      	ldr	r3, [r7, #4]
  402254:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402258:	2b00      	cmp	r3, #0
  40225a:	d004      	beq.n	402266 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40225c:	68fb      	ldr	r3, [r7, #12]
  40225e:	68ba      	ldr	r2, [r7, #8]
  402260:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402264:	e008      	b.n	402278 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  402266:	68fb      	ldr	r3, [r7, #12]
  402268:	68ba      	ldr	r2, [r7, #8]
  40226a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40226e:	e003      	b.n	402278 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402270:	68fb      	ldr	r3, [r7, #12]
  402272:	68ba      	ldr	r2, [r7, #8]
  402274:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  402278:	bf00      	nop
  40227a:	3714      	adds	r7, #20
  40227c:	46bd      	mov	sp, r7
  40227e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402282:	4770      	bx	lr

00402284 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402284:	b480      	push	{r7}
  402286:	b083      	sub	sp, #12
  402288:	af00      	add	r7, sp, #0
  40228a:	6078      	str	r0, [r7, #4]
  40228c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40228e:	687b      	ldr	r3, [r7, #4]
  402290:	683a      	ldr	r2, [r7, #0]
  402292:	641a      	str	r2, [r3, #64]	; 0x40
}
  402294:	bf00      	nop
  402296:	370c      	adds	r7, #12
  402298:	46bd      	mov	sp, r7
  40229a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40229e:	4770      	bx	lr

004022a0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4022a0:	b480      	push	{r7}
  4022a2:	b083      	sub	sp, #12
  4022a4:	af00      	add	r7, sp, #0
  4022a6:	6078      	str	r0, [r7, #4]
  4022a8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4022aa:	687b      	ldr	r3, [r7, #4]
  4022ac:	683a      	ldr	r2, [r7, #0]
  4022ae:	645a      	str	r2, [r3, #68]	; 0x44
}
  4022b0:	bf00      	nop
  4022b2:	370c      	adds	r7, #12
  4022b4:	46bd      	mov	sp, r7
  4022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ba:	4770      	bx	lr

004022bc <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4022bc:	b480      	push	{r7}
  4022be:	b083      	sub	sp, #12
  4022c0:	af00      	add	r7, sp, #0
  4022c2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4022c4:	687b      	ldr	r3, [r7, #4]
  4022c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4022c8:	4618      	mov	r0, r3
  4022ca:	370c      	adds	r7, #12
  4022cc:	46bd      	mov	sp, r7
  4022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022d2:	4770      	bx	lr

004022d4 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4022d4:	b480      	push	{r7}
  4022d6:	b083      	sub	sp, #12
  4022d8:	af00      	add	r7, sp, #0
  4022da:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4022dc:	687b      	ldr	r3, [r7, #4]
  4022de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4022e0:	4618      	mov	r0, r3
  4022e2:	370c      	adds	r7, #12
  4022e4:	46bd      	mov	sp, r7
  4022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022ea:	4770      	bx	lr

004022ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4022ec:	b580      	push	{r7, lr}
  4022ee:	b084      	sub	sp, #16
  4022f0:	af00      	add	r7, sp, #0
  4022f2:	6078      	str	r0, [r7, #4]
  4022f4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4022f6:	6878      	ldr	r0, [r7, #4]
  4022f8:	4b26      	ldr	r3, [pc, #152]	; (402394 <pio_handler_process+0xa8>)
  4022fa:	4798      	blx	r3
  4022fc:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4022fe:	6878      	ldr	r0, [r7, #4]
  402300:	4b25      	ldr	r3, [pc, #148]	; (402398 <pio_handler_process+0xac>)
  402302:	4798      	blx	r3
  402304:	4602      	mov	r2, r0
  402306:	68fb      	ldr	r3, [r7, #12]
  402308:	4013      	ands	r3, r2
  40230a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40230c:	68fb      	ldr	r3, [r7, #12]
  40230e:	2b00      	cmp	r3, #0
  402310:	d03c      	beq.n	40238c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  402312:	2300      	movs	r3, #0
  402314:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402316:	e034      	b.n	402382 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402318:	4a20      	ldr	r2, [pc, #128]	; (40239c <pio_handler_process+0xb0>)
  40231a:	68bb      	ldr	r3, [r7, #8]
  40231c:	011b      	lsls	r3, r3, #4
  40231e:	4413      	add	r3, r2
  402320:	681a      	ldr	r2, [r3, #0]
  402322:	683b      	ldr	r3, [r7, #0]
  402324:	429a      	cmp	r2, r3
  402326:	d126      	bne.n	402376 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402328:	4a1c      	ldr	r2, [pc, #112]	; (40239c <pio_handler_process+0xb0>)
  40232a:	68bb      	ldr	r3, [r7, #8]
  40232c:	011b      	lsls	r3, r3, #4
  40232e:	4413      	add	r3, r2
  402330:	3304      	adds	r3, #4
  402332:	681a      	ldr	r2, [r3, #0]
  402334:	68fb      	ldr	r3, [r7, #12]
  402336:	4013      	ands	r3, r2
  402338:	2b00      	cmp	r3, #0
  40233a:	d01c      	beq.n	402376 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40233c:	4a17      	ldr	r2, [pc, #92]	; (40239c <pio_handler_process+0xb0>)
  40233e:	68bb      	ldr	r3, [r7, #8]
  402340:	011b      	lsls	r3, r3, #4
  402342:	4413      	add	r3, r2
  402344:	330c      	adds	r3, #12
  402346:	681b      	ldr	r3, [r3, #0]
  402348:	4914      	ldr	r1, [pc, #80]	; (40239c <pio_handler_process+0xb0>)
  40234a:	68ba      	ldr	r2, [r7, #8]
  40234c:	0112      	lsls	r2, r2, #4
  40234e:	440a      	add	r2, r1
  402350:	6810      	ldr	r0, [r2, #0]
  402352:	4912      	ldr	r1, [pc, #72]	; (40239c <pio_handler_process+0xb0>)
  402354:	68ba      	ldr	r2, [r7, #8]
  402356:	0112      	lsls	r2, r2, #4
  402358:	440a      	add	r2, r1
  40235a:	3204      	adds	r2, #4
  40235c:	6812      	ldr	r2, [r2, #0]
  40235e:	4611      	mov	r1, r2
  402360:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402362:	4a0e      	ldr	r2, [pc, #56]	; (40239c <pio_handler_process+0xb0>)
  402364:	68bb      	ldr	r3, [r7, #8]
  402366:	011b      	lsls	r3, r3, #4
  402368:	4413      	add	r3, r2
  40236a:	3304      	adds	r3, #4
  40236c:	681b      	ldr	r3, [r3, #0]
  40236e:	43db      	mvns	r3, r3
  402370:	68fa      	ldr	r2, [r7, #12]
  402372:	4013      	ands	r3, r2
  402374:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402376:	68bb      	ldr	r3, [r7, #8]
  402378:	3301      	adds	r3, #1
  40237a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40237c:	68bb      	ldr	r3, [r7, #8]
  40237e:	2b06      	cmp	r3, #6
  402380:	d803      	bhi.n	40238a <pio_handler_process+0x9e>
		while (status != 0) {
  402382:	68fb      	ldr	r3, [r7, #12]
  402384:	2b00      	cmp	r3, #0
  402386:	d1c7      	bne.n	402318 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402388:	e000      	b.n	40238c <pio_handler_process+0xa0>
				break;
  40238a:	bf00      	nop
}
  40238c:	bf00      	nop
  40238e:	3710      	adds	r7, #16
  402390:	46bd      	mov	sp, r7
  402392:	bd80      	pop	{r7, pc}
  402394:	004022bd 	.word	0x004022bd
  402398:	004022d5 	.word	0x004022d5
  40239c:	20400690 	.word	0x20400690

004023a0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4023a0:	b580      	push	{r7, lr}
  4023a2:	b086      	sub	sp, #24
  4023a4:	af00      	add	r7, sp, #0
  4023a6:	60f8      	str	r0, [r7, #12]
  4023a8:	60b9      	str	r1, [r7, #8]
  4023aa:	607a      	str	r2, [r7, #4]
  4023ac:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4023ae:	4b21      	ldr	r3, [pc, #132]	; (402434 <pio_handler_set+0x94>)
  4023b0:	681b      	ldr	r3, [r3, #0]
  4023b2:	2b06      	cmp	r3, #6
  4023b4:	d901      	bls.n	4023ba <pio_handler_set+0x1a>
		return 1;
  4023b6:	2301      	movs	r3, #1
  4023b8:	e038      	b.n	40242c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023ba:	2300      	movs	r3, #0
  4023bc:	75fb      	strb	r3, [r7, #23]
  4023be:	e011      	b.n	4023e4 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4023c0:	7dfb      	ldrb	r3, [r7, #23]
  4023c2:	011b      	lsls	r3, r3, #4
  4023c4:	4a1c      	ldr	r2, [pc, #112]	; (402438 <pio_handler_set+0x98>)
  4023c6:	4413      	add	r3, r2
  4023c8:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4023ca:	693b      	ldr	r3, [r7, #16]
  4023cc:	681a      	ldr	r2, [r3, #0]
  4023ce:	68bb      	ldr	r3, [r7, #8]
  4023d0:	429a      	cmp	r2, r3
  4023d2:	d104      	bne.n	4023de <pio_handler_set+0x3e>
  4023d4:	693b      	ldr	r3, [r7, #16]
  4023d6:	685a      	ldr	r2, [r3, #4]
  4023d8:	687b      	ldr	r3, [r7, #4]
  4023da:	429a      	cmp	r2, r3
  4023dc:	d008      	beq.n	4023f0 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023de:	7dfb      	ldrb	r3, [r7, #23]
  4023e0:	3301      	adds	r3, #1
  4023e2:	75fb      	strb	r3, [r7, #23]
  4023e4:	7dfa      	ldrb	r2, [r7, #23]
  4023e6:	4b13      	ldr	r3, [pc, #76]	; (402434 <pio_handler_set+0x94>)
  4023e8:	681b      	ldr	r3, [r3, #0]
  4023ea:	429a      	cmp	r2, r3
  4023ec:	d9e8      	bls.n	4023c0 <pio_handler_set+0x20>
  4023ee:	e000      	b.n	4023f2 <pio_handler_set+0x52>
			break;
  4023f0:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4023f2:	693b      	ldr	r3, [r7, #16]
  4023f4:	68ba      	ldr	r2, [r7, #8]
  4023f6:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4023f8:	693b      	ldr	r3, [r7, #16]
  4023fa:	687a      	ldr	r2, [r7, #4]
  4023fc:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4023fe:	693b      	ldr	r3, [r7, #16]
  402400:	683a      	ldr	r2, [r7, #0]
  402402:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402404:	693b      	ldr	r3, [r7, #16]
  402406:	6a3a      	ldr	r2, [r7, #32]
  402408:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40240a:	7dfa      	ldrb	r2, [r7, #23]
  40240c:	4b09      	ldr	r3, [pc, #36]	; (402434 <pio_handler_set+0x94>)
  40240e:	681b      	ldr	r3, [r3, #0]
  402410:	3301      	adds	r3, #1
  402412:	429a      	cmp	r2, r3
  402414:	d104      	bne.n	402420 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  402416:	4b07      	ldr	r3, [pc, #28]	; (402434 <pio_handler_set+0x94>)
  402418:	681b      	ldr	r3, [r3, #0]
  40241a:	3301      	adds	r3, #1
  40241c:	4a05      	ldr	r2, [pc, #20]	; (402434 <pio_handler_set+0x94>)
  40241e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402420:	683a      	ldr	r2, [r7, #0]
  402422:	6879      	ldr	r1, [r7, #4]
  402424:	68f8      	ldr	r0, [r7, #12]
  402426:	4b05      	ldr	r3, [pc, #20]	; (40243c <pio_handler_set+0x9c>)
  402428:	4798      	blx	r3

	return 0;
  40242a:	2300      	movs	r3, #0
}
  40242c:	4618      	mov	r0, r3
  40242e:	3718      	adds	r7, #24
  402430:	46bd      	mov	sp, r7
  402432:	bd80      	pop	{r7, pc}
  402434:	20400700 	.word	0x20400700
  402438:	20400690 	.word	0x20400690
  40243c:	00402219 	.word	0x00402219

00402440 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402440:	b580      	push	{r7, lr}
  402442:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402444:	210a      	movs	r1, #10
  402446:	4802      	ldr	r0, [pc, #8]	; (402450 <PIOA_Handler+0x10>)
  402448:	4b02      	ldr	r3, [pc, #8]	; (402454 <PIOA_Handler+0x14>)
  40244a:	4798      	blx	r3
}
  40244c:	bf00      	nop
  40244e:	bd80      	pop	{r7, pc}
  402450:	400e0e00 	.word	0x400e0e00
  402454:	004022ed 	.word	0x004022ed

00402458 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402458:	b580      	push	{r7, lr}
  40245a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40245c:	210b      	movs	r1, #11
  40245e:	4802      	ldr	r0, [pc, #8]	; (402468 <PIOB_Handler+0x10>)
  402460:	4b02      	ldr	r3, [pc, #8]	; (40246c <PIOB_Handler+0x14>)
  402462:	4798      	blx	r3
}
  402464:	bf00      	nop
  402466:	bd80      	pop	{r7, pc}
  402468:	400e1000 	.word	0x400e1000
  40246c:	004022ed 	.word	0x004022ed

00402470 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402470:	b580      	push	{r7, lr}
  402472:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402474:	210c      	movs	r1, #12
  402476:	4802      	ldr	r0, [pc, #8]	; (402480 <PIOC_Handler+0x10>)
  402478:	4b02      	ldr	r3, [pc, #8]	; (402484 <PIOC_Handler+0x14>)
  40247a:	4798      	blx	r3
}
  40247c:	bf00      	nop
  40247e:	bd80      	pop	{r7, pc}
  402480:	400e1200 	.word	0x400e1200
  402484:	004022ed 	.word	0x004022ed

00402488 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402488:	b580      	push	{r7, lr}
  40248a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  40248c:	2110      	movs	r1, #16
  40248e:	4802      	ldr	r0, [pc, #8]	; (402498 <PIOD_Handler+0x10>)
  402490:	4b02      	ldr	r3, [pc, #8]	; (40249c <PIOD_Handler+0x14>)
  402492:	4798      	blx	r3
}
  402494:	bf00      	nop
  402496:	bd80      	pop	{r7, pc}
  402498:	400e1400 	.word	0x400e1400
  40249c:	004022ed 	.word	0x004022ed

004024a0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4024a0:	b580      	push	{r7, lr}
  4024a2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4024a4:	2111      	movs	r1, #17
  4024a6:	4802      	ldr	r0, [pc, #8]	; (4024b0 <PIOE_Handler+0x10>)
  4024a8:	4b02      	ldr	r3, [pc, #8]	; (4024b4 <PIOE_Handler+0x14>)
  4024aa:	4798      	blx	r3
}
  4024ac:	bf00      	nop
  4024ae:	bd80      	pop	{r7, pc}
  4024b0:	400e1600 	.word	0x400e1600
  4024b4:	004022ed 	.word	0x004022ed

004024b8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4024b8:	b480      	push	{r7}
  4024ba:	b083      	sub	sp, #12
  4024bc:	af00      	add	r7, sp, #0
  4024be:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4024c0:	687b      	ldr	r3, [r7, #4]
  4024c2:	3b01      	subs	r3, #1
  4024c4:	2b03      	cmp	r3, #3
  4024c6:	d81a      	bhi.n	4024fe <pmc_mck_set_division+0x46>
  4024c8:	a201      	add	r2, pc, #4	; (adr r2, 4024d0 <pmc_mck_set_division+0x18>)
  4024ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024ce:	bf00      	nop
  4024d0:	004024e1 	.word	0x004024e1
  4024d4:	004024e7 	.word	0x004024e7
  4024d8:	004024ef 	.word	0x004024ef
  4024dc:	004024f7 	.word	0x004024f7
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024e0:	2300      	movs	r3, #0
  4024e2:	607b      	str	r3, [r7, #4]
			break;
  4024e4:	e00e      	b.n	402504 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4024e6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4024ea:	607b      	str	r3, [r7, #4]
			break;
  4024ec:	e00a      	b.n	402504 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4024ee:	f44f 7340 	mov.w	r3, #768	; 0x300
  4024f2:	607b      	str	r3, [r7, #4]
			break;
  4024f4:	e006      	b.n	402504 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4024f6:	f44f 7300 	mov.w	r3, #512	; 0x200
  4024fa:	607b      	str	r3, [r7, #4]
			break;
  4024fc:	e002      	b.n	402504 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024fe:	2300      	movs	r3, #0
  402500:	607b      	str	r3, [r7, #4]
			break;
  402502:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402504:	490a      	ldr	r1, [pc, #40]	; (402530 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402506:	4b0a      	ldr	r3, [pc, #40]	; (402530 <pmc_mck_set_division+0x78>)
  402508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40250a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40250e:	687b      	ldr	r3, [r7, #4]
  402510:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  402512:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402514:	bf00      	nop
  402516:	4b06      	ldr	r3, [pc, #24]	; (402530 <pmc_mck_set_division+0x78>)
  402518:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40251a:	f003 0308 	and.w	r3, r3, #8
  40251e:	2b00      	cmp	r3, #0
  402520:	d0f9      	beq.n	402516 <pmc_mck_set_division+0x5e>
}
  402522:	bf00      	nop
  402524:	370c      	adds	r7, #12
  402526:	46bd      	mov	sp, r7
  402528:	f85d 7b04 	ldr.w	r7, [sp], #4
  40252c:	4770      	bx	lr
  40252e:	bf00      	nop
  402530:	400e0600 	.word	0x400e0600

00402534 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402534:	b480      	push	{r7}
  402536:	b085      	sub	sp, #20
  402538:	af00      	add	r7, sp, #0
  40253a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40253c:	491d      	ldr	r1, [pc, #116]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  40253e:	4b1d      	ldr	r3, [pc, #116]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  402540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402542:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402546:	687b      	ldr	r3, [r7, #4]
  402548:	4313      	orrs	r3, r2
  40254a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40254c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402550:	60fb      	str	r3, [r7, #12]
  402552:	e007      	b.n	402564 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402554:	68fb      	ldr	r3, [r7, #12]
  402556:	2b00      	cmp	r3, #0
  402558:	d101      	bne.n	40255e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40255a:	2301      	movs	r3, #1
  40255c:	e023      	b.n	4025a6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	3b01      	subs	r3, #1
  402562:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402564:	4b13      	ldr	r3, [pc, #76]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  402566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402568:	f003 0308 	and.w	r3, r3, #8
  40256c:	2b00      	cmp	r3, #0
  40256e:	d0f1      	beq.n	402554 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402570:	4a10      	ldr	r2, [pc, #64]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  402572:	4b10      	ldr	r3, [pc, #64]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  402574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402576:	f023 0303 	bic.w	r3, r3, #3
  40257a:	f043 0302 	orr.w	r3, r3, #2
  40257e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402584:	60fb      	str	r3, [r7, #12]
  402586:	e007      	b.n	402598 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402588:	68fb      	ldr	r3, [r7, #12]
  40258a:	2b00      	cmp	r3, #0
  40258c:	d101      	bne.n	402592 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40258e:	2301      	movs	r3, #1
  402590:	e009      	b.n	4025a6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402592:	68fb      	ldr	r3, [r7, #12]
  402594:	3b01      	subs	r3, #1
  402596:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402598:	4b06      	ldr	r3, [pc, #24]	; (4025b4 <pmc_switch_mck_to_pllack+0x80>)
  40259a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40259c:	f003 0308 	and.w	r3, r3, #8
  4025a0:	2b00      	cmp	r3, #0
  4025a2:	d0f1      	beq.n	402588 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4025a4:	2300      	movs	r3, #0
}
  4025a6:	4618      	mov	r0, r3
  4025a8:	3714      	adds	r7, #20
  4025aa:	46bd      	mov	sp, r7
  4025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025b0:	4770      	bx	lr
  4025b2:	bf00      	nop
  4025b4:	400e0600 	.word	0x400e0600

004025b8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4025b8:	b480      	push	{r7}
  4025ba:	b083      	sub	sp, #12
  4025bc:	af00      	add	r7, sp, #0
  4025be:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4025c0:	687b      	ldr	r3, [r7, #4]
  4025c2:	2b01      	cmp	r3, #1
  4025c4:	d105      	bne.n	4025d2 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4025c6:	4907      	ldr	r1, [pc, #28]	; (4025e4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025c8:	4b06      	ldr	r3, [pc, #24]	; (4025e4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025ca:	689a      	ldr	r2, [r3, #8]
  4025cc:	4b06      	ldr	r3, [pc, #24]	; (4025e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4025ce:	4313      	orrs	r3, r2
  4025d0:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4025d2:	4b04      	ldr	r3, [pc, #16]	; (4025e4 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025d4:	4a05      	ldr	r2, [pc, #20]	; (4025ec <pmc_switch_sclk_to_32kxtal+0x34>)
  4025d6:	601a      	str	r2, [r3, #0]
}
  4025d8:	bf00      	nop
  4025da:	370c      	adds	r7, #12
  4025dc:	46bd      	mov	sp, r7
  4025de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e2:	4770      	bx	lr
  4025e4:	400e1810 	.word	0x400e1810
  4025e8:	a5100000 	.word	0xa5100000
  4025ec:	a5000008 	.word	0xa5000008

004025f0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4025f0:	b480      	push	{r7}
  4025f2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4025f4:	4b09      	ldr	r3, [pc, #36]	; (40261c <pmc_osc_is_ready_32kxtal+0x2c>)
  4025f6:	695b      	ldr	r3, [r3, #20]
  4025f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4025fc:	2b00      	cmp	r3, #0
  4025fe:	d007      	beq.n	402610 <pmc_osc_is_ready_32kxtal+0x20>
  402600:	4b07      	ldr	r3, [pc, #28]	; (402620 <pmc_osc_is_ready_32kxtal+0x30>)
  402602:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402604:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402608:	2b00      	cmp	r3, #0
  40260a:	d001      	beq.n	402610 <pmc_osc_is_ready_32kxtal+0x20>
  40260c:	2301      	movs	r3, #1
  40260e:	e000      	b.n	402612 <pmc_osc_is_ready_32kxtal+0x22>
  402610:	2300      	movs	r3, #0
}
  402612:	4618      	mov	r0, r3
  402614:	46bd      	mov	sp, r7
  402616:	f85d 7b04 	ldr.w	r7, [sp], #4
  40261a:	4770      	bx	lr
  40261c:	400e1810 	.word	0x400e1810
  402620:	400e0600 	.word	0x400e0600

00402624 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402624:	b480      	push	{r7}
  402626:	b083      	sub	sp, #12
  402628:	af00      	add	r7, sp, #0
  40262a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40262c:	4915      	ldr	r1, [pc, #84]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40262e:	4b15      	ldr	r3, [pc, #84]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  402630:	6a1a      	ldr	r2, [r3, #32]
  402632:	4b15      	ldr	r3, [pc, #84]	; (402688 <pmc_switch_mainck_to_fastrc+0x64>)
  402634:	4313      	orrs	r3, r2
  402636:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402638:	bf00      	nop
  40263a:	4b12      	ldr	r3, [pc, #72]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40263c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40263e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402642:	2b00      	cmp	r3, #0
  402644:	d0f9      	beq.n	40263a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402646:	490f      	ldr	r1, [pc, #60]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  402648:	4b0e      	ldr	r3, [pc, #56]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40264a:	6a1a      	ldr	r2, [r3, #32]
  40264c:	4b0f      	ldr	r3, [pc, #60]	; (40268c <pmc_switch_mainck_to_fastrc+0x68>)
  40264e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402650:	687a      	ldr	r2, [r7, #4]
  402652:	4313      	orrs	r3, r2
  402654:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402658:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40265a:	bf00      	nop
  40265c:	4b09      	ldr	r3, [pc, #36]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40265e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402664:	2b00      	cmp	r3, #0
  402666:	d0f9      	beq.n	40265c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402668:	4906      	ldr	r1, [pc, #24]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40266a:	4b06      	ldr	r3, [pc, #24]	; (402684 <pmc_switch_mainck_to_fastrc+0x60>)
  40266c:	6a1a      	ldr	r2, [r3, #32]
  40266e:	4b08      	ldr	r3, [pc, #32]	; (402690 <pmc_switch_mainck_to_fastrc+0x6c>)
  402670:	4013      	ands	r3, r2
  402672:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402676:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402678:	bf00      	nop
  40267a:	370c      	adds	r7, #12
  40267c:	46bd      	mov	sp, r7
  40267e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402682:	4770      	bx	lr
  402684:	400e0600 	.word	0x400e0600
  402688:	00370008 	.word	0x00370008
  40268c:	ffc8ff8f 	.word	0xffc8ff8f
  402690:	fec8ffff 	.word	0xfec8ffff

00402694 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402694:	b480      	push	{r7}
  402696:	b083      	sub	sp, #12
  402698:	af00      	add	r7, sp, #0
  40269a:	6078      	str	r0, [r7, #4]
  40269c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40269e:	687b      	ldr	r3, [r7, #4]
  4026a0:	2b00      	cmp	r3, #0
  4026a2:	d008      	beq.n	4026b6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026a4:	4913      	ldr	r1, [pc, #76]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026a6:	4b13      	ldr	r3, [pc, #76]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026a8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4026aa:	4a13      	ldr	r2, [pc, #76]	; (4026f8 <pmc_switch_mainck_to_xtal+0x64>)
  4026ac:	401a      	ands	r2, r3
  4026ae:	4b13      	ldr	r3, [pc, #76]	; (4026fc <pmc_switch_mainck_to_xtal+0x68>)
  4026b0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026b2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4026b4:	e018      	b.n	4026e8 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4026b6:	490f      	ldr	r1, [pc, #60]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026b8:	4b0e      	ldr	r3, [pc, #56]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026ba:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4026bc:	4b10      	ldr	r3, [pc, #64]	; (402700 <pmc_switch_mainck_to_xtal+0x6c>)
  4026be:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4026c0:	683a      	ldr	r2, [r7, #0]
  4026c2:	0212      	lsls	r2, r2, #8
  4026c4:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4026c6:	431a      	orrs	r2, r3
  4026c8:	4b0e      	ldr	r3, [pc, #56]	; (402704 <pmc_switch_mainck_to_xtal+0x70>)
  4026ca:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4026cc:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4026ce:	bf00      	nop
  4026d0:	4b08      	ldr	r3, [pc, #32]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026d4:	f003 0301 	and.w	r3, r3, #1
  4026d8:	2b00      	cmp	r3, #0
  4026da:	d0f9      	beq.n	4026d0 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4026dc:	4905      	ldr	r1, [pc, #20]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026de:	4b05      	ldr	r3, [pc, #20]	; (4026f4 <pmc_switch_mainck_to_xtal+0x60>)
  4026e0:	6a1a      	ldr	r2, [r3, #32]
  4026e2:	4b09      	ldr	r3, [pc, #36]	; (402708 <pmc_switch_mainck_to_xtal+0x74>)
  4026e4:	4313      	orrs	r3, r2
  4026e6:	620b      	str	r3, [r1, #32]
}
  4026e8:	bf00      	nop
  4026ea:	370c      	adds	r7, #12
  4026ec:	46bd      	mov	sp, r7
  4026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026f2:	4770      	bx	lr
  4026f4:	400e0600 	.word	0x400e0600
  4026f8:	fec8fffc 	.word	0xfec8fffc
  4026fc:	01370002 	.word	0x01370002
  402700:	ffc8fffc 	.word	0xffc8fffc
  402704:	00370001 	.word	0x00370001
  402708:	01370000 	.word	0x01370000

0040270c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40270c:	b480      	push	{r7}
  40270e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402710:	4b04      	ldr	r3, [pc, #16]	; (402724 <pmc_osc_is_ready_mainck+0x18>)
  402712:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402714:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402718:	4618      	mov	r0, r3
  40271a:	46bd      	mov	sp, r7
  40271c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402720:	4770      	bx	lr
  402722:	bf00      	nop
  402724:	400e0600 	.word	0x400e0600

00402728 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402728:	b480      	push	{r7}
  40272a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40272c:	4b04      	ldr	r3, [pc, #16]	; (402740 <pmc_disable_pllack+0x18>)
  40272e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402732:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402734:	bf00      	nop
  402736:	46bd      	mov	sp, r7
  402738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40273c:	4770      	bx	lr
  40273e:	bf00      	nop
  402740:	400e0600 	.word	0x400e0600

00402744 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402744:	b480      	push	{r7}
  402746:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402748:	4b04      	ldr	r3, [pc, #16]	; (40275c <pmc_is_locked_pllack+0x18>)
  40274a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40274c:	f003 0302 	and.w	r3, r3, #2
}
  402750:	4618      	mov	r0, r3
  402752:	46bd      	mov	sp, r7
  402754:	f85d 7b04 	ldr.w	r7, [sp], #4
  402758:	4770      	bx	lr
  40275a:	bf00      	nop
  40275c:	400e0600 	.word	0x400e0600

00402760 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402760:	b480      	push	{r7}
  402762:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402764:	4b04      	ldr	r3, [pc, #16]	; (402778 <pmc_is_locked_upll+0x18>)
  402766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402768:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  40276c:	4618      	mov	r0, r3
  40276e:	46bd      	mov	sp, r7
  402770:	f85d 7b04 	ldr.w	r7, [sp], #4
  402774:	4770      	bx	lr
  402776:	bf00      	nop
  402778:	400e0600 	.word	0x400e0600

0040277c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40277c:	b480      	push	{r7}
  40277e:	b083      	sub	sp, #12
  402780:	af00      	add	r7, sp, #0
  402782:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402784:	687b      	ldr	r3, [r7, #4]
  402786:	2b3f      	cmp	r3, #63	; 0x3f
  402788:	d901      	bls.n	40278e <pmc_enable_periph_clk+0x12>
		return 1;
  40278a:	2301      	movs	r3, #1
  40278c:	e02f      	b.n	4027ee <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40278e:	687b      	ldr	r3, [r7, #4]
  402790:	2b1f      	cmp	r3, #31
  402792:	d813      	bhi.n	4027bc <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402794:	4b19      	ldr	r3, [pc, #100]	; (4027fc <pmc_enable_periph_clk+0x80>)
  402796:	699a      	ldr	r2, [r3, #24]
  402798:	2101      	movs	r1, #1
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	fa01 f303 	lsl.w	r3, r1, r3
  4027a0:	401a      	ands	r2, r3
  4027a2:	2101      	movs	r1, #1
  4027a4:	687b      	ldr	r3, [r7, #4]
  4027a6:	fa01 f303 	lsl.w	r3, r1, r3
  4027aa:	429a      	cmp	r2, r3
  4027ac:	d01e      	beq.n	4027ec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4027ae:	4a13      	ldr	r2, [pc, #76]	; (4027fc <pmc_enable_periph_clk+0x80>)
  4027b0:	2101      	movs	r1, #1
  4027b2:	687b      	ldr	r3, [r7, #4]
  4027b4:	fa01 f303 	lsl.w	r3, r1, r3
  4027b8:	6113      	str	r3, [r2, #16]
  4027ba:	e017      	b.n	4027ec <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4027bc:	687b      	ldr	r3, [r7, #4]
  4027be:	3b20      	subs	r3, #32
  4027c0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4027c2:	4b0e      	ldr	r3, [pc, #56]	; (4027fc <pmc_enable_periph_clk+0x80>)
  4027c4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4027c8:	2101      	movs	r1, #1
  4027ca:	687b      	ldr	r3, [r7, #4]
  4027cc:	fa01 f303 	lsl.w	r3, r1, r3
  4027d0:	401a      	ands	r2, r3
  4027d2:	2101      	movs	r1, #1
  4027d4:	687b      	ldr	r3, [r7, #4]
  4027d6:	fa01 f303 	lsl.w	r3, r1, r3
  4027da:	429a      	cmp	r2, r3
  4027dc:	d006      	beq.n	4027ec <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4027de:	4a07      	ldr	r2, [pc, #28]	; (4027fc <pmc_enable_periph_clk+0x80>)
  4027e0:	2101      	movs	r1, #1
  4027e2:	687b      	ldr	r3, [r7, #4]
  4027e4:	fa01 f303 	lsl.w	r3, r1, r3
  4027e8:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4027ec:	2300      	movs	r3, #0
}
  4027ee:	4618      	mov	r0, r3
  4027f0:	370c      	adds	r7, #12
  4027f2:	46bd      	mov	sp, r7
  4027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027f8:	4770      	bx	lr
  4027fa:	bf00      	nop
  4027fc:	400e0600 	.word	0x400e0600

00402800 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402800:	b480      	push	{r7}
  402802:	b083      	sub	sp, #12
  402804:	af00      	add	r7, sp, #0
  402806:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  402808:	4a04      	ldr	r2, [pc, #16]	; (40281c <pmc_set_flash_in_wait_mode+0x1c>)
  40280a:	687b      	ldr	r3, [r7, #4]
  40280c:	6013      	str	r3, [r2, #0]
}
  40280e:	bf00      	nop
  402810:	370c      	adds	r7, #12
  402812:	46bd      	mov	sp, r7
  402814:	f85d 7b04 	ldr.w	r7, [sp], #4
  402818:	4770      	bx	lr
  40281a:	bf00      	nop
  40281c:	2040001c 	.word	0x2040001c

00402820 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402820:	b480      	push	{r7}
  402822:	b083      	sub	sp, #12
  402824:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  402826:	4b20      	ldr	r3, [pc, #128]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40282a:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40282c:	687b      	ldr	r3, [r7, #4]
  40282e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402832:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402834:	687b      	ldr	r3, [r7, #4]
  402836:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40283a:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  40283c:	4a1a      	ldr	r2, [pc, #104]	; (4028a8 <pmc_enable_waitmode+0x88>)
  40283e:	687b      	ldr	r3, [r7, #4]
  402840:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402842:	4919      	ldr	r1, [pc, #100]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402844:	4b18      	ldr	r3, [pc, #96]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402846:	6a1a      	ldr	r2, [r3, #32]
  402848:	4b18      	ldr	r3, [pc, #96]	; (4028ac <pmc_enable_waitmode+0x8c>)
  40284a:	4313      	orrs	r3, r2
  40284c:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40284e:	bf00      	nop
  402850:	4b15      	ldr	r3, [pc, #84]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402852:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402854:	f003 0308 	and.w	r3, r3, #8
  402858:	2b00      	cmp	r3, #0
  40285a:	d0f9      	beq.n	402850 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40285c:	2300      	movs	r3, #0
  40285e:	607b      	str	r3, [r7, #4]
  402860:	e003      	b.n	40286a <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  402862:	bf00      	nop
  402864:	687b      	ldr	r3, [r7, #4]
  402866:	3301      	adds	r3, #1
  402868:	607b      	str	r3, [r7, #4]
  40286a:	687b      	ldr	r3, [r7, #4]
  40286c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  402870:	d3f7      	bcc.n	402862 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  402872:	bf00      	nop
  402874:	4b0c      	ldr	r3, [pc, #48]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402876:	6a1b      	ldr	r3, [r3, #32]
  402878:	f003 0308 	and.w	r3, r3, #8
  40287c:	2b00      	cmp	r3, #0
  40287e:	d0f9      	beq.n	402874 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  402880:	4b09      	ldr	r3, [pc, #36]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402884:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402886:	687b      	ldr	r3, [r7, #4]
  402888:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40288c:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40288e:	687b      	ldr	r3, [r7, #4]
  402890:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402894:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402896:	4a04      	ldr	r2, [pc, #16]	; (4028a8 <pmc_enable_waitmode+0x88>)
  402898:	687b      	ldr	r3, [r7, #4]
  40289a:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  40289c:	bf00      	nop
  40289e:	370c      	adds	r7, #12
  4028a0:	46bd      	mov	sp, r7
  4028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028a6:	4770      	bx	lr
  4028a8:	400e0600 	.word	0x400e0600
  4028ac:	00370004 	.word	0x00370004

004028b0 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4028b0:	b590      	push	{r4, r7, lr}
  4028b2:	b099      	sub	sp, #100	; 0x64
  4028b4:	af00      	add	r7, sp, #0
  4028b6:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  4028b8:	687b      	ldr	r3, [r7, #4]
  4028ba:	3b01      	subs	r3, #1
  4028bc:	2b04      	cmp	r3, #4
  4028be:	f200 81a5 	bhi.w	402c0c <pmc_sleep+0x35c>
  4028c2:	a201      	add	r2, pc, #4	; (adr r2, 4028c8 <pmc_sleep+0x18>)
  4028c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4028c8:	004028dd 	.word	0x004028dd
  4028cc:	004028dd 	.word	0x004028dd
  4028d0:	004028fd 	.word	0x004028fd
  4028d4:	004028fd 	.word	0x004028fd
  4028d8:	00402beb 	.word	0x00402beb
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4028dc:	4a72      	ldr	r2, [pc, #456]	; (402aa8 <pmc_sleep+0x1f8>)
  4028de:	4b72      	ldr	r3, [pc, #456]	; (402aa8 <pmc_sleep+0x1f8>)
  4028e0:	691b      	ldr	r3, [r3, #16]
  4028e2:	f023 0304 	bic.w	r3, r3, #4
  4028e6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4028e8:	4b70      	ldr	r3, [pc, #448]	; (402aac <pmc_sleep+0x1fc>)
  4028ea:	2201      	movs	r2, #1
  4028ec:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4028ee:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4028f2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4028f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4028f8:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  4028fa:	e187      	b.n	402c0c <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4028fc:	687b      	ldr	r3, [r7, #4]
  4028fe:	2b03      	cmp	r3, #3
  402900:	d103      	bne.n	40290a <pmc_sleep+0x5a>
  402902:	2000      	movs	r0, #0
  402904:	4b6a      	ldr	r3, [pc, #424]	; (402ab0 <pmc_sleep+0x200>)
  402906:	4798      	blx	r3
  402908:	e003      	b.n	402912 <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40290a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  40290e:	4b68      	ldr	r3, [pc, #416]	; (402ab0 <pmc_sleep+0x200>)
  402910:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402912:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402914:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  402918:	4b64      	ldr	r3, [pc, #400]	; (402aac <pmc_sleep+0x1fc>)
  40291a:	2200      	movs	r2, #0
  40291c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40291e:	4b65      	ldr	r3, [pc, #404]	; (402ab4 <pmc_sleep+0x204>)
  402920:	2201      	movs	r2, #1
  402922:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402924:	687b      	ldr	r3, [r7, #4]
  402926:	2b04      	cmp	r3, #4
  402928:	bf0c      	ite	eq
  40292a:	2301      	moveq	r3, #1
  40292c:	2300      	movne	r3, #0
  40292e:	b2da      	uxtb	r2, r3
  402930:	f107 031c 	add.w	r3, r7, #28
  402934:	643b      	str	r3, [r7, #64]	; 0x40
  402936:	f107 0318 	add.w	r3, r7, #24
  40293a:	63fb      	str	r3, [r7, #60]	; 0x3c
  40293c:	f107 0314 	add.w	r3, r7, #20
  402940:	63bb      	str	r3, [r7, #56]	; 0x38
  402942:	f107 0310 	add.w	r3, r7, #16
  402946:	637b      	str	r3, [r7, #52]	; 0x34
  402948:	f107 030c 	add.w	r3, r7, #12
  40294c:	633b      	str	r3, [r7, #48]	; 0x30
  40294e:	4613      	mov	r3, r2
  402950:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402954:	4b58      	ldr	r3, [pc, #352]	; (402ab8 <pmc_sleep+0x208>)
  402956:	6a1b      	ldr	r3, [r3, #32]
  402958:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  40295a:	4b57      	ldr	r3, [pc, #348]	; (402ab8 <pmc_sleep+0x208>)
  40295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40295e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402960:	4b56      	ldr	r3, [pc, #344]	; (402abc <pmc_sleep+0x20c>)
  402962:	681b      	ldr	r3, [r3, #0]
  402964:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402966:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402968:	2b00      	cmp	r3, #0
  40296a:	d002      	beq.n	402972 <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  40296c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40296e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402970:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  402972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402974:	2b00      	cmp	r3, #0
  402976:	d003      	beq.n	402980 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402978:	4b4f      	ldr	r3, [pc, #316]	; (402ab8 <pmc_sleep+0x208>)
  40297a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40297c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40297e:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402982:	2b00      	cmp	r3, #0
  402984:	d002      	beq.n	40298c <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402988:	2200      	movs	r2, #0
  40298a:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  40298c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40298e:	2b00      	cmp	r3, #0
  402990:	d002      	beq.n	402998 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  402992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402996:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40299a:	2b00      	cmp	r3, #0
  40299c:	d002      	beq.n	4029a4 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  40299e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4029a0:	6a3a      	ldr	r2, [r7, #32]
  4029a2:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4029a4:	4944      	ldr	r1, [pc, #272]	; (402ab8 <pmc_sleep+0x208>)
  4029a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4029a8:	4b45      	ldr	r3, [pc, #276]	; (402ac0 <pmc_sleep+0x210>)
  4029aa:	4313      	orrs	r3, r2
  4029ac:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029b0:	f003 0303 	and.w	r3, r3, #3
  4029b4:	2b01      	cmp	r3, #1
  4029b6:	d90e      	bls.n	4029d6 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4029b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029ba:	f023 0303 	bic.w	r3, r3, #3
  4029be:	f043 0301 	orr.w	r3, r3, #1
  4029c2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4029c4:	4a3c      	ldr	r2, [pc, #240]	; (402ab8 <pmc_sleep+0x208>)
  4029c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029c8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4029ca:	4b3b      	ldr	r3, [pc, #236]	; (402ab8 <pmc_sleep+0x208>)
  4029cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029ce:	f003 0308 	and.w	r3, r3, #8
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	d0f9      	beq.n	4029ca <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029dc:	2b00      	cmp	r3, #0
  4029de:	d00c      	beq.n	4029fa <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4029e6:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4029e8:	4a33      	ldr	r2, [pc, #204]	; (402ab8 <pmc_sleep+0x208>)
  4029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029ec:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4029ee:	4b32      	ldr	r3, [pc, #200]	; (402ab8 <pmc_sleep+0x208>)
  4029f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029f2:	f003 0308 	and.w	r3, r3, #8
  4029f6:	2b00      	cmp	r3, #0
  4029f8:	d0f9      	beq.n	4029ee <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4029fa:	4b32      	ldr	r3, [pc, #200]	; (402ac4 <pmc_sleep+0x214>)
  4029fc:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4029fe:	4b2e      	ldr	r3, [pc, #184]	; (402ab8 <pmc_sleep+0x208>)
  402a00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402a06:	2b00      	cmp	r3, #0
  402a08:	d0f9      	beq.n	4029fe <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402a0a:	492b      	ldr	r1, [pc, #172]	; (402ab8 <pmc_sleep+0x208>)
  402a0c:	4b2a      	ldr	r3, [pc, #168]	; (402ab8 <pmc_sleep+0x208>)
  402a0e:	6a1a      	ldr	r2, [r3, #32]
  402a10:	4b2d      	ldr	r3, [pc, #180]	; (402ac8 <pmc_sleep+0x218>)
  402a12:	4013      	ands	r3, r2
  402a14:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a18:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402a1a:	4b27      	ldr	r3, [pc, #156]	; (402ab8 <pmc_sleep+0x208>)
  402a1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402a22:	2b00      	cmp	r3, #0
  402a24:	d0f9      	beq.n	402a1a <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402a26:	4a25      	ldr	r2, [pc, #148]	; (402abc <pmc_sleep+0x20c>)
  402a28:	6a3b      	ldr	r3, [r7, #32]
  402a2a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402a2e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402a30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402a34:	2b00      	cmp	r3, #0
  402a36:	d007      	beq.n	402a48 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a38:	491f      	ldr	r1, [pc, #124]	; (402ab8 <pmc_sleep+0x208>)
  402a3a:	4b1f      	ldr	r3, [pc, #124]	; (402ab8 <pmc_sleep+0x208>)
  402a3c:	6a1a      	ldr	r2, [r3, #32]
  402a3e:	4b23      	ldr	r3, [pc, #140]	; (402acc <pmc_sleep+0x21c>)
  402a40:	4013      	ands	r3, r2
  402a42:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a46:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402a48:	4b18      	ldr	r3, [pc, #96]	; (402aac <pmc_sleep+0x1fc>)
  402a4a:	2201      	movs	r2, #1
  402a4c:	701a      	strb	r2, [r3, #0]
  402a4e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402a52:	b662      	cpsie	i

		pmc_enable_waitmode();
  402a54:	4b1e      	ldr	r3, [pc, #120]	; (402ad0 <pmc_sleep+0x220>)
  402a56:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402a58:	b672      	cpsid	i
  402a5a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402a5e:	4b13      	ldr	r3, [pc, #76]	; (402aac <pmc_sleep+0x1fc>)
  402a60:	2200      	movs	r2, #0
  402a62:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402a64:	69fc      	ldr	r4, [r7, #28]
  402a66:	69b8      	ldr	r0, [r7, #24]
  402a68:	6979      	ldr	r1, [r7, #20]
  402a6a:	693a      	ldr	r2, [r7, #16]
  402a6c:	68fb      	ldr	r3, [r7, #12]
  402a6e:	65fc      	str	r4, [r7, #92]	; 0x5c
  402a70:	65b8      	str	r0, [r7, #88]	; 0x58
  402a72:	6579      	str	r1, [r7, #84]	; 0x54
  402a74:	653a      	str	r2, [r7, #80]	; 0x50
  402a76:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402a78:	2300      	movs	r3, #0
  402a7a:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402a7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402a7e:	f003 0302 	and.w	r3, r3, #2
  402a82:	2b00      	cmp	r3, #0
  402a84:	d02c      	beq.n	402ae0 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a86:	490c      	ldr	r1, [pc, #48]	; (402ab8 <pmc_sleep+0x208>)
  402a88:	4b0b      	ldr	r3, [pc, #44]	; (402ab8 <pmc_sleep+0x208>)
  402a8a:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402a8c:	4a11      	ldr	r2, [pc, #68]	; (402ad4 <pmc_sleep+0x224>)
  402a8e:	401a      	ands	r2, r3
  402a90:	4b11      	ldr	r3, [pc, #68]	; (402ad8 <pmc_sleep+0x228>)
  402a92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a94:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402a96:	4908      	ldr	r1, [pc, #32]	; (402ab8 <pmc_sleep+0x208>)
  402a98:	4b07      	ldr	r3, [pc, #28]	; (402ab8 <pmc_sleep+0x208>)
  402a9a:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402a9c:	4b0f      	ldr	r3, [pc, #60]	; (402adc <pmc_sleep+0x22c>)
  402a9e:	4013      	ands	r3, r2
  402aa0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402aa4:	620b      	str	r3, [r1, #32]
  402aa6:	e04e      	b.n	402b46 <pmc_sleep+0x296>
  402aa8:	e000ed00 	.word	0xe000ed00
  402aac:	20400018 	.word	0x20400018
  402ab0:	00402801 	.word	0x00402801
  402ab4:	20400704 	.word	0x20400704
  402ab8:	400e0600 	.word	0x400e0600
  402abc:	400e0c00 	.word	0x400e0c00
  402ac0:	00370008 	.word	0x00370008
  402ac4:	00402729 	.word	0x00402729
  402ac8:	fec8ffff 	.word	0xfec8ffff
  402acc:	ffc8fffe 	.word	0xffc8fffe
  402ad0:	00402821 	.word	0x00402821
  402ad4:	fec8fffc 	.word	0xfec8fffc
  402ad8:	01370002 	.word	0x01370002
  402adc:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402ae0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402ae2:	f003 0301 	and.w	r3, r3, #1
  402ae6:	2b00      	cmp	r3, #0
  402ae8:	d02d      	beq.n	402b46 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402aea:	4b4a      	ldr	r3, [pc, #296]	; (402c14 <pmc_sleep+0x364>)
  402aec:	6a1b      	ldr	r3, [r3, #32]
  402aee:	f003 0301 	and.w	r3, r3, #1
  402af2:	2b00      	cmp	r3, #0
  402af4:	d10d      	bne.n	402b12 <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402af6:	4947      	ldr	r1, [pc, #284]	; (402c14 <pmc_sleep+0x364>)
  402af8:	4b46      	ldr	r3, [pc, #280]	; (402c14 <pmc_sleep+0x364>)
  402afa:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402afc:	4a46      	ldr	r2, [pc, #280]	; (402c18 <pmc_sleep+0x368>)
  402afe:	401a      	ands	r2, r3
  402b00:	4b46      	ldr	r3, [pc, #280]	; (402c1c <pmc_sleep+0x36c>)
  402b02:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b04:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402b06:	4b43      	ldr	r3, [pc, #268]	; (402c14 <pmc_sleep+0x364>)
  402b08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b0a:	f003 0301 	and.w	r3, r3, #1
  402b0e:	2b00      	cmp	r3, #0
  402b10:	d0f9      	beq.n	402b06 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402b12:	4b40      	ldr	r3, [pc, #256]	; (402c14 <pmc_sleep+0x364>)
  402b14:	6a1b      	ldr	r3, [r3, #32]
  402b16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402b1a:	2b00      	cmp	r3, #0
  402b1c:	d10b      	bne.n	402b36 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402b1e:	493d      	ldr	r1, [pc, #244]	; (402c14 <pmc_sleep+0x364>)
  402b20:	4b3c      	ldr	r3, [pc, #240]	; (402c14 <pmc_sleep+0x364>)
  402b22:	6a1a      	ldr	r2, [r3, #32]
  402b24:	4b3e      	ldr	r3, [pc, #248]	; (402c20 <pmc_sleep+0x370>)
  402b26:	4313      	orrs	r3, r2
  402b28:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402b2a:	4b3a      	ldr	r3, [pc, #232]	; (402c14 <pmc_sleep+0x364>)
  402b2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402b32:	2b00      	cmp	r3, #0
  402b34:	d0f9      	beq.n	402b2a <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b36:	4937      	ldr	r1, [pc, #220]	; (402c14 <pmc_sleep+0x364>)
  402b38:	4b36      	ldr	r3, [pc, #216]	; (402c14 <pmc_sleep+0x364>)
  402b3a:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402b3c:	4b39      	ldr	r3, [pc, #228]	; (402c24 <pmc_sleep+0x374>)
  402b3e:	4013      	ands	r3, r2
  402b40:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b44:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402b46:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402b48:	4b37      	ldr	r3, [pc, #220]	; (402c28 <pmc_sleep+0x378>)
  402b4a:	4013      	ands	r3, r2
  402b4c:	2b00      	cmp	r3, #0
  402b4e:	d008      	beq.n	402b62 <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402b50:	4a30      	ldr	r2, [pc, #192]	; (402c14 <pmc_sleep+0x364>)
  402b52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402b54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402b58:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402b5c:	f043 0302 	orr.w	r3, r3, #2
  402b60:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402b62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402b64:	f003 0303 	and.w	r3, r3, #3
  402b68:	2b02      	cmp	r3, #2
  402b6a:	d105      	bne.n	402b78 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402b6c:	4b29      	ldr	r3, [pc, #164]	; (402c14 <pmc_sleep+0x364>)
  402b6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b70:	f003 0302 	and.w	r3, r3, #2
  402b74:	2b00      	cmp	r3, #0
  402b76:	d0f9      	beq.n	402b6c <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402b78:	4b26      	ldr	r3, [pc, #152]	; (402c14 <pmc_sleep+0x364>)
  402b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b7c:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402b7e:	4925      	ldr	r1, [pc, #148]	; (402c14 <pmc_sleep+0x364>)
  402b80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402b82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402b86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402b88:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b8c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402b8e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402b90:	4b20      	ldr	r3, [pc, #128]	; (402c14 <pmc_sleep+0x364>)
  402b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b94:	f003 0308 	and.w	r3, r3, #8
  402b98:	2b00      	cmp	r3, #0
  402b9a:	d0f9      	beq.n	402b90 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402b9c:	4a23      	ldr	r2, [pc, #140]	; (402c2c <pmc_sleep+0x37c>)
  402b9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402ba0:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  402ba2:	4a1c      	ldr	r2, [pc, #112]	; (402c14 <pmc_sleep+0x364>)
  402ba4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402ba6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402ba8:	4b1a      	ldr	r3, [pc, #104]	; (402c14 <pmc_sleep+0x364>)
  402baa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bac:	f003 0308 	and.w	r3, r3, #8
  402bb0:	2b00      	cmp	r3, #0
  402bb2:	d0f9      	beq.n	402ba8 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402bb4:	4b17      	ldr	r3, [pc, #92]	; (402c14 <pmc_sleep+0x364>)
  402bb6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402bba:	4013      	ands	r3, r2
  402bbc:	2b00      	cmp	r3, #0
  402bbe:	d0f9      	beq.n	402bb4 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402bc0:	4b1b      	ldr	r3, [pc, #108]	; (402c30 <pmc_sleep+0x380>)
  402bc2:	2200      	movs	r2, #0
  402bc4:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402bc6:	4b1b      	ldr	r3, [pc, #108]	; (402c34 <pmc_sleep+0x384>)
  402bc8:	681b      	ldr	r3, [r3, #0]
  402bca:	2b00      	cmp	r3, #0
  402bcc:	d005      	beq.n	402bda <pmc_sleep+0x32a>
			callback_clocks_restored();
  402bce:	4b19      	ldr	r3, [pc, #100]	; (402c34 <pmc_sleep+0x384>)
  402bd0:	681b      	ldr	r3, [r3, #0]
  402bd2:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402bd4:	4b17      	ldr	r3, [pc, #92]	; (402c34 <pmc_sleep+0x384>)
  402bd6:	2200      	movs	r2, #0
  402bd8:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402bda:	4b17      	ldr	r3, [pc, #92]	; (402c38 <pmc_sleep+0x388>)
  402bdc:	2201      	movs	r2, #1
  402bde:	701a      	strb	r2, [r3, #0]
  402be0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402be4:	b662      	cpsie	i

		break;
  402be6:	bf00      	nop
  402be8:	e010      	b.n	402c0c <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402bea:	4a14      	ldr	r2, [pc, #80]	; (402c3c <pmc_sleep+0x38c>)
  402bec:	4b13      	ldr	r3, [pc, #76]	; (402c3c <pmc_sleep+0x38c>)
  402bee:	691b      	ldr	r3, [r3, #16]
  402bf0:	f043 0304 	orr.w	r3, r3, #4
  402bf4:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402bf6:	4b12      	ldr	r3, [pc, #72]	; (402c40 <pmc_sleep+0x390>)
  402bf8:	4a12      	ldr	r2, [pc, #72]	; (402c44 <pmc_sleep+0x394>)
  402bfa:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402bfc:	4b0e      	ldr	r3, [pc, #56]	; (402c38 <pmc_sleep+0x388>)
  402bfe:	2201      	movs	r2, #1
  402c00:	701a      	strb	r2, [r3, #0]
  402c02:	f3bf 8f5f 	dmb	sy
  402c06:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402c08:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402c0a:	bf00      	nop
#endif
	}
}
  402c0c:	bf00      	nop
  402c0e:	3764      	adds	r7, #100	; 0x64
  402c10:	46bd      	mov	sp, r7
  402c12:	bd90      	pop	{r4, r7, pc}
  402c14:	400e0600 	.word	0x400e0600
  402c18:	ffc8fffc 	.word	0xffc8fffc
  402c1c:	00370001 	.word	0x00370001
  402c20:	01370000 	.word	0x01370000
  402c24:	ffc8ff87 	.word	0xffc8ff87
  402c28:	07ff0000 	.word	0x07ff0000
  402c2c:	400e0c00 	.word	0x400e0c00
  402c30:	20400704 	.word	0x20400704
  402c34:	20400708 	.word	0x20400708
  402c38:	20400018 	.word	0x20400018
  402c3c:	e000ed00 	.word	0xe000ed00
  402c40:	400e1810 	.word	0x400e1810
  402c44:	a5000004 	.word	0xa5000004

00402c48 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402c48:	b480      	push	{r7}
  402c4a:	b083      	sub	sp, #12
  402c4c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402c4e:	f3ef 8310 	mrs	r3, PRIMASK
  402c52:	607b      	str	r3, [r7, #4]
  return(result);
  402c54:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402c56:	2b00      	cmp	r3, #0
  402c58:	bf0c      	ite	eq
  402c5a:	2301      	moveq	r3, #1
  402c5c:	2300      	movne	r3, #0
  402c5e:	b2db      	uxtb	r3, r3
  402c60:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402c62:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402c64:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402c68:	4b04      	ldr	r3, [pc, #16]	; (402c7c <cpu_irq_save+0x34>)
  402c6a:	2200      	movs	r2, #0
  402c6c:	701a      	strb	r2, [r3, #0]
	return flags;
  402c6e:	683b      	ldr	r3, [r7, #0]
}
  402c70:	4618      	mov	r0, r3
  402c72:	370c      	adds	r7, #12
  402c74:	46bd      	mov	sp, r7
  402c76:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c7a:	4770      	bx	lr
  402c7c:	20400018 	.word	0x20400018

00402c80 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402c80:	b480      	push	{r7}
  402c82:	b083      	sub	sp, #12
  402c84:	af00      	add	r7, sp, #0
  402c86:	6078      	str	r0, [r7, #4]
	return (flags);
  402c88:	687b      	ldr	r3, [r7, #4]
  402c8a:	2b00      	cmp	r3, #0
  402c8c:	bf14      	ite	ne
  402c8e:	2301      	movne	r3, #1
  402c90:	2300      	moveq	r3, #0
  402c92:	b2db      	uxtb	r3, r3
}
  402c94:	4618      	mov	r0, r3
  402c96:	370c      	adds	r7, #12
  402c98:	46bd      	mov	sp, r7
  402c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c9e:	4770      	bx	lr

00402ca0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402ca0:	b580      	push	{r7, lr}
  402ca2:	b082      	sub	sp, #8
  402ca4:	af00      	add	r7, sp, #0
  402ca6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402ca8:	6878      	ldr	r0, [r7, #4]
  402caa:	4b07      	ldr	r3, [pc, #28]	; (402cc8 <cpu_irq_restore+0x28>)
  402cac:	4798      	blx	r3
  402cae:	4603      	mov	r3, r0
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	d005      	beq.n	402cc0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402cb4:	4b05      	ldr	r3, [pc, #20]	; (402ccc <cpu_irq_restore+0x2c>)
  402cb6:	2201      	movs	r2, #1
  402cb8:	701a      	strb	r2, [r3, #0]
  402cba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402cbe:	b662      	cpsie	i
}
  402cc0:	bf00      	nop
  402cc2:	3708      	adds	r7, #8
  402cc4:	46bd      	mov	sp, r7
  402cc6:	bd80      	pop	{r7, pc}
  402cc8:	00402c81 	.word	0x00402c81
  402ccc:	20400018 	.word	0x20400018

00402cd0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402cd0:	b580      	push	{r7, lr}
  402cd2:	b084      	sub	sp, #16
  402cd4:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402cd6:	4b1e      	ldr	r3, [pc, #120]	; (402d50 <Reset_Handler+0x80>)
  402cd8:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402cda:	4b1e      	ldr	r3, [pc, #120]	; (402d54 <Reset_Handler+0x84>)
  402cdc:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402cde:	68fa      	ldr	r2, [r7, #12]
  402ce0:	68bb      	ldr	r3, [r7, #8]
  402ce2:	429a      	cmp	r2, r3
  402ce4:	d00c      	beq.n	402d00 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402ce6:	e007      	b.n	402cf8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402ce8:	68bb      	ldr	r3, [r7, #8]
  402cea:	1d1a      	adds	r2, r3, #4
  402cec:	60ba      	str	r2, [r7, #8]
  402cee:	68fa      	ldr	r2, [r7, #12]
  402cf0:	1d11      	adds	r1, r2, #4
  402cf2:	60f9      	str	r1, [r7, #12]
  402cf4:	6812      	ldr	r2, [r2, #0]
  402cf6:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402cf8:	68bb      	ldr	r3, [r7, #8]
  402cfa:	4a17      	ldr	r2, [pc, #92]	; (402d58 <Reset_Handler+0x88>)
  402cfc:	4293      	cmp	r3, r2
  402cfe:	d3f3      	bcc.n	402ce8 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402d00:	4b16      	ldr	r3, [pc, #88]	; (402d5c <Reset_Handler+0x8c>)
  402d02:	60bb      	str	r3, [r7, #8]
  402d04:	e004      	b.n	402d10 <Reset_Handler+0x40>
                *pDest++ = 0;
  402d06:	68bb      	ldr	r3, [r7, #8]
  402d08:	1d1a      	adds	r2, r3, #4
  402d0a:	60ba      	str	r2, [r7, #8]
  402d0c:	2200      	movs	r2, #0
  402d0e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402d10:	68bb      	ldr	r3, [r7, #8]
  402d12:	4a13      	ldr	r2, [pc, #76]	; (402d60 <Reset_Handler+0x90>)
  402d14:	4293      	cmp	r3, r2
  402d16:	d3f6      	bcc.n	402d06 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402d18:	4b12      	ldr	r3, [pc, #72]	; (402d64 <Reset_Handler+0x94>)
  402d1a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402d1c:	4a12      	ldr	r2, [pc, #72]	; (402d68 <Reset_Handler+0x98>)
  402d1e:	68fb      	ldr	r3, [r7, #12]
  402d20:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402d24:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402d26:	4b11      	ldr	r3, [pc, #68]	; (402d6c <Reset_Handler+0x9c>)
  402d28:	4798      	blx	r3
  402d2a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402d2c:	4a10      	ldr	r2, [pc, #64]	; (402d70 <Reset_Handler+0xa0>)
  402d2e:	4b10      	ldr	r3, [pc, #64]	; (402d70 <Reset_Handler+0xa0>)
  402d30:	681b      	ldr	r3, [r3, #0]
  402d32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402d36:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402d38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d3c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402d40:	6878      	ldr	r0, [r7, #4]
  402d42:	4b0c      	ldr	r3, [pc, #48]	; (402d74 <Reset_Handler+0xa4>)
  402d44:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402d46:	4b0c      	ldr	r3, [pc, #48]	; (402d78 <Reset_Handler+0xa8>)
  402d48:	4798      	blx	r3

        /* Branch to main function */
        main();
  402d4a:	4b0c      	ldr	r3, [pc, #48]	; (402d7c <Reset_Handler+0xac>)
  402d4c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402d4e:	e7fe      	b.n	402d4e <Reset_Handler+0x7e>
  402d50:	004048c8 	.word	0x004048c8
  402d54:	20400000 	.word	0x20400000
  402d58:	2040046c 	.word	0x2040046c
  402d5c:	2040046c 	.word	0x2040046c
  402d60:	204007e8 	.word	0x204007e8
  402d64:	00400000 	.word	0x00400000
  402d68:	e000ed00 	.word	0xe000ed00
  402d6c:	00402c49 	.word	0x00402c49
  402d70:	e000ed88 	.word	0xe000ed88
  402d74:	00402ca1 	.word	0x00402ca1
  402d78:	00403ca9 	.word	0x00403ca9
  402d7c:	00403815 	.word	0x00403815

00402d80 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402d80:	b480      	push	{r7}
  402d82:	af00      	add	r7, sp, #0
        while (1) {
  402d84:	e7fe      	b.n	402d84 <Dummy_Handler+0x4>
	...

00402d88 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402d88:	b480      	push	{r7}
  402d8a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402d8c:	4b52      	ldr	r3, [pc, #328]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d90:	f003 0303 	and.w	r3, r3, #3
  402d94:	2b01      	cmp	r3, #1
  402d96:	d014      	beq.n	402dc2 <SystemCoreClockUpdate+0x3a>
  402d98:	2b01      	cmp	r3, #1
  402d9a:	d302      	bcc.n	402da2 <SystemCoreClockUpdate+0x1a>
  402d9c:	2b02      	cmp	r3, #2
  402d9e:	d038      	beq.n	402e12 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402da0:	e07a      	b.n	402e98 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402da2:	4b4e      	ldr	r3, [pc, #312]	; (402edc <SystemCoreClockUpdate+0x154>)
  402da4:	695b      	ldr	r3, [r3, #20]
  402da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402daa:	2b00      	cmp	r3, #0
  402dac:	d004      	beq.n	402db8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402dae:	4b4c      	ldr	r3, [pc, #304]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402db0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402db4:	601a      	str	r2, [r3, #0]
    break;
  402db6:	e06f      	b.n	402e98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402db8:	4b49      	ldr	r3, [pc, #292]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402dba:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402dbe:	601a      	str	r2, [r3, #0]
    break;
  402dc0:	e06a      	b.n	402e98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402dc2:	4b45      	ldr	r3, [pc, #276]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402dc4:	6a1b      	ldr	r3, [r3, #32]
  402dc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402dca:	2b00      	cmp	r3, #0
  402dcc:	d003      	beq.n	402dd6 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402dce:	4b44      	ldr	r3, [pc, #272]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402dd0:	4a44      	ldr	r2, [pc, #272]	; (402ee4 <SystemCoreClockUpdate+0x15c>)
  402dd2:	601a      	str	r2, [r3, #0]
    break;
  402dd4:	e060      	b.n	402e98 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402dd6:	4b42      	ldr	r3, [pc, #264]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402dd8:	4a43      	ldr	r2, [pc, #268]	; (402ee8 <SystemCoreClockUpdate+0x160>)
  402dda:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402ddc:	4b3e      	ldr	r3, [pc, #248]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402dde:	6a1b      	ldr	r3, [r3, #32]
  402de0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402de4:	2b10      	cmp	r3, #16
  402de6:	d004      	beq.n	402df2 <SystemCoreClockUpdate+0x6a>
  402de8:	2b20      	cmp	r3, #32
  402dea:	d008      	beq.n	402dfe <SystemCoreClockUpdate+0x76>
  402dec:	2b00      	cmp	r3, #0
  402dee:	d00e      	beq.n	402e0e <SystemCoreClockUpdate+0x86>
          break;
  402df0:	e00e      	b.n	402e10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402df2:	4b3b      	ldr	r3, [pc, #236]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402df4:	681b      	ldr	r3, [r3, #0]
  402df6:	005b      	lsls	r3, r3, #1
  402df8:	4a39      	ldr	r2, [pc, #228]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402dfa:	6013      	str	r3, [r2, #0]
          break;
  402dfc:	e008      	b.n	402e10 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402dfe:	4b38      	ldr	r3, [pc, #224]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e00:	681a      	ldr	r2, [r3, #0]
  402e02:	4613      	mov	r3, r2
  402e04:	005b      	lsls	r3, r3, #1
  402e06:	4413      	add	r3, r2
  402e08:	4a35      	ldr	r2, [pc, #212]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e0a:	6013      	str	r3, [r2, #0]
          break;
  402e0c:	e000      	b.n	402e10 <SystemCoreClockUpdate+0x88>
          break;
  402e0e:	bf00      	nop
    break;
  402e10:	e042      	b.n	402e98 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402e12:	4b31      	ldr	r3, [pc, #196]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e14:	6a1b      	ldr	r3, [r3, #32]
  402e16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402e1a:	2b00      	cmp	r3, #0
  402e1c:	d003      	beq.n	402e26 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402e1e:	4b30      	ldr	r3, [pc, #192]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e20:	4a30      	ldr	r2, [pc, #192]	; (402ee4 <SystemCoreClockUpdate+0x15c>)
  402e22:	601a      	str	r2, [r3, #0]
  402e24:	e01c      	b.n	402e60 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402e26:	4b2e      	ldr	r3, [pc, #184]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e28:	4a2f      	ldr	r2, [pc, #188]	; (402ee8 <SystemCoreClockUpdate+0x160>)
  402e2a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402e2c:	4b2a      	ldr	r3, [pc, #168]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e2e:	6a1b      	ldr	r3, [r3, #32]
  402e30:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e34:	2b10      	cmp	r3, #16
  402e36:	d004      	beq.n	402e42 <SystemCoreClockUpdate+0xba>
  402e38:	2b20      	cmp	r3, #32
  402e3a:	d008      	beq.n	402e4e <SystemCoreClockUpdate+0xc6>
  402e3c:	2b00      	cmp	r3, #0
  402e3e:	d00e      	beq.n	402e5e <SystemCoreClockUpdate+0xd6>
          break;
  402e40:	e00e      	b.n	402e60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402e42:	4b27      	ldr	r3, [pc, #156]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e44:	681b      	ldr	r3, [r3, #0]
  402e46:	005b      	lsls	r3, r3, #1
  402e48:	4a25      	ldr	r2, [pc, #148]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e4a:	6013      	str	r3, [r2, #0]
          break;
  402e4c:	e008      	b.n	402e60 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402e4e:	4b24      	ldr	r3, [pc, #144]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e50:	681a      	ldr	r2, [r3, #0]
  402e52:	4613      	mov	r3, r2
  402e54:	005b      	lsls	r3, r3, #1
  402e56:	4413      	add	r3, r2
  402e58:	4a21      	ldr	r2, [pc, #132]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e5a:	6013      	str	r3, [r2, #0]
          break;
  402e5c:	e000      	b.n	402e60 <SystemCoreClockUpdate+0xd8>
          break;
  402e5e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402e60:	4b1d      	ldr	r3, [pc, #116]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e64:	f003 0303 	and.w	r3, r3, #3
  402e68:	2b02      	cmp	r3, #2
  402e6a:	d114      	bne.n	402e96 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402e6c:	4b1a      	ldr	r3, [pc, #104]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402e70:	0c1b      	lsrs	r3, r3, #16
  402e72:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e76:	3301      	adds	r3, #1
  402e78:	4a19      	ldr	r2, [pc, #100]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e7a:	6812      	ldr	r2, [r2, #0]
  402e7c:	fb02 f303 	mul.w	r3, r2, r3
  402e80:	4a17      	ldr	r2, [pc, #92]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e82:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402e84:	4b14      	ldr	r3, [pc, #80]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402e88:	b2db      	uxtb	r3, r3
  402e8a:	4a15      	ldr	r2, [pc, #84]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e8c:	6812      	ldr	r2, [r2, #0]
  402e8e:	fbb2 f3f3 	udiv	r3, r2, r3
  402e92:	4a13      	ldr	r2, [pc, #76]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402e94:	6013      	str	r3, [r2, #0]
    break;
  402e96:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402e98:	4b0f      	ldr	r3, [pc, #60]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ea0:	2b70      	cmp	r3, #112	; 0x70
  402ea2:	d108      	bne.n	402eb6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402ea4:	4b0e      	ldr	r3, [pc, #56]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402ea6:	681b      	ldr	r3, [r3, #0]
  402ea8:	4a10      	ldr	r2, [pc, #64]	; (402eec <SystemCoreClockUpdate+0x164>)
  402eaa:	fba2 2303 	umull	r2, r3, r2, r3
  402eae:	085b      	lsrs	r3, r3, #1
  402eb0:	4a0b      	ldr	r2, [pc, #44]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402eb2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402eb4:	e00a      	b.n	402ecc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402eb6:	4b08      	ldr	r3, [pc, #32]	; (402ed8 <SystemCoreClockUpdate+0x150>)
  402eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402eba:	091b      	lsrs	r3, r3, #4
  402ebc:	f003 0307 	and.w	r3, r3, #7
  402ec0:	4a07      	ldr	r2, [pc, #28]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402ec2:	6812      	ldr	r2, [r2, #0]
  402ec4:	fa22 f303 	lsr.w	r3, r2, r3
  402ec8:	4a05      	ldr	r2, [pc, #20]	; (402ee0 <SystemCoreClockUpdate+0x158>)
  402eca:	6013      	str	r3, [r2, #0]
}
  402ecc:	bf00      	nop
  402ece:	46bd      	mov	sp, r7
  402ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ed4:	4770      	bx	lr
  402ed6:	bf00      	nop
  402ed8:	400e0600 	.word	0x400e0600
  402edc:	400e1810 	.word	0x400e1810
  402ee0:	20400020 	.word	0x20400020
  402ee4:	00b71b00 	.word	0x00b71b00
  402ee8:	003d0900 	.word	0x003d0900
  402eec:	aaaaaaab 	.word	0xaaaaaaab

00402ef0 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402ef0:	b480      	push	{r7}
  402ef2:	b083      	sub	sp, #12
  402ef4:	af00      	add	r7, sp, #0
  402ef6:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402ef8:	687b      	ldr	r3, [r7, #4]
  402efa:	4a1d      	ldr	r2, [pc, #116]	; (402f70 <system_init_flash+0x80>)
  402efc:	4293      	cmp	r3, r2
  402efe:	d804      	bhi.n	402f0a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402f00:	4b1c      	ldr	r3, [pc, #112]	; (402f74 <system_init_flash+0x84>)
  402f02:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402f06:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402f08:	e02b      	b.n	402f62 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402f0a:	687b      	ldr	r3, [r7, #4]
  402f0c:	4a1a      	ldr	r2, [pc, #104]	; (402f78 <system_init_flash+0x88>)
  402f0e:	4293      	cmp	r3, r2
  402f10:	d803      	bhi.n	402f1a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402f12:	4b18      	ldr	r3, [pc, #96]	; (402f74 <system_init_flash+0x84>)
  402f14:	4a19      	ldr	r2, [pc, #100]	; (402f7c <system_init_flash+0x8c>)
  402f16:	601a      	str	r2, [r3, #0]
}
  402f18:	e023      	b.n	402f62 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402f1a:	687b      	ldr	r3, [r7, #4]
  402f1c:	4a18      	ldr	r2, [pc, #96]	; (402f80 <system_init_flash+0x90>)
  402f1e:	4293      	cmp	r3, r2
  402f20:	d803      	bhi.n	402f2a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402f22:	4b14      	ldr	r3, [pc, #80]	; (402f74 <system_init_flash+0x84>)
  402f24:	4a17      	ldr	r2, [pc, #92]	; (402f84 <system_init_flash+0x94>)
  402f26:	601a      	str	r2, [r3, #0]
}
  402f28:	e01b      	b.n	402f62 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402f2a:	687b      	ldr	r3, [r7, #4]
  402f2c:	4a16      	ldr	r2, [pc, #88]	; (402f88 <system_init_flash+0x98>)
  402f2e:	4293      	cmp	r3, r2
  402f30:	d803      	bhi.n	402f3a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402f32:	4b10      	ldr	r3, [pc, #64]	; (402f74 <system_init_flash+0x84>)
  402f34:	4a15      	ldr	r2, [pc, #84]	; (402f8c <system_init_flash+0x9c>)
  402f36:	601a      	str	r2, [r3, #0]
}
  402f38:	e013      	b.n	402f62 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402f3a:	687b      	ldr	r3, [r7, #4]
  402f3c:	4a14      	ldr	r2, [pc, #80]	; (402f90 <system_init_flash+0xa0>)
  402f3e:	4293      	cmp	r3, r2
  402f40:	d804      	bhi.n	402f4c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402f42:	4b0c      	ldr	r3, [pc, #48]	; (402f74 <system_init_flash+0x84>)
  402f44:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402f48:	601a      	str	r2, [r3, #0]
}
  402f4a:	e00a      	b.n	402f62 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402f4c:	687b      	ldr	r3, [r7, #4]
  402f4e:	4a11      	ldr	r2, [pc, #68]	; (402f94 <system_init_flash+0xa4>)
  402f50:	4293      	cmp	r3, r2
  402f52:	d803      	bhi.n	402f5c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402f54:	4b07      	ldr	r3, [pc, #28]	; (402f74 <system_init_flash+0x84>)
  402f56:	4a10      	ldr	r2, [pc, #64]	; (402f98 <system_init_flash+0xa8>)
  402f58:	601a      	str	r2, [r3, #0]
}
  402f5a:	e002      	b.n	402f62 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402f5c:	4b05      	ldr	r3, [pc, #20]	; (402f74 <system_init_flash+0x84>)
  402f5e:	4a0f      	ldr	r2, [pc, #60]	; (402f9c <system_init_flash+0xac>)
  402f60:	601a      	str	r2, [r3, #0]
}
  402f62:	bf00      	nop
  402f64:	370c      	adds	r7, #12
  402f66:	46bd      	mov	sp, r7
  402f68:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f6c:	4770      	bx	lr
  402f6e:	bf00      	nop
  402f70:	015ef3bf 	.word	0x015ef3bf
  402f74:	400e0c00 	.word	0x400e0c00
  402f78:	02bde77f 	.word	0x02bde77f
  402f7c:	04000100 	.word	0x04000100
  402f80:	041cdb3f 	.word	0x041cdb3f
  402f84:	04000200 	.word	0x04000200
  402f88:	057bceff 	.word	0x057bceff
  402f8c:	04000300 	.word	0x04000300
  402f90:	06dac2bf 	.word	0x06dac2bf
  402f94:	0839b67f 	.word	0x0839b67f
  402f98:	04000500 	.word	0x04000500
  402f9c:	04000600 	.word	0x04000600

00402fa0 <NVIC_EnableIRQ>:
{
  402fa0:	b480      	push	{r7}
  402fa2:	b083      	sub	sp, #12
  402fa4:	af00      	add	r7, sp, #0
  402fa6:	4603      	mov	r3, r0
  402fa8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402faa:	4909      	ldr	r1, [pc, #36]	; (402fd0 <NVIC_EnableIRQ+0x30>)
  402fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402fb0:	095b      	lsrs	r3, r3, #5
  402fb2:	79fa      	ldrb	r2, [r7, #7]
  402fb4:	f002 021f 	and.w	r2, r2, #31
  402fb8:	2001      	movs	r0, #1
  402fba:	fa00 f202 	lsl.w	r2, r0, r2
  402fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402fc2:	bf00      	nop
  402fc4:	370c      	adds	r7, #12
  402fc6:	46bd      	mov	sp, r7
  402fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fcc:	4770      	bx	lr
  402fce:	bf00      	nop
  402fd0:	e000e100 	.word	0xe000e100

00402fd4 <NVIC_DisableIRQ>:
{
  402fd4:	b480      	push	{r7}
  402fd6:	b083      	sub	sp, #12
  402fd8:	af00      	add	r7, sp, #0
  402fda:	4603      	mov	r3, r0
  402fdc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402fde:	4909      	ldr	r1, [pc, #36]	; (403004 <NVIC_DisableIRQ+0x30>)
  402fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402fe4:	095b      	lsrs	r3, r3, #5
  402fe6:	79fa      	ldrb	r2, [r7, #7]
  402fe8:	f002 021f 	and.w	r2, r2, #31
  402fec:	2001      	movs	r0, #1
  402fee:	fa00 f202 	lsl.w	r2, r0, r2
  402ff2:	3320      	adds	r3, #32
  402ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402ff8:	bf00      	nop
  402ffa:	370c      	adds	r7, #12
  402ffc:	46bd      	mov	sp, r7
  402ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403002:	4770      	bx	lr
  403004:	e000e100 	.word	0xe000e100

00403008 <NVIC_ClearPendingIRQ>:
{
  403008:	b480      	push	{r7}
  40300a:	b083      	sub	sp, #12
  40300c:	af00      	add	r7, sp, #0
  40300e:	4603      	mov	r3, r0
  403010:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403012:	4909      	ldr	r1, [pc, #36]	; (403038 <NVIC_ClearPendingIRQ+0x30>)
  403014:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403018:	095b      	lsrs	r3, r3, #5
  40301a:	79fa      	ldrb	r2, [r7, #7]
  40301c:	f002 021f 	and.w	r2, r2, #31
  403020:	2001      	movs	r0, #1
  403022:	fa00 f202 	lsl.w	r2, r0, r2
  403026:	3360      	adds	r3, #96	; 0x60
  403028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40302c:	bf00      	nop
  40302e:	370c      	adds	r7, #12
  403030:	46bd      	mov	sp, r7
  403032:	f85d 7b04 	ldr.w	r7, [sp], #4
  403036:	4770      	bx	lr
  403038:	e000e100 	.word	0xe000e100

0040303c <NVIC_SetPriority>:
{
  40303c:	b480      	push	{r7}
  40303e:	b083      	sub	sp, #12
  403040:	af00      	add	r7, sp, #0
  403042:	4603      	mov	r3, r0
  403044:	6039      	str	r1, [r7, #0]
  403046:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403048:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40304c:	2b00      	cmp	r3, #0
  40304e:	da0b      	bge.n	403068 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403050:	490d      	ldr	r1, [pc, #52]	; (403088 <NVIC_SetPriority+0x4c>)
  403052:	79fb      	ldrb	r3, [r7, #7]
  403054:	f003 030f 	and.w	r3, r3, #15
  403058:	3b04      	subs	r3, #4
  40305a:	683a      	ldr	r2, [r7, #0]
  40305c:	b2d2      	uxtb	r2, r2
  40305e:	0152      	lsls	r2, r2, #5
  403060:	b2d2      	uxtb	r2, r2
  403062:	440b      	add	r3, r1
  403064:	761a      	strb	r2, [r3, #24]
}
  403066:	e009      	b.n	40307c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403068:	4908      	ldr	r1, [pc, #32]	; (40308c <NVIC_SetPriority+0x50>)
  40306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40306e:	683a      	ldr	r2, [r7, #0]
  403070:	b2d2      	uxtb	r2, r2
  403072:	0152      	lsls	r2, r2, #5
  403074:	b2d2      	uxtb	r2, r2
  403076:	440b      	add	r3, r1
  403078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40307c:	bf00      	nop
  40307e:	370c      	adds	r7, #12
  403080:	46bd      	mov	sp, r7
  403082:	f85d 7b04 	ldr.w	r7, [sp], #4
  403086:	4770      	bx	lr
  403088:	e000ed00 	.word	0xe000ed00
  40308c:	e000e100 	.word	0xe000e100

00403090 <osc_get_rate>:
{
  403090:	b480      	push	{r7}
  403092:	b083      	sub	sp, #12
  403094:	af00      	add	r7, sp, #0
  403096:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403098:	687b      	ldr	r3, [r7, #4]
  40309a:	2b07      	cmp	r3, #7
  40309c:	d825      	bhi.n	4030ea <osc_get_rate+0x5a>
  40309e:	a201      	add	r2, pc, #4	; (adr r2, 4030a4 <osc_get_rate+0x14>)
  4030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4030a4:	004030c5 	.word	0x004030c5
  4030a8:	004030cb 	.word	0x004030cb
  4030ac:	004030d1 	.word	0x004030d1
  4030b0:	004030d7 	.word	0x004030d7
  4030b4:	004030db 	.word	0x004030db
  4030b8:	004030df 	.word	0x004030df
  4030bc:	004030e3 	.word	0x004030e3
  4030c0:	004030e7 	.word	0x004030e7
		return OSC_SLCK_32K_RC_HZ;
  4030c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4030c8:	e010      	b.n	4030ec <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4030ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4030ce:	e00d      	b.n	4030ec <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4030d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4030d4:	e00a      	b.n	4030ec <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4030d6:	4b08      	ldr	r3, [pc, #32]	; (4030f8 <osc_get_rate+0x68>)
  4030d8:	e008      	b.n	4030ec <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4030da:	4b08      	ldr	r3, [pc, #32]	; (4030fc <osc_get_rate+0x6c>)
  4030dc:	e006      	b.n	4030ec <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4030de:	4b08      	ldr	r3, [pc, #32]	; (403100 <osc_get_rate+0x70>)
  4030e0:	e004      	b.n	4030ec <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4030e2:	4b07      	ldr	r3, [pc, #28]	; (403100 <osc_get_rate+0x70>)
  4030e4:	e002      	b.n	4030ec <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4030e6:	4b06      	ldr	r3, [pc, #24]	; (403100 <osc_get_rate+0x70>)
  4030e8:	e000      	b.n	4030ec <osc_get_rate+0x5c>
	return 0;
  4030ea:	2300      	movs	r3, #0
}
  4030ec:	4618      	mov	r0, r3
  4030ee:	370c      	adds	r7, #12
  4030f0:	46bd      	mov	sp, r7
  4030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030f6:	4770      	bx	lr
  4030f8:	003d0900 	.word	0x003d0900
  4030fc:	007a1200 	.word	0x007a1200
  403100:	00b71b00 	.word	0x00b71b00

00403104 <sysclk_get_main_hz>:
{
  403104:	b580      	push	{r7, lr}
  403106:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403108:	2006      	movs	r0, #6
  40310a:	4b05      	ldr	r3, [pc, #20]	; (403120 <sysclk_get_main_hz+0x1c>)
  40310c:	4798      	blx	r3
  40310e:	4602      	mov	r2, r0
  403110:	4613      	mov	r3, r2
  403112:	009b      	lsls	r3, r3, #2
  403114:	4413      	add	r3, r2
  403116:	009a      	lsls	r2, r3, #2
  403118:	4413      	add	r3, r2
}
  40311a:	4618      	mov	r0, r3
  40311c:	bd80      	pop	{r7, pc}
  40311e:	bf00      	nop
  403120:	00403091 	.word	0x00403091

00403124 <sysclk_get_cpu_hz>:
{
  403124:	b580      	push	{r7, lr}
  403126:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403128:	4b02      	ldr	r3, [pc, #8]	; (403134 <sysclk_get_cpu_hz+0x10>)
  40312a:	4798      	blx	r3
  40312c:	4603      	mov	r3, r0
}
  40312e:	4618      	mov	r0, r3
  403130:	bd80      	pop	{r7, pc}
  403132:	bf00      	nop
  403134:	00403105 	.word	0x00403105

00403138 <but1_callback>:

//#################################################
//#	                FUNCTIONS                     #
//#################################################

void but1_callback(void) {
  403138:	b598      	push	{r3, r4, r7, lr}
  40313a:	af00      	add	r7, sp, #0
	if (!pio_get(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK)){
  40313c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403140:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403144:	483c      	ldr	r0, [pc, #240]	; (403238 <but1_callback+0x100>)
  403146:	4b3d      	ldr	r3, [pc, #244]	; (40323c <but1_callback+0x104>)
  403148:	4798      	blx	r3
  40314a:	4603      	mov	r3, r0
  40314c:	2b00      	cmp	r3, #0
  40314e:	d135      	bne.n	4031bc <but1_callback+0x84>
		if(!bloqueado_flag && senha_counter<6){
  403150:	4b3b      	ldr	r3, [pc, #236]	; (403240 <but1_callback+0x108>)
  403152:	681b      	ldr	r3, [r3, #0]
  403154:	2b00      	cmp	r3, #0
  403156:	d120      	bne.n	40319a <but1_callback+0x62>
  403158:	4b3a      	ldr	r3, [pc, #232]	; (403244 <but1_callback+0x10c>)
  40315a:	681b      	ldr	r3, [r3, #0]
  40315c:	2b05      	cmp	r3, #5
  40315e:	dc1c      	bgt.n	40319a <but1_callback+0x62>
			buffer_senha[senha_counter] = 1;
  403160:	4b38      	ldr	r3, [pc, #224]	; (403244 <but1_callback+0x10c>)
  403162:	681b      	ldr	r3, [r3, #0]
  403164:	4a38      	ldr	r2, [pc, #224]	; (403248 <but1_callback+0x110>)
  403166:	2101      	movs	r1, #1
  403168:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			gfx_mono_draw_string("*", (32+(senha_counter-1)*16), 16, &sysfont);
  40316c:	4b35      	ldr	r3, [pc, #212]	; (403244 <but1_callback+0x10c>)
  40316e:	681b      	ldr	r3, [r3, #0]
  403170:	3301      	adds	r3, #1
  403172:	b2db      	uxtb	r3, r3
  403174:	011b      	lsls	r3, r3, #4
  403176:	b2d9      	uxtb	r1, r3
  403178:	4b34      	ldr	r3, [pc, #208]	; (40324c <but1_callback+0x114>)
  40317a:	2210      	movs	r2, #16
  40317c:	4834      	ldr	r0, [pc, #208]	; (403250 <but1_callback+0x118>)
  40317e:	4c35      	ldr	r4, [pc, #212]	; (403254 <but1_callback+0x11c>)
  403180:	47a0      	blx	r4
			senha_counter += 1;
  403182:	4b30      	ldr	r3, [pc, #192]	; (403244 <but1_callback+0x10c>)
  403184:	681b      	ldr	r3, [r3, #0]
  403186:	3301      	adds	r3, #1
  403188:	4a2e      	ldr	r2, [pc, #184]	; (403244 <but1_callback+0x10c>)
  40318a:	6013      	str	r3, [r2, #0]
			if (senha_counter>=6){
  40318c:	4b2d      	ldr	r3, [pc, #180]	; (403244 <but1_callback+0x10c>)
  40318e:	681b      	ldr	r3, [r3, #0]
  403190:	2b05      	cmp	r3, #5
  403192:	dd02      	ble.n	40319a <but1_callback+0x62>
				checa_senha_flag = 1;
  403194:	4b30      	ldr	r3, [pc, #192]	; (403258 <but1_callback+0x120>)
  403196:	2201      	movs	r2, #1
  403198:	601a      	str	r2, [r3, #0]
			}
		}
		if (aberto_flag){
  40319a:	4b30      	ldr	r3, [pc, #192]	; (40325c <but1_callback+0x124>)
  40319c:	681b      	ldr	r3, [r3, #0]
  40319e:	2b00      	cmp	r3, #0
  4031a0:	d00c      	beq.n	4031bc <but1_callback+0x84>
			TC_init(TC1, ID_TC3, 0, 5);
  4031a2:	2305      	movs	r3, #5
  4031a4:	2200      	movs	r2, #0
  4031a6:	211a      	movs	r1, #26
  4031a8:	482d      	ldr	r0, [pc, #180]	; (403260 <but1_callback+0x128>)
  4031aa:	4c2e      	ldr	r4, [pc, #184]	; (403264 <but1_callback+0x12c>)
  4031ac:	47a0      	blx	r4
			tc_start(TC1, 0);
  4031ae:	2100      	movs	r1, #0
  4031b0:	482b      	ldr	r0, [pc, #172]	; (403260 <but1_callback+0x128>)
  4031b2:	4b2d      	ldr	r3, [pc, #180]	; (403268 <but1_callback+0x130>)
  4031b4:	4798      	blx	r3
			tc_counter = 0;
  4031b6:	4b2d      	ldr	r3, [pc, #180]	; (40326c <but1_callback+0x134>)
  4031b8:	2200      	movs	r2, #0
  4031ba:	601a      	str	r2, [r3, #0]
		}
	}
	if (pio_get(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK)){
  4031bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4031c0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4031c4:	481c      	ldr	r0, [pc, #112]	; (403238 <but1_callback+0x100>)
  4031c6:	4b1d      	ldr	r3, [pc, #116]	; (40323c <but1_callback+0x104>)
  4031c8:	4798      	blx	r3
  4031ca:	4603      	mov	r3, r0
  4031cc:	2b00      	cmp	r3, #0
  4031ce:	d030      	beq.n	403232 <but1_callback+0xfa>
		if (aberto_flag && tc_counter>5){
  4031d0:	4b22      	ldr	r3, [pc, #136]	; (40325c <but1_callback+0x124>)
  4031d2:	681b      	ldr	r3, [r3, #0]
  4031d4:	2b00      	cmp	r3, #0
  4031d6:	d02c      	beq.n	403232 <but1_callback+0xfa>
  4031d8:	4b24      	ldr	r3, [pc, #144]	; (40326c <but1_callback+0x134>)
  4031da:	681b      	ldr	r3, [r3, #0]
  4031dc:	2b05      	cmp	r3, #5
  4031de:	dd28      	ble.n	403232 <but1_callback+0xfa>
			tc_stop(TC1, 0);
  4031e0:	2100      	movs	r1, #0
  4031e2:	481f      	ldr	r0, [pc, #124]	; (403260 <but1_callback+0x128>)
  4031e4:	4b22      	ldr	r3, [pc, #136]	; (403270 <but1_callback+0x138>)
  4031e6:	4798      	blx	r3
			tc_counter = 0;
  4031e8:	4b20      	ldr	r3, [pc, #128]	; (40326c <but1_callback+0x134>)
  4031ea:	2200      	movs	r2, #0
  4031ec:	601a      	str	r2, [r3, #0]
			clean_display();
  4031ee:	4b21      	ldr	r3, [pc, #132]	; (403274 <but1_callback+0x13c>)
  4031f0:	4798      	blx	r3
			senha_counter = 0;
  4031f2:	4b14      	ldr	r3, [pc, #80]	; (403244 <but1_callback+0x10c>)
  4031f4:	2200      	movs	r2, #0
  4031f6:	601a      	str	r2, [r3, #0]
			sprintf(global_string, "Cofre Fechado");
  4031f8:	4a1f      	ldr	r2, [pc, #124]	; (403278 <but1_callback+0x140>)
  4031fa:	4b20      	ldr	r3, [pc, #128]	; (40327c <but1_callback+0x144>)
  4031fc:	4614      	mov	r4, r2
  4031fe:	cb07      	ldmia	r3!, {r0, r1, r2}
  403200:	6020      	str	r0, [r4, #0]
  403202:	6061      	str	r1, [r4, #4]
  403204:	60a2      	str	r2, [r4, #8]
  403206:	881b      	ldrh	r3, [r3, #0]
  403208:	81a3      	strh	r3, [r4, #12]
			update_display(0,0);
  40320a:	2100      	movs	r1, #0
  40320c:	2000      	movs	r0, #0
  40320e:	4b1c      	ldr	r3, [pc, #112]	; (403280 <but1_callback+0x148>)
  403210:	4798      	blx	r3
			aberto_flag = 0;
  403212:	4b12      	ldr	r3, [pc, #72]	; (40325c <but1_callback+0x124>)
  403214:	2200      	movs	r2, #0
  403216:	601a      	str	r2, [r3, #0]
			pio_clear(LED_1_PIO, LED_1_IDX_MASK);
  403218:	2101      	movs	r1, #1
  40321a:	481a      	ldr	r0, [pc, #104]	; (403284 <but1_callback+0x14c>)
  40321c:	4b1a      	ldr	r3, [pc, #104]	; (403288 <but1_callback+0x150>)
  40321e:	4798      	blx	r3
			pio_clear(LED_2_PIO, LED_2_IDX_MASK);
  403220:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403224:	4819      	ldr	r0, [pc, #100]	; (40328c <but1_callback+0x154>)
  403226:	4b18      	ldr	r3, [pc, #96]	; (403288 <but1_callback+0x150>)
  403228:	4798      	blx	r3
			pio_clear(LED_3_PIO, LED_3_IDX_MASK);
  40322a:	2104      	movs	r1, #4
  40322c:	4818      	ldr	r0, [pc, #96]	; (403290 <but1_callback+0x158>)
  40322e:	4b16      	ldr	r3, [pc, #88]	; (403288 <but1_callback+0x150>)
  403230:	4798      	blx	r3
		}
	}
}
  403232:	bf00      	nop
  403234:	bd98      	pop	{r3, r4, r7, pc}
  403236:	bf00      	nop
  403238:	400e1400 	.word	0x400e1400
  40323c:	00401ee9 	.word	0x00401ee9
  403240:	20400728 	.word	0x20400728
  403244:	20400724 	.word	0x20400724
  403248:	2040070c 	.word	0x2040070c
  40324c:	2040000c 	.word	0x2040000c
  403250:	00404860 	.word	0x00404860
  403254:	00400b85 	.word	0x00400b85
  403258:	20400730 	.word	0x20400730
  40325c:	2040072c 	.word	0x2040072c
  403260:	40010000 	.word	0x40010000
  403264:	00403451 	.word	0x00403451
  403268:	004006e9 	.word	0x004006e9
  40326c:	20400738 	.word	0x20400738
  403270:	0040070b 	.word	0x0040070b
  403274:	004033fd 	.word	0x004033fd
  403278:	20400744 	.word	0x20400744
  40327c:	00404864 	.word	0x00404864
  403280:	00403421 	.word	0x00403421
  403284:	400e0e00 	.word	0x400e0e00
  403288:	00401ecd 	.word	0x00401ecd
  40328c:	400e1200 	.word	0x400e1200
  403290:	400e1000 	.word	0x400e1000

00403294 <but2_callback>:

void but2_callback(void) {
  403294:	b598      	push	{r3, r4, r7, lr}
  403296:	af00      	add	r7, sp, #0
	if(!bloqueado_flag && senha_counter<6){
  403298:	4b13      	ldr	r3, [pc, #76]	; (4032e8 <but2_callback+0x54>)
  40329a:	681b      	ldr	r3, [r3, #0]
  40329c:	2b00      	cmp	r3, #0
  40329e:	d120      	bne.n	4032e2 <but2_callback+0x4e>
  4032a0:	4b12      	ldr	r3, [pc, #72]	; (4032ec <but2_callback+0x58>)
  4032a2:	681b      	ldr	r3, [r3, #0]
  4032a4:	2b05      	cmp	r3, #5
  4032a6:	dc1c      	bgt.n	4032e2 <but2_callback+0x4e>
		buffer_senha[senha_counter] = 2;
  4032a8:	4b10      	ldr	r3, [pc, #64]	; (4032ec <but2_callback+0x58>)
  4032aa:	681b      	ldr	r3, [r3, #0]
  4032ac:	4a10      	ldr	r2, [pc, #64]	; (4032f0 <but2_callback+0x5c>)
  4032ae:	2102      	movs	r1, #2
  4032b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		gfx_mono_draw_string("*", (32+(senha_counter-1)*16), 16, &sysfont);
  4032b4:	4b0d      	ldr	r3, [pc, #52]	; (4032ec <but2_callback+0x58>)
  4032b6:	681b      	ldr	r3, [r3, #0]
  4032b8:	3301      	adds	r3, #1
  4032ba:	b2db      	uxtb	r3, r3
  4032bc:	011b      	lsls	r3, r3, #4
  4032be:	b2d9      	uxtb	r1, r3
  4032c0:	4b0c      	ldr	r3, [pc, #48]	; (4032f4 <but2_callback+0x60>)
  4032c2:	2210      	movs	r2, #16
  4032c4:	480c      	ldr	r0, [pc, #48]	; (4032f8 <but2_callback+0x64>)
  4032c6:	4c0d      	ldr	r4, [pc, #52]	; (4032fc <but2_callback+0x68>)
  4032c8:	47a0      	blx	r4
		senha_counter += 1;
  4032ca:	4b08      	ldr	r3, [pc, #32]	; (4032ec <but2_callback+0x58>)
  4032cc:	681b      	ldr	r3, [r3, #0]
  4032ce:	3301      	adds	r3, #1
  4032d0:	4a06      	ldr	r2, [pc, #24]	; (4032ec <but2_callback+0x58>)
  4032d2:	6013      	str	r3, [r2, #0]
		if (senha_counter>=6){
  4032d4:	4b05      	ldr	r3, [pc, #20]	; (4032ec <but2_callback+0x58>)
  4032d6:	681b      	ldr	r3, [r3, #0]
  4032d8:	2b05      	cmp	r3, #5
  4032da:	dd02      	ble.n	4032e2 <but2_callback+0x4e>
			checa_senha_flag = 1;
  4032dc:	4b08      	ldr	r3, [pc, #32]	; (403300 <but2_callback+0x6c>)
  4032de:	2201      	movs	r2, #1
  4032e0:	601a      	str	r2, [r3, #0]
		}
	}
}
  4032e2:	bf00      	nop
  4032e4:	bd98      	pop	{r3, r4, r7, pc}
  4032e6:	bf00      	nop
  4032e8:	20400728 	.word	0x20400728
  4032ec:	20400724 	.word	0x20400724
  4032f0:	2040070c 	.word	0x2040070c
  4032f4:	2040000c 	.word	0x2040000c
  4032f8:	00404860 	.word	0x00404860
  4032fc:	00400b85 	.word	0x00400b85
  403300:	20400730 	.word	0x20400730

00403304 <but3_callback>:

void but3_callback(void) {
  403304:	b598      	push	{r3, r4, r7, lr}
  403306:	af00      	add	r7, sp, #0
	if(!bloqueado_flag && senha_counter<6){
  403308:	4b13      	ldr	r3, [pc, #76]	; (403358 <but3_callback+0x54>)
  40330a:	681b      	ldr	r3, [r3, #0]
  40330c:	2b00      	cmp	r3, #0
  40330e:	d120      	bne.n	403352 <but3_callback+0x4e>
  403310:	4b12      	ldr	r3, [pc, #72]	; (40335c <but3_callback+0x58>)
  403312:	681b      	ldr	r3, [r3, #0]
  403314:	2b05      	cmp	r3, #5
  403316:	dc1c      	bgt.n	403352 <but3_callback+0x4e>
		buffer_senha[senha_counter] = 3;
  403318:	4b10      	ldr	r3, [pc, #64]	; (40335c <but3_callback+0x58>)
  40331a:	681b      	ldr	r3, [r3, #0]
  40331c:	4a10      	ldr	r2, [pc, #64]	; (403360 <but3_callback+0x5c>)
  40331e:	2103      	movs	r1, #3
  403320:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		gfx_mono_draw_string("*", (32+(senha_counter-1)*16), 16, &sysfont);
  403324:	4b0d      	ldr	r3, [pc, #52]	; (40335c <but3_callback+0x58>)
  403326:	681b      	ldr	r3, [r3, #0]
  403328:	3301      	adds	r3, #1
  40332a:	b2db      	uxtb	r3, r3
  40332c:	011b      	lsls	r3, r3, #4
  40332e:	b2d9      	uxtb	r1, r3
  403330:	4b0c      	ldr	r3, [pc, #48]	; (403364 <but3_callback+0x60>)
  403332:	2210      	movs	r2, #16
  403334:	480c      	ldr	r0, [pc, #48]	; (403368 <but3_callback+0x64>)
  403336:	4c0d      	ldr	r4, [pc, #52]	; (40336c <but3_callback+0x68>)
  403338:	47a0      	blx	r4
		senha_counter += 1;
  40333a:	4b08      	ldr	r3, [pc, #32]	; (40335c <but3_callback+0x58>)
  40333c:	681b      	ldr	r3, [r3, #0]
  40333e:	3301      	adds	r3, #1
  403340:	4a06      	ldr	r2, [pc, #24]	; (40335c <but3_callback+0x58>)
  403342:	6013      	str	r3, [r2, #0]
		if (senha_counter>=6){
  403344:	4b05      	ldr	r3, [pc, #20]	; (40335c <but3_callback+0x58>)
  403346:	681b      	ldr	r3, [r3, #0]
  403348:	2b05      	cmp	r3, #5
  40334a:	dd02      	ble.n	403352 <but3_callback+0x4e>
			checa_senha_flag = 1;
  40334c:	4b08      	ldr	r3, [pc, #32]	; (403370 <but3_callback+0x6c>)
  40334e:	2201      	movs	r2, #1
  403350:	601a      	str	r2, [r3, #0]
		}
	}
}
  403352:	bf00      	nop
  403354:	bd98      	pop	{r3, r4, r7, pc}
  403356:	bf00      	nop
  403358:	20400728 	.word	0x20400728
  40335c:	20400724 	.word	0x20400724
  403360:	2040070c 	.word	0x2040070c
  403364:	2040000c 	.word	0x2040000c
  403368:	00404860 	.word	0x00404860
  40336c:	00400b85 	.word	0x00400b85
  403370:	20400730 	.word	0x20400730

00403374 <pin_toggle>:

void pin_toggle(Pio *pio, uint32_t mask) {
  403374:	b580      	push	{r7, lr}
  403376:	b082      	sub	sp, #8
  403378:	af00      	add	r7, sp, #0
  40337a:	6078      	str	r0, [r7, #4]
  40337c:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  40337e:	6839      	ldr	r1, [r7, #0]
  403380:	6878      	ldr	r0, [r7, #4]
  403382:	4b09      	ldr	r3, [pc, #36]	; (4033a8 <pin_toggle+0x34>)
  403384:	4798      	blx	r3
  403386:	4603      	mov	r3, r0
  403388:	2b00      	cmp	r3, #0
  40338a:	d004      	beq.n	403396 <pin_toggle+0x22>
	pio_clear(pio, mask);
  40338c:	6839      	ldr	r1, [r7, #0]
  40338e:	6878      	ldr	r0, [r7, #4]
  403390:	4b06      	ldr	r3, [pc, #24]	; (4033ac <pin_toggle+0x38>)
  403392:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  403394:	e003      	b.n	40339e <pin_toggle+0x2a>
	pio_set(pio,mask);
  403396:	6839      	ldr	r1, [r7, #0]
  403398:	6878      	ldr	r0, [r7, #4]
  40339a:	4b05      	ldr	r3, [pc, #20]	; (4033b0 <pin_toggle+0x3c>)
  40339c:	4798      	blx	r3
}
  40339e:	bf00      	nop
  4033a0:	3708      	adds	r7, #8
  4033a2:	46bd      	mov	sp, r7
  4033a4:	bd80      	pop	{r7, pc}
  4033a6:	bf00      	nop
  4033a8:	004021f1 	.word	0x004021f1
  4033ac:	00401ecd 	.word	0x00401ecd
  4033b0:	00401eb1 	.word	0x00401eb1

004033b4 <checa_senha>:

int checa_senha(void){
  4033b4:	b480      	push	{r7}
  4033b6:	b083      	sub	sp, #12
  4033b8:	af00      	add	r7, sp, #0
	for (int i=0; i<6; i++){
  4033ba:	2300      	movs	r3, #0
  4033bc:	607b      	str	r3, [r7, #4]
  4033be:	e00e      	b.n	4033de <checa_senha+0x2a>
		if (buffer_senha[i]!=gabarito_senha[i]){
  4033c0:	4a0c      	ldr	r2, [pc, #48]	; (4033f4 <checa_senha+0x40>)
  4033c2:	687b      	ldr	r3, [r7, #4]
  4033c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4033c8:	490b      	ldr	r1, [pc, #44]	; (4033f8 <checa_senha+0x44>)
  4033ca:	687b      	ldr	r3, [r7, #4]
  4033cc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4033d0:	429a      	cmp	r2, r3
  4033d2:	d001      	beq.n	4033d8 <checa_senha+0x24>
			return 0;
  4033d4:	2300      	movs	r3, #0
  4033d6:	e006      	b.n	4033e6 <checa_senha+0x32>
	for (int i=0; i<6; i++){
  4033d8:	687b      	ldr	r3, [r7, #4]
  4033da:	3301      	adds	r3, #1
  4033dc:	607b      	str	r3, [r7, #4]
  4033de:	687b      	ldr	r3, [r7, #4]
  4033e0:	2b05      	cmp	r3, #5
  4033e2:	dded      	ble.n	4033c0 <checa_senha+0xc>
		}
	}	
	return 1;
  4033e4:	2301      	movs	r3, #1
}
  4033e6:	4618      	mov	r0, r3
  4033e8:	370c      	adds	r7, #12
  4033ea:	46bd      	mov	sp, r7
  4033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033f0:	4770      	bx	lr
  4033f2:	bf00      	nop
  4033f4:	2040070c 	.word	0x2040070c
  4033f8:	20400024 	.word	0x20400024

004033fc <clean_display>:
	
void clean_display(void){
  4033fc:	b590      	push	{r4, r7, lr}
  4033fe:	b083      	sub	sp, #12
  403400:	af02      	add	r7, sp, #8
	gfx_mono_generic_draw_filled_rect(0, 0, 128, 32, 0);
  403402:	2300      	movs	r3, #0
  403404:	9300      	str	r3, [sp, #0]
  403406:	2320      	movs	r3, #32
  403408:	2280      	movs	r2, #128	; 0x80
  40340a:	2100      	movs	r1, #0
  40340c:	2000      	movs	r0, #0
  40340e:	4c03      	ldr	r4, [pc, #12]	; (40341c <clean_display+0x20>)
  403410:	47a0      	blx	r4
}
  403412:	bf00      	nop
  403414:	3704      	adds	r7, #4
  403416:	46bd      	mov	sp, r7
  403418:	bd90      	pop	{r4, r7, pc}
  40341a:	bf00      	nop
  40341c:	00400a01 	.word	0x00400a01

00403420 <update_display>:
void update_display(int x, int y){
  403420:	b590      	push	{r4, r7, lr}
  403422:	b083      	sub	sp, #12
  403424:	af00      	add	r7, sp, #0
  403426:	6078      	str	r0, [r7, #4]
  403428:	6039      	str	r1, [r7, #0]
	gfx_mono_draw_string(global_string, x, y, &sysfont);
  40342a:	687b      	ldr	r3, [r7, #4]
  40342c:	b2d9      	uxtb	r1, r3
  40342e:	683b      	ldr	r3, [r7, #0]
  403430:	b2da      	uxtb	r2, r3
  403432:	4b04      	ldr	r3, [pc, #16]	; (403444 <update_display+0x24>)
  403434:	4804      	ldr	r0, [pc, #16]	; (403448 <update_display+0x28>)
  403436:	4c05      	ldr	r4, [pc, #20]	; (40344c <update_display+0x2c>)
  403438:	47a0      	blx	r4
}
  40343a:	bf00      	nop
  40343c:	370c      	adds	r7, #12
  40343e:	46bd      	mov	sp, r7
  403440:	bd90      	pop	{r4, r7, pc}
  403442:	bf00      	nop
  403444:	2040000c 	.word	0x2040000c
  403448:	20400744 	.word	0x20400744
  40344c:	00400b85 	.word	0x00400b85

00403450 <TC_init>:


void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403450:	b590      	push	{r4, r7, lr}
  403452:	b08b      	sub	sp, #44	; 0x2c
  403454:	af02      	add	r7, sp, #8
  403456:	60f8      	str	r0, [r7, #12]
  403458:	60b9      	str	r1, [r7, #8]
  40345a:	607a      	str	r2, [r7, #4]
  40345c:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  40345e:	4b1d      	ldr	r3, [pc, #116]	; (4034d4 <TC_init+0x84>)
  403460:	4798      	blx	r3
  403462:	61f8      	str	r0, [r7, #28]

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  403464:	68bb      	ldr	r3, [r7, #8]
  403466:	4618      	mov	r0, r3
  403468:	4b1b      	ldr	r3, [pc, #108]	; (4034d8 <TC_init+0x88>)
  40346a:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40346c:	6838      	ldr	r0, [r7, #0]
  40346e:	f107 0114 	add.w	r1, r7, #20
  403472:	f107 0218 	add.w	r2, r7, #24
  403476:	69fb      	ldr	r3, [r7, #28]
  403478:	9300      	str	r3, [sp, #0]
  40347a:	460b      	mov	r3, r1
  40347c:	69f9      	ldr	r1, [r7, #28]
  40347e:	4c17      	ldr	r4, [pc, #92]	; (4034dc <TC_init+0x8c>)
  403480:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  403482:	6879      	ldr	r1, [r7, #4]
  403484:	697b      	ldr	r3, [r7, #20]
  403486:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40348a:	461a      	mov	r2, r3
  40348c:	68f8      	ldr	r0, [r7, #12]
  40348e:	4b14      	ldr	r3, [pc, #80]	; (4034e0 <TC_init+0x90>)
  403490:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  403492:	6879      	ldr	r1, [r7, #4]
  403494:	69bb      	ldr	r3, [r7, #24]
  403496:	69fa      	ldr	r2, [r7, #28]
  403498:	fbb2 f2f3 	udiv	r2, r2, r3
  40349c:	683b      	ldr	r3, [r7, #0]
  40349e:	fbb2 f3f3 	udiv	r3, r2, r3
  4034a2:	461a      	mov	r2, r3
  4034a4:	68f8      	ldr	r0, [r7, #12]
  4034a6:	4b0f      	ldr	r3, [pc, #60]	; (4034e4 <TC_init+0x94>)
  4034a8:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  4034aa:	68bb      	ldr	r3, [r7, #8]
  4034ac:	b25b      	sxtb	r3, r3
  4034ae:	2104      	movs	r1, #4
  4034b0:	4618      	mov	r0, r3
  4034b2:	4b0d      	ldr	r3, [pc, #52]	; (4034e8 <TC_init+0x98>)
  4034b4:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  4034b6:	68bb      	ldr	r3, [r7, #8]
  4034b8:	b25b      	sxtb	r3, r3
  4034ba:	4618      	mov	r0, r3
  4034bc:	4b0b      	ldr	r3, [pc, #44]	; (4034ec <TC_init+0x9c>)
  4034be:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4034c0:	687b      	ldr	r3, [r7, #4]
  4034c2:	2210      	movs	r2, #16
  4034c4:	4619      	mov	r1, r3
  4034c6:	68f8      	ldr	r0, [r7, #12]
  4034c8:	4b09      	ldr	r3, [pc, #36]	; (4034f0 <TC_init+0xa0>)
  4034ca:	4798      	blx	r3
}
  4034cc:	bf00      	nop
  4034ce:	3724      	adds	r7, #36	; 0x24
  4034d0:	46bd      	mov	sp, r7
  4034d2:	bd90      	pop	{r4, r7, pc}
  4034d4:	00403125 	.word	0x00403125
  4034d8:	0040277d 	.word	0x0040277d
  4034dc:	0040079f 	.word	0x0040079f
  4034e0:	004006af 	.word	0x004006af
  4034e4:	0040072d 	.word	0x0040072d
  4034e8:	0040303d 	.word	0x0040303d
  4034ec:	00402fa1 	.word	0x00402fa1
  4034f0:	00400753 	.word	0x00400753

004034f4 <TC1_Handler>:

void TC1_Handler(void) {
  4034f4:	b580      	push	{r7, lr}
  4034f6:	b082      	sub	sp, #8
  4034f8:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC0, 1);
  4034fa:	2101      	movs	r1, #1
  4034fc:	480a      	ldr	r0, [pc, #40]	; (403528 <TC1_Handler+0x34>)
  4034fe:	4b0b      	ldr	r3, [pc, #44]	; (40352c <TC1_Handler+0x38>)
  403500:	4798      	blx	r3
  403502:	4603      	mov	r3, r0
  403504:	607b      	str	r3, [r7, #4]
	pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  403506:	2101      	movs	r1, #1
  403508:	4809      	ldr	r0, [pc, #36]	; (403530 <TC1_Handler+0x3c>)
  40350a:	4b0a      	ldr	r3, [pc, #40]	; (403534 <TC1_Handler+0x40>)
  40350c:	4798      	blx	r3
	pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  40350e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403512:	4809      	ldr	r0, [pc, #36]	; (403538 <TC1_Handler+0x44>)
  403514:	4b07      	ldr	r3, [pc, #28]	; (403534 <TC1_Handler+0x40>)
  403516:	4798      	blx	r3
	pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  403518:	2104      	movs	r1, #4
  40351a:	4808      	ldr	r0, [pc, #32]	; (40353c <TC1_Handler+0x48>)
  40351c:	4b05      	ldr	r3, [pc, #20]	; (403534 <TC1_Handler+0x40>)
  40351e:	4798      	blx	r3
}
  403520:	bf00      	nop
  403522:	3708      	adds	r7, #8
  403524:	46bd      	mov	sp, r7
  403526:	bd80      	pop	{r7, pc}
  403528:	4000c000 	.word	0x4000c000
  40352c:	0040077b 	.word	0x0040077b
  403530:	400e0e00 	.word	0x400e0e00
  403534:	00403375 	.word	0x00403375
  403538:	400e1200 	.word	0x400e1200
  40353c:	400e1000 	.word	0x400e1000

00403540 <TC3_Handler>:

void TC3_Handler(void) {
  403540:	b580      	push	{r7, lr}
  403542:	b082      	sub	sp, #8
  403544:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC1, 0);
  403546:	2100      	movs	r1, #0
  403548:	4806      	ldr	r0, [pc, #24]	; (403564 <TC3_Handler+0x24>)
  40354a:	4b07      	ldr	r3, [pc, #28]	; (403568 <TC3_Handler+0x28>)
  40354c:	4798      	blx	r3
  40354e:	4603      	mov	r3, r0
  403550:	607b      	str	r3, [r7, #4]
	tc_counter += 1;
  403552:	4b06      	ldr	r3, [pc, #24]	; (40356c <TC3_Handler+0x2c>)
  403554:	681b      	ldr	r3, [r3, #0]
  403556:	3301      	adds	r3, #1
  403558:	4a04      	ldr	r2, [pc, #16]	; (40356c <TC3_Handler+0x2c>)
  40355a:	6013      	str	r3, [r2, #0]
}
  40355c:	bf00      	nop
  40355e:	3708      	adds	r7, #8
  403560:	46bd      	mov	sp, r7
  403562:	bd80      	pop	{r7, pc}
  403564:	40010000 	.word	0x40010000
  403568:	0040077b 	.word	0x0040077b
  40356c:	20400738 	.word	0x20400738

00403570 <RTT_init>:

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403570:	b580      	push	{r7, lr}
  403572:	b086      	sub	sp, #24
  403574:	af00      	add	r7, sp, #0
  403576:	60f8      	str	r0, [r7, #12]
  403578:	60b9      	str	r1, [r7, #8]
  40357a:	607a      	str	r2, [r7, #4]
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  40357c:	eddf 6a26 	vldr	s13, [pc, #152]	; 403618 <RTT_init+0xa8>
  403580:	ed97 7a03 	vldr	s14, [r7, #12]
  403584:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403588:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40358c:	edc7 7a00 	vstr	s15, [r7]
  403590:	883b      	ldrh	r3, [r7, #0]
  403592:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  403594:	2100      	movs	r1, #0
  403596:	4821      	ldr	r0, [pc, #132]	; (40361c <RTT_init+0xac>)
  403598:	4b21      	ldr	r3, [pc, #132]	; (403620 <RTT_init+0xb0>)
  40359a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40359c:	8afb      	ldrh	r3, [r7, #22]
  40359e:	4619      	mov	r1, r3
  4035a0:	481e      	ldr	r0, [pc, #120]	; (40361c <RTT_init+0xac>)
  4035a2:	4b20      	ldr	r3, [pc, #128]	; (403624 <RTT_init+0xb4>)
  4035a4:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  4035a6:	687b      	ldr	r3, [r7, #4]
  4035a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4035ac:	2b00      	cmp	r3, #0
  4035ae:	d012      	beq.n	4035d6 <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  4035b0:	481a      	ldr	r0, [pc, #104]	; (40361c <RTT_init+0xac>)
  4035b2:	4b1d      	ldr	r3, [pc, #116]	; (403628 <RTT_init+0xb8>)
  4035b4:	4798      	blx	r3
  4035b6:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  4035b8:	bf00      	nop
  4035ba:	4818      	ldr	r0, [pc, #96]	; (40361c <RTT_init+0xac>)
  4035bc:	4b1a      	ldr	r3, [pc, #104]	; (403628 <RTT_init+0xb8>)
  4035be:	4798      	blx	r3
  4035c0:	4602      	mov	r2, r0
  4035c2:	693b      	ldr	r3, [r7, #16]
  4035c4:	429a      	cmp	r2, r3
  4035c6:	d0f8      	beq.n	4035ba <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4035c8:	68ba      	ldr	r2, [r7, #8]
  4035ca:	693b      	ldr	r3, [r7, #16]
  4035cc:	4413      	add	r3, r2
  4035ce:	4619      	mov	r1, r3
  4035d0:	4812      	ldr	r0, [pc, #72]	; (40361c <RTT_init+0xac>)
  4035d2:	4b16      	ldr	r3, [pc, #88]	; (40362c <RTT_init+0xbc>)
  4035d4:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  4035d6:	2003      	movs	r0, #3
  4035d8:	4b15      	ldr	r3, [pc, #84]	; (403630 <RTT_init+0xc0>)
  4035da:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  4035dc:	2003      	movs	r0, #3
  4035de:	4b15      	ldr	r3, [pc, #84]	; (403634 <RTT_init+0xc4>)
  4035e0:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  4035e2:	2104      	movs	r1, #4
  4035e4:	2003      	movs	r0, #3
  4035e6:	4b14      	ldr	r3, [pc, #80]	; (403638 <RTT_init+0xc8>)
  4035e8:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  4035ea:	2003      	movs	r0, #3
  4035ec:	4b13      	ldr	r3, [pc, #76]	; (40363c <RTT_init+0xcc>)
  4035ee:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4035f0:	687b      	ldr	r3, [r7, #4]
  4035f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  4035f6:	2b00      	cmp	r3, #0
  4035f8:	d004      	beq.n	403604 <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  4035fa:	6879      	ldr	r1, [r7, #4]
  4035fc:	4807      	ldr	r0, [pc, #28]	; (40361c <RTT_init+0xac>)
  4035fe:	4b10      	ldr	r3, [pc, #64]	; (403640 <RTT_init+0xd0>)
  403600:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
}
  403602:	e004      	b.n	40360e <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  403604:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  403608:	4804      	ldr	r0, [pc, #16]	; (40361c <RTT_init+0xac>)
  40360a:	4b0e      	ldr	r3, [pc, #56]	; (403644 <RTT_init+0xd4>)
  40360c:	4798      	blx	r3
}
  40360e:	bf00      	nop
  403610:	3718      	adds	r7, #24
  403612:	46bd      	mov	sp, r7
  403614:	bd80      	pop	{r7, pc}
  403616:	bf00      	nop
  403618:	47000000 	.word	0x47000000
  40361c:	400e1830 	.word	0x400e1830
  403620:	004001dd 	.word	0x004001dd
  403624:	004001ad 	.word	0x004001ad
  403628:	004002ad 	.word	0x004002ad
  40362c:	004002f5 	.word	0x004002f5
  403630:	00402fd5 	.word	0x00402fd5
  403634:	00403009 	.word	0x00403009
  403638:	0040303d 	.word	0x0040303d
  40363c:	00402fa1 	.word	0x00402fa1
  403640:	00400235 	.word	0x00400235
  403644:	0040026d 	.word	0x0040026d

00403648 <RTT_Handler>:

void RTT_Handler(void) {
  403648:	b590      	push	{r4, r7, lr}
  40364a:	b083      	sub	sp, #12
  40364c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  40364e:	4812      	ldr	r0, [pc, #72]	; (403698 <RTT_Handler+0x50>)
  403650:	4b12      	ldr	r3, [pc, #72]	; (40369c <RTT_Handler+0x54>)
  403652:	4798      	blx	r3
  403654:	6078      	str	r0, [r7, #4]

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  403656:	687b      	ldr	r3, [r7, #4]
  403658:	f003 0301 	and.w	r3, r3, #1
  40365c:	2b00      	cmp	r3, #0
  40365e:	d016      	beq.n	40368e <RTT_Handler+0x46>
		//modifica toda vez que o alarme for acionado
		bloqueado_flag = 0;
  403660:	4b0f      	ldr	r3, [pc, #60]	; (4036a0 <RTT_Handler+0x58>)
  403662:	2200      	movs	r2, #0
  403664:	601a      	str	r2, [r3, #0]
		senha_counter = 0;
  403666:	4b0f      	ldr	r3, [pc, #60]	; (4036a4 <RTT_Handler+0x5c>)
  403668:	2200      	movs	r2, #0
  40366a:	601a      	str	r2, [r3, #0]
		tc_stop(TC0, 1);
  40366c:	2101      	movs	r1, #1
  40366e:	480e      	ldr	r0, [pc, #56]	; (4036a8 <RTT_Handler+0x60>)
  403670:	4b0e      	ldr	r3, [pc, #56]	; (4036ac <RTT_Handler+0x64>)
  403672:	4798      	blx	r3
		sprintf(global_string, "Cofre Fechado");
  403674:	4a0e      	ldr	r2, [pc, #56]	; (4036b0 <RTT_Handler+0x68>)
  403676:	4b0f      	ldr	r3, [pc, #60]	; (4036b4 <RTT_Handler+0x6c>)
  403678:	4614      	mov	r4, r2
  40367a:	cb07      	ldmia	r3!, {r0, r1, r2}
  40367c:	6020      	str	r0, [r4, #0]
  40367e:	6061      	str	r1, [r4, #4]
  403680:	60a2      	str	r2, [r4, #8]
  403682:	881b      	ldrh	r3, [r3, #0]
  403684:	81a3      	strh	r3, [r4, #12]
		update_display(0,0);
  403686:	2100      	movs	r1, #0
  403688:	2000      	movs	r0, #0
  40368a:	4b0b      	ldr	r3, [pc, #44]	; (4036b8 <RTT_Handler+0x70>)
  40368c:	4798      	blx	r3
	
	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
		// modifica a cada iterao
	}
}
  40368e:	bf00      	nop
  403690:	370c      	adds	r7, #12
  403692:	46bd      	mov	sp, r7
  403694:	bd90      	pop	{r4, r7, pc}
  403696:	bf00      	nop
  403698:	400e1830 	.word	0x400e1830
  40369c:	004002db 	.word	0x004002db
  4036a0:	20400728 	.word	0x20400728
  4036a4:	20400724 	.word	0x20400724
  4036a8:	4000c000 	.word	0x4000c000
  4036ac:	0040070b 	.word	0x0040070b
  4036b0:	20400744 	.word	0x20400744
  4036b4:	00404864 	.word	0x00404864
  4036b8:	00403421 	.word	0x00403421

004036bc <io_init>:


void io_init(void) {
  4036bc:	b590      	push	{r4, r7, lr}
  4036be:	b083      	sub	sp, #12
  4036c0:	af02      	add	r7, sp, #8
  pmc_enable_periph_clk(LED_1_PIO_ID);
  4036c2:	200a      	movs	r0, #10
  4036c4:	4b45      	ldr	r3, [pc, #276]	; (4037dc <io_init+0x120>)
  4036c6:	4798      	blx	r3
  pmc_enable_periph_clk(LED_2_PIO_ID);
  4036c8:	200c      	movs	r0, #12
  4036ca:	4b44      	ldr	r3, [pc, #272]	; (4037dc <io_init+0x120>)
  4036cc:	4798      	blx	r3
  pmc_enable_periph_clk(LED_3_PIO_ID);
  4036ce:	200b      	movs	r0, #11
  4036d0:	4b42      	ldr	r3, [pc, #264]	; (4037dc <io_init+0x120>)
  4036d2:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_1_PIO_ID);
  4036d4:	2010      	movs	r0, #16
  4036d6:	4b41      	ldr	r3, [pc, #260]	; (4037dc <io_init+0x120>)
  4036d8:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_2_PIO_ID);
  4036da:	200c      	movs	r0, #12
  4036dc:	4b3f      	ldr	r3, [pc, #252]	; (4037dc <io_init+0x120>)
  4036de:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_3_PIO_ID);
  4036e0:	200a      	movs	r0, #10
  4036e2:	4b3e      	ldr	r3, [pc, #248]	; (4037dc <io_init+0x120>)
  4036e4:	4798      	blx	r3

  pio_configure(LED_1_PIO, PIO_OUTPUT_0, LED_1_IDX_MASK, PIO_DEFAULT);
  4036e6:	2300      	movs	r3, #0
  4036e8:	2201      	movs	r2, #1
  4036ea:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4036ee:	483c      	ldr	r0, [pc, #240]	; (4037e0 <io_init+0x124>)
  4036f0:	4c3c      	ldr	r4, [pc, #240]	; (4037e4 <io_init+0x128>)
  4036f2:	47a0      	blx	r4
  pio_configure(LED_2_PIO, PIO_OUTPUT_0, LED_2_IDX_MASK, PIO_DEFAULT);
  4036f4:	2300      	movs	r3, #0
  4036f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4036fa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4036fe:	483a      	ldr	r0, [pc, #232]	; (4037e8 <io_init+0x12c>)
  403700:	4c38      	ldr	r4, [pc, #224]	; (4037e4 <io_init+0x128>)
  403702:	47a0      	blx	r4
  pio_configure(LED_3_PIO, PIO_OUTPUT_0, LED_3_IDX_MASK, PIO_DEFAULT);
  403704:	2300      	movs	r3, #0
  403706:	2204      	movs	r2, #4
  403708:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40370c:	4837      	ldr	r0, [pc, #220]	; (4037ec <io_init+0x130>)
  40370e:	4c35      	ldr	r4, [pc, #212]	; (4037e4 <io_init+0x128>)
  403710:	47a0      	blx	r4

  pio_configure(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  403712:	2309      	movs	r3, #9
  403714:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403718:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40371c:	4834      	ldr	r0, [pc, #208]	; (4037f0 <io_init+0x134>)
  40371e:	4c31      	ldr	r4, [pc, #196]	; (4037e4 <io_init+0x128>)
  403720:	47a0      	blx	r4
  pio_configure(BUT_2_PIO, PIO_INPUT, BUT_2_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  403722:	2309      	movs	r3, #9
  403724:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403728:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40372c:	482e      	ldr	r0, [pc, #184]	; (4037e8 <io_init+0x12c>)
  40372e:	4c2d      	ldr	r4, [pc, #180]	; (4037e4 <io_init+0x128>)
  403730:	47a0      	blx	r4
  pio_configure(BUT_3_PIO, PIO_INPUT, BUT_3_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  403732:	2309      	movs	r3, #9
  403734:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403738:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40373c:	4828      	ldr	r0, [pc, #160]	; (4037e0 <io_init+0x124>)
  40373e:	4c29      	ldr	r4, [pc, #164]	; (4037e4 <io_init+0x128>)
  403740:	47a0      	blx	r4

  pio_handler_set(BUT_1_PIO, BUT_1_PIO_ID, BUT_1_IDX_MASK, PIO_IT_EDGE,
  403742:	4b2c      	ldr	r3, [pc, #176]	; (4037f4 <io_init+0x138>)
  403744:	9300      	str	r3, [sp, #0]
  403746:	2340      	movs	r3, #64	; 0x40
  403748:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40374c:	2110      	movs	r1, #16
  40374e:	4828      	ldr	r0, [pc, #160]	; (4037f0 <io_init+0x134>)
  403750:	4c29      	ldr	r4, [pc, #164]	; (4037f8 <io_init+0x13c>)
  403752:	47a0      	blx	r4
  but1_callback);
  pio_handler_set(BUT_2_PIO, BUT_2_PIO_ID, BUT_2_IDX_MASK, PIO_IT_FALL_EDGE,
  403754:	4b29      	ldr	r3, [pc, #164]	; (4037fc <io_init+0x140>)
  403756:	9300      	str	r3, [sp, #0]
  403758:	2350      	movs	r3, #80	; 0x50
  40375a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40375e:	210c      	movs	r1, #12
  403760:	4821      	ldr	r0, [pc, #132]	; (4037e8 <io_init+0x12c>)
  403762:	4c25      	ldr	r4, [pc, #148]	; (4037f8 <io_init+0x13c>)
  403764:	47a0      	blx	r4
  but2_callback);
  pio_handler_set(BUT_3_PIO, BUT_3_PIO_ID, BUT_3_IDX_MASK, PIO_IT_FALL_EDGE,
  403766:	4b26      	ldr	r3, [pc, #152]	; (403800 <io_init+0x144>)
  403768:	9300      	str	r3, [sp, #0]
  40376a:	2350      	movs	r3, #80	; 0x50
  40376c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403770:	210a      	movs	r1, #10
  403772:	481b      	ldr	r0, [pc, #108]	; (4037e0 <io_init+0x124>)
  403774:	4c20      	ldr	r4, [pc, #128]	; (4037f8 <io_init+0x13c>)
  403776:	47a0      	blx	r4
  but3_callback);

  pio_enable_interrupt(BUT_1_PIO, BUT_1_IDX_MASK);
  403778:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40377c:	481c      	ldr	r0, [pc, #112]	; (4037f0 <io_init+0x134>)
  40377e:	4b21      	ldr	r3, [pc, #132]	; (403804 <io_init+0x148>)
  403780:	4798      	blx	r3
  pio_enable_interrupt(BUT_2_PIO, BUT_2_IDX_MASK);
  403782:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403786:	4818      	ldr	r0, [pc, #96]	; (4037e8 <io_init+0x12c>)
  403788:	4b1e      	ldr	r3, [pc, #120]	; (403804 <io_init+0x148>)
  40378a:	4798      	blx	r3
  pio_enable_interrupt(BUT_3_PIO, BUT_3_IDX_MASK);
  40378c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  403790:	4813      	ldr	r0, [pc, #76]	; (4037e0 <io_init+0x124>)
  403792:	4b1c      	ldr	r3, [pc, #112]	; (403804 <io_init+0x148>)
  403794:	4798      	blx	r3

  pio_get_interrupt_status(BUT_1_PIO);
  403796:	4816      	ldr	r0, [pc, #88]	; (4037f0 <io_init+0x134>)
  403798:	4b1b      	ldr	r3, [pc, #108]	; (403808 <io_init+0x14c>)
  40379a:	4798      	blx	r3
  pio_get_interrupt_status(BUT_2_PIO);
  40379c:	4812      	ldr	r0, [pc, #72]	; (4037e8 <io_init+0x12c>)
  40379e:	4b1a      	ldr	r3, [pc, #104]	; (403808 <io_init+0x14c>)
  4037a0:	4798      	blx	r3
  pio_get_interrupt_status(BUT_3_PIO);
  4037a2:	480f      	ldr	r0, [pc, #60]	; (4037e0 <io_init+0x124>)
  4037a4:	4b18      	ldr	r3, [pc, #96]	; (403808 <io_init+0x14c>)
  4037a6:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_1_PIO_ID);
  4037a8:	2010      	movs	r0, #16
  4037aa:	4b18      	ldr	r3, [pc, #96]	; (40380c <io_init+0x150>)
  4037ac:	4798      	blx	r3
  NVIC_SetPriority(BUT_1_PIO_ID, 4);
  4037ae:	2104      	movs	r1, #4
  4037b0:	2010      	movs	r0, #16
  4037b2:	4b17      	ldr	r3, [pc, #92]	; (403810 <io_init+0x154>)
  4037b4:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_2_PIO_ID);
  4037b6:	200c      	movs	r0, #12
  4037b8:	4b14      	ldr	r3, [pc, #80]	; (40380c <io_init+0x150>)
  4037ba:	4798      	blx	r3
  NVIC_SetPriority(BUT_2_PIO_ID, 4);
  4037bc:	2104      	movs	r1, #4
  4037be:	200c      	movs	r0, #12
  4037c0:	4b13      	ldr	r3, [pc, #76]	; (403810 <io_init+0x154>)
  4037c2:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_3_PIO_ID);
  4037c4:	200a      	movs	r0, #10
  4037c6:	4b11      	ldr	r3, [pc, #68]	; (40380c <io_init+0x150>)
  4037c8:	4798      	blx	r3
  NVIC_SetPriority(BUT_3_PIO_ID, 4);
  4037ca:	2104      	movs	r1, #4
  4037cc:	200a      	movs	r0, #10
  4037ce:	4b10      	ldr	r3, [pc, #64]	; (403810 <io_init+0x154>)
  4037d0:	4798      	blx	r3
}
  4037d2:	bf00      	nop
  4037d4:	3704      	adds	r7, #4
  4037d6:	46bd      	mov	sp, r7
  4037d8:	bd90      	pop	{r4, r7, pc}
  4037da:	bf00      	nop
  4037dc:	0040277d 	.word	0x0040277d
  4037e0:	400e0e00 	.word	0x400e0e00
  4037e4:	00402125 	.word	0x00402125
  4037e8:	400e1200 	.word	0x400e1200
  4037ec:	400e1000 	.word	0x400e1000
  4037f0:	400e1400 	.word	0x400e1400
  4037f4:	00403139 	.word	0x00403139
  4037f8:	004023a1 	.word	0x004023a1
  4037fc:	00403295 	.word	0x00403295
  403800:	00403305 	.word	0x00403305
  403804:	00402285 	.word	0x00402285
  403808:	004022bd 	.word	0x004022bd
  40380c:	00402fa1 	.word	0x00402fa1
  403810:	0040303d 	.word	0x0040303d

00403814 <main>:

int main(void) {
  403814:	b598      	push	{r3, r4, r7, lr}
  403816:	af00      	add	r7, sp, #0
  board_init();
  403818:	4b45      	ldr	r3, [pc, #276]	; (403930 <main+0x11c>)
  40381a:	4798      	blx	r3
  sysclk_init();
  40381c:	4b45      	ldr	r3, [pc, #276]	; (403934 <main+0x120>)
  40381e:	4798      	blx	r3
  delay_init();
  io_init();
  403820:	4b45      	ldr	r3, [pc, #276]	; (403938 <main+0x124>)
  403822:	4798      	blx	r3
  gfx_mono_ssd1306_init();
  403824:	4b45      	ldr	r3, [pc, #276]	; (40393c <main+0x128>)
  403826:	4798      	blx	r3
  
  sprintf(global_string, "Cofre Fechado");
  403828:	4a45      	ldr	r2, [pc, #276]	; (403940 <main+0x12c>)
  40382a:	4b46      	ldr	r3, [pc, #280]	; (403944 <main+0x130>)
  40382c:	4614      	mov	r4, r2
  40382e:	cb07      	ldmia	r3!, {r0, r1, r2}
  403830:	6020      	str	r0, [r4, #0]
  403832:	6061      	str	r1, [r4, #4]
  403834:	60a2      	str	r2, [r4, #8]
  403836:	881b      	ldrh	r3, [r3, #0]
  403838:	81a3      	strh	r3, [r4, #12]
  update_display(0,0);
  40383a:	2100      	movs	r1, #0
  40383c:	2000      	movs	r0, #0
  40383e:	4b42      	ldr	r3, [pc, #264]	; (403948 <main+0x134>)
  403840:	4798      	blx	r3
  
  while (1) {
	if (checa_senha_flag){
  403842:	4b42      	ldr	r3, [pc, #264]	; (40394c <main+0x138>)
  403844:	681b      	ldr	r3, [r3, #0]
  403846:	2b00      	cmp	r3, #0
  403848:	d04e      	beq.n	4038e8 <main+0xd4>
		if (checa_senha()){
  40384a:	4b41      	ldr	r3, [pc, #260]	; (403950 <main+0x13c>)
  40384c:	4798      	blx	r3
  40384e:	4603      	mov	r3, r0
  403850:	2b00      	cmp	r3, #0
  403852:	d006      	beq.n	403862 <main+0x4e>
			aberto_flag = 1;
  403854:	4b3f      	ldr	r3, [pc, #252]	; (403954 <main+0x140>)
  403856:	2201      	movs	r2, #1
  403858:	601a      	str	r2, [r3, #0]
			error_counter = 0;
  40385a:	4b3f      	ldr	r3, [pc, #252]	; (403958 <main+0x144>)
  40385c:	2200      	movs	r2, #0
  40385e:	601a      	str	r2, [r3, #0]
  403860:	e03f      	b.n	4038e2 <main+0xce>
		}else{
			error_counter += 1;
  403862:	4b3d      	ldr	r3, [pc, #244]	; (403958 <main+0x144>)
  403864:	681b      	ldr	r3, [r3, #0]
  403866:	3301      	adds	r3, #1
  403868:	4a3b      	ldr	r2, [pc, #236]	; (403958 <main+0x144>)
  40386a:	6013      	str	r3, [r2, #0]
			if (error_counter>=2){
  40386c:	4b3a      	ldr	r3, [pc, #232]	; (403958 <main+0x144>)
  40386e:	681b      	ldr	r3, [r3, #0]
  403870:	2b01      	cmp	r3, #1
  403872:	dd24      	ble.n	4038be <main+0xaa>
				bloqueado_flag = 1;
  403874:	4b39      	ldr	r3, [pc, #228]	; (40395c <main+0x148>)
  403876:	2201      	movs	r2, #1
  403878:	601a      	str	r2, [r3, #0]
				TC_init(TC0, ID_TC1, 1, 5);
  40387a:	2305      	movs	r3, #5
  40387c:	2201      	movs	r2, #1
  40387e:	2118      	movs	r1, #24
  403880:	4837      	ldr	r0, [pc, #220]	; (403960 <main+0x14c>)
  403882:	4c38      	ldr	r4, [pc, #224]	; (403964 <main+0x150>)
  403884:	47a0      	blx	r4
				tc_start(TC0, 1);
  403886:	2101      	movs	r1, #1
  403888:	4835      	ldr	r0, [pc, #212]	; (403960 <main+0x14c>)
  40388a:	4b37      	ldr	r3, [pc, #220]	; (403968 <main+0x154>)
  40388c:	4798      	blx	r3
				clean_display();
  40388e:	4b37      	ldr	r3, [pc, #220]	; (40396c <main+0x158>)
  403890:	4798      	blx	r3
				sprintf(global_string, "BLOQUEADO");
  403892:	4a2b      	ldr	r2, [pc, #172]	; (403940 <main+0x12c>)
  403894:	4b36      	ldr	r3, [pc, #216]	; (403970 <main+0x15c>)
  403896:	cb03      	ldmia	r3!, {r0, r1}
  403898:	6010      	str	r0, [r2, #0]
  40389a:	6051      	str	r1, [r2, #4]
  40389c:	881b      	ldrh	r3, [r3, #0]
  40389e:	8113      	strh	r3, [r2, #8]
				update_display(20, 0);
  4038a0:	2100      	movs	r1, #0
  4038a2:	2014      	movs	r0, #20
  4038a4:	4b28      	ldr	r3, [pc, #160]	; (403948 <main+0x134>)
  4038a6:	4798      	blx	r3
				RTT_init(1, 10, RTT_MR_ALMIEN);
  4038a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4038ac:	210a      	movs	r1, #10
  4038ae:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4038b2:	4b30      	ldr	r3, [pc, #192]	; (403974 <main+0x160>)
  4038b4:	4798      	blx	r3
				error_counter=0;
  4038b6:	4b28      	ldr	r3, [pc, #160]	; (403958 <main+0x144>)
  4038b8:	2200      	movs	r2, #0
  4038ba:	601a      	str	r2, [r3, #0]
  4038bc:	e011      	b.n	4038e2 <main+0xce>
			}else{
				clean_display();
  4038be:	4b2b      	ldr	r3, [pc, #172]	; (40396c <main+0x158>)
  4038c0:	4798      	blx	r3
				sprintf(global_string, "Senha Errada");
  4038c2:	4a1f      	ldr	r2, [pc, #124]	; (403940 <main+0x12c>)
  4038c4:	4b2c      	ldr	r3, [pc, #176]	; (403978 <main+0x164>)
  4038c6:	4614      	mov	r4, r2
  4038c8:	cb07      	ldmia	r3!, {r0, r1, r2}
  4038ca:	6020      	str	r0, [r4, #0]
  4038cc:	6061      	str	r1, [r4, #4]
  4038ce:	60a2      	str	r2, [r4, #8]
  4038d0:	781b      	ldrb	r3, [r3, #0]
  4038d2:	7323      	strb	r3, [r4, #12]
				update_display(0,0);
  4038d4:	2100      	movs	r1, #0
  4038d6:	2000      	movs	r0, #0
  4038d8:	4b1b      	ldr	r3, [pc, #108]	; (403948 <main+0x134>)
  4038da:	4798      	blx	r3
				senha_counter = 0;
  4038dc:	4b27      	ldr	r3, [pc, #156]	; (40397c <main+0x168>)
  4038de:	2200      	movs	r2, #0
  4038e0:	601a      	str	r2, [r3, #0]
			}
		}
		checa_senha_flag = 0;
  4038e2:	4b1a      	ldr	r3, [pc, #104]	; (40394c <main+0x138>)
  4038e4:	2200      	movs	r2, #0
  4038e6:	601a      	str	r2, [r3, #0]
	}
	if (aberto_flag){
  4038e8:	4b1a      	ldr	r3, [pc, #104]	; (403954 <main+0x140>)
  4038ea:	681b      	ldr	r3, [r3, #0]
  4038ec:	2b00      	cmp	r3, #0
  4038ee:	d01a      	beq.n	403926 <main+0x112>
		clean_display();
  4038f0:	4b1e      	ldr	r3, [pc, #120]	; (40396c <main+0x158>)
  4038f2:	4798      	blx	r3
		sprintf(global_string, "Aberto");
  4038f4:	4b12      	ldr	r3, [pc, #72]	; (403940 <main+0x12c>)
  4038f6:	4a22      	ldr	r2, [pc, #136]	; (403980 <main+0x16c>)
  4038f8:	6810      	ldr	r0, [r2, #0]
  4038fa:	6018      	str	r0, [r3, #0]
  4038fc:	8891      	ldrh	r1, [r2, #4]
  4038fe:	7992      	ldrb	r2, [r2, #6]
  403900:	8099      	strh	r1, [r3, #4]
  403902:	719a      	strb	r2, [r3, #6]
		update_display(40, 0);
  403904:	2100      	movs	r1, #0
  403906:	2028      	movs	r0, #40	; 0x28
  403908:	4b0f      	ldr	r3, [pc, #60]	; (403948 <main+0x134>)
  40390a:	4798      	blx	r3
		pio_set(LED_1_PIO, LED_1_IDX_MASK);
  40390c:	2101      	movs	r1, #1
  40390e:	481d      	ldr	r0, [pc, #116]	; (403984 <main+0x170>)
  403910:	4b1d      	ldr	r3, [pc, #116]	; (403988 <main+0x174>)
  403912:	4798      	blx	r3
		pio_set(LED_2_PIO, LED_2_IDX_MASK);
  403914:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403918:	481c      	ldr	r0, [pc, #112]	; (40398c <main+0x178>)
  40391a:	4b1b      	ldr	r3, [pc, #108]	; (403988 <main+0x174>)
  40391c:	4798      	blx	r3
		pio_set(LED_3_PIO, LED_3_IDX_MASK);
  40391e:	2104      	movs	r1, #4
  403920:	481b      	ldr	r0, [pc, #108]	; (403990 <main+0x17c>)
  403922:	4b19      	ldr	r3, [pc, #100]	; (403988 <main+0x174>)
  403924:	4798      	blx	r3
	}
	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  403926:	2002      	movs	r0, #2
  403928:	4b1a      	ldr	r3, [pc, #104]	; (403994 <main+0x180>)
  40392a:	4798      	blx	r3
	if (checa_senha_flag){
  40392c:	e789      	b.n	403842 <main+0x2e>
  40392e:	bf00      	nop
  403930:	00401e01 	.word	0x00401e01
  403934:	0040193d 	.word	0x0040193d
  403938:	004036bd 	.word	0x004036bd
  40393c:	00400c89 	.word	0x00400c89
  403940:	20400744 	.word	0x20400744
  403944:	00404864 	.word	0x00404864
  403948:	00403421 	.word	0x00403421
  40394c:	20400730 	.word	0x20400730
  403950:	004033b5 	.word	0x004033b5
  403954:	2040072c 	.word	0x2040072c
  403958:	20400734 	.word	0x20400734
  40395c:	20400728 	.word	0x20400728
  403960:	4000c000 	.word	0x4000c000
  403964:	00403451 	.word	0x00403451
  403968:	004006e9 	.word	0x004006e9
  40396c:	004033fd 	.word	0x004033fd
  403970:	00404874 	.word	0x00404874
  403974:	00403571 	.word	0x00403571
  403978:	00404880 	.word	0x00404880
  40397c:	20400724 	.word	0x20400724
  403980:	00404890 	.word	0x00404890
  403984:	400e0e00 	.word	0x400e0e00
  403988:	00401eb1 	.word	0x00401eb1
  40398c:	400e1200 	.word	0x400e1200
  403990:	400e1000 	.word	0x400e1000
  403994:	004028b1 	.word	0x004028b1

00403998 <__aeabi_uldivmod>:
  403998:	b953      	cbnz	r3, 4039b0 <__aeabi_uldivmod+0x18>
  40399a:	b94a      	cbnz	r2, 4039b0 <__aeabi_uldivmod+0x18>
  40399c:	2900      	cmp	r1, #0
  40399e:	bf08      	it	eq
  4039a0:	2800      	cmpeq	r0, #0
  4039a2:	bf1c      	itt	ne
  4039a4:	f04f 31ff 	movne.w	r1, #4294967295
  4039a8:	f04f 30ff 	movne.w	r0, #4294967295
  4039ac:	f000 b97a 	b.w	403ca4 <__aeabi_idiv0>
  4039b0:	f1ad 0c08 	sub.w	ip, sp, #8
  4039b4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4039b8:	f000 f806 	bl	4039c8 <__udivmoddi4>
  4039bc:	f8dd e004 	ldr.w	lr, [sp, #4]
  4039c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4039c4:	b004      	add	sp, #16
  4039c6:	4770      	bx	lr

004039c8 <__udivmoddi4>:
  4039c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039cc:	468c      	mov	ip, r1
  4039ce:	460d      	mov	r5, r1
  4039d0:	4604      	mov	r4, r0
  4039d2:	9e08      	ldr	r6, [sp, #32]
  4039d4:	2b00      	cmp	r3, #0
  4039d6:	d151      	bne.n	403a7c <__udivmoddi4+0xb4>
  4039d8:	428a      	cmp	r2, r1
  4039da:	4617      	mov	r7, r2
  4039dc:	d96d      	bls.n	403aba <__udivmoddi4+0xf2>
  4039de:	fab2 fe82 	clz	lr, r2
  4039e2:	f1be 0f00 	cmp.w	lr, #0
  4039e6:	d00b      	beq.n	403a00 <__udivmoddi4+0x38>
  4039e8:	f1ce 0c20 	rsb	ip, lr, #32
  4039ec:	fa01 f50e 	lsl.w	r5, r1, lr
  4039f0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4039f4:	fa02 f70e 	lsl.w	r7, r2, lr
  4039f8:	ea4c 0c05 	orr.w	ip, ip, r5
  4039fc:	fa00 f40e 	lsl.w	r4, r0, lr
  403a00:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403a04:	0c25      	lsrs	r5, r4, #16
  403a06:	fbbc f8fa 	udiv	r8, ip, sl
  403a0a:	fa1f f987 	uxth.w	r9, r7
  403a0e:	fb0a cc18 	mls	ip, sl, r8, ip
  403a12:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403a16:	fb08 f309 	mul.w	r3, r8, r9
  403a1a:	42ab      	cmp	r3, r5
  403a1c:	d90a      	bls.n	403a34 <__udivmoddi4+0x6c>
  403a1e:	19ed      	adds	r5, r5, r7
  403a20:	f108 32ff 	add.w	r2, r8, #4294967295
  403a24:	f080 8123 	bcs.w	403c6e <__udivmoddi4+0x2a6>
  403a28:	42ab      	cmp	r3, r5
  403a2a:	f240 8120 	bls.w	403c6e <__udivmoddi4+0x2a6>
  403a2e:	f1a8 0802 	sub.w	r8, r8, #2
  403a32:	443d      	add	r5, r7
  403a34:	1aed      	subs	r5, r5, r3
  403a36:	b2a4      	uxth	r4, r4
  403a38:	fbb5 f0fa 	udiv	r0, r5, sl
  403a3c:	fb0a 5510 	mls	r5, sl, r0, r5
  403a40:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403a44:	fb00 f909 	mul.w	r9, r0, r9
  403a48:	45a1      	cmp	r9, r4
  403a4a:	d909      	bls.n	403a60 <__udivmoddi4+0x98>
  403a4c:	19e4      	adds	r4, r4, r7
  403a4e:	f100 33ff 	add.w	r3, r0, #4294967295
  403a52:	f080 810a 	bcs.w	403c6a <__udivmoddi4+0x2a2>
  403a56:	45a1      	cmp	r9, r4
  403a58:	f240 8107 	bls.w	403c6a <__udivmoddi4+0x2a2>
  403a5c:	3802      	subs	r0, #2
  403a5e:	443c      	add	r4, r7
  403a60:	eba4 0409 	sub.w	r4, r4, r9
  403a64:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403a68:	2100      	movs	r1, #0
  403a6a:	2e00      	cmp	r6, #0
  403a6c:	d061      	beq.n	403b32 <__udivmoddi4+0x16a>
  403a6e:	fa24 f40e 	lsr.w	r4, r4, lr
  403a72:	2300      	movs	r3, #0
  403a74:	6034      	str	r4, [r6, #0]
  403a76:	6073      	str	r3, [r6, #4]
  403a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a7c:	428b      	cmp	r3, r1
  403a7e:	d907      	bls.n	403a90 <__udivmoddi4+0xc8>
  403a80:	2e00      	cmp	r6, #0
  403a82:	d054      	beq.n	403b2e <__udivmoddi4+0x166>
  403a84:	2100      	movs	r1, #0
  403a86:	e886 0021 	stmia.w	r6, {r0, r5}
  403a8a:	4608      	mov	r0, r1
  403a8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403a90:	fab3 f183 	clz	r1, r3
  403a94:	2900      	cmp	r1, #0
  403a96:	f040 808e 	bne.w	403bb6 <__udivmoddi4+0x1ee>
  403a9a:	42ab      	cmp	r3, r5
  403a9c:	d302      	bcc.n	403aa4 <__udivmoddi4+0xdc>
  403a9e:	4282      	cmp	r2, r0
  403aa0:	f200 80fa 	bhi.w	403c98 <__udivmoddi4+0x2d0>
  403aa4:	1a84      	subs	r4, r0, r2
  403aa6:	eb65 0503 	sbc.w	r5, r5, r3
  403aaa:	2001      	movs	r0, #1
  403aac:	46ac      	mov	ip, r5
  403aae:	2e00      	cmp	r6, #0
  403ab0:	d03f      	beq.n	403b32 <__udivmoddi4+0x16a>
  403ab2:	e886 1010 	stmia.w	r6, {r4, ip}
  403ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403aba:	b912      	cbnz	r2, 403ac2 <__udivmoddi4+0xfa>
  403abc:	2701      	movs	r7, #1
  403abe:	fbb7 f7f2 	udiv	r7, r7, r2
  403ac2:	fab7 fe87 	clz	lr, r7
  403ac6:	f1be 0f00 	cmp.w	lr, #0
  403aca:	d134      	bne.n	403b36 <__udivmoddi4+0x16e>
  403acc:	1beb      	subs	r3, r5, r7
  403ace:	0c3a      	lsrs	r2, r7, #16
  403ad0:	fa1f fc87 	uxth.w	ip, r7
  403ad4:	2101      	movs	r1, #1
  403ad6:	fbb3 f8f2 	udiv	r8, r3, r2
  403ada:	0c25      	lsrs	r5, r4, #16
  403adc:	fb02 3318 	mls	r3, r2, r8, r3
  403ae0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403ae4:	fb0c f308 	mul.w	r3, ip, r8
  403ae8:	42ab      	cmp	r3, r5
  403aea:	d907      	bls.n	403afc <__udivmoddi4+0x134>
  403aec:	19ed      	adds	r5, r5, r7
  403aee:	f108 30ff 	add.w	r0, r8, #4294967295
  403af2:	d202      	bcs.n	403afa <__udivmoddi4+0x132>
  403af4:	42ab      	cmp	r3, r5
  403af6:	f200 80d1 	bhi.w	403c9c <__udivmoddi4+0x2d4>
  403afa:	4680      	mov	r8, r0
  403afc:	1aed      	subs	r5, r5, r3
  403afe:	b2a3      	uxth	r3, r4
  403b00:	fbb5 f0f2 	udiv	r0, r5, r2
  403b04:	fb02 5510 	mls	r5, r2, r0, r5
  403b08:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403b0c:	fb0c fc00 	mul.w	ip, ip, r0
  403b10:	45a4      	cmp	ip, r4
  403b12:	d907      	bls.n	403b24 <__udivmoddi4+0x15c>
  403b14:	19e4      	adds	r4, r4, r7
  403b16:	f100 33ff 	add.w	r3, r0, #4294967295
  403b1a:	d202      	bcs.n	403b22 <__udivmoddi4+0x15a>
  403b1c:	45a4      	cmp	ip, r4
  403b1e:	f200 80b8 	bhi.w	403c92 <__udivmoddi4+0x2ca>
  403b22:	4618      	mov	r0, r3
  403b24:	eba4 040c 	sub.w	r4, r4, ip
  403b28:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403b2c:	e79d      	b.n	403a6a <__udivmoddi4+0xa2>
  403b2e:	4631      	mov	r1, r6
  403b30:	4630      	mov	r0, r6
  403b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b36:	f1ce 0420 	rsb	r4, lr, #32
  403b3a:	fa05 f30e 	lsl.w	r3, r5, lr
  403b3e:	fa07 f70e 	lsl.w	r7, r7, lr
  403b42:	fa20 f804 	lsr.w	r8, r0, r4
  403b46:	0c3a      	lsrs	r2, r7, #16
  403b48:	fa25 f404 	lsr.w	r4, r5, r4
  403b4c:	ea48 0803 	orr.w	r8, r8, r3
  403b50:	fbb4 f1f2 	udiv	r1, r4, r2
  403b54:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403b58:	fb02 4411 	mls	r4, r2, r1, r4
  403b5c:	fa1f fc87 	uxth.w	ip, r7
  403b60:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403b64:	fb01 f30c 	mul.w	r3, r1, ip
  403b68:	42ab      	cmp	r3, r5
  403b6a:	fa00 f40e 	lsl.w	r4, r0, lr
  403b6e:	d909      	bls.n	403b84 <__udivmoddi4+0x1bc>
  403b70:	19ed      	adds	r5, r5, r7
  403b72:	f101 30ff 	add.w	r0, r1, #4294967295
  403b76:	f080 808a 	bcs.w	403c8e <__udivmoddi4+0x2c6>
  403b7a:	42ab      	cmp	r3, r5
  403b7c:	f240 8087 	bls.w	403c8e <__udivmoddi4+0x2c6>
  403b80:	3902      	subs	r1, #2
  403b82:	443d      	add	r5, r7
  403b84:	1aeb      	subs	r3, r5, r3
  403b86:	fa1f f588 	uxth.w	r5, r8
  403b8a:	fbb3 f0f2 	udiv	r0, r3, r2
  403b8e:	fb02 3310 	mls	r3, r2, r0, r3
  403b92:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403b96:	fb00 f30c 	mul.w	r3, r0, ip
  403b9a:	42ab      	cmp	r3, r5
  403b9c:	d907      	bls.n	403bae <__udivmoddi4+0x1e6>
  403b9e:	19ed      	adds	r5, r5, r7
  403ba0:	f100 38ff 	add.w	r8, r0, #4294967295
  403ba4:	d26f      	bcs.n	403c86 <__udivmoddi4+0x2be>
  403ba6:	42ab      	cmp	r3, r5
  403ba8:	d96d      	bls.n	403c86 <__udivmoddi4+0x2be>
  403baa:	3802      	subs	r0, #2
  403bac:	443d      	add	r5, r7
  403bae:	1aeb      	subs	r3, r5, r3
  403bb0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403bb4:	e78f      	b.n	403ad6 <__udivmoddi4+0x10e>
  403bb6:	f1c1 0720 	rsb	r7, r1, #32
  403bba:	fa22 f807 	lsr.w	r8, r2, r7
  403bbe:	408b      	lsls	r3, r1
  403bc0:	fa05 f401 	lsl.w	r4, r5, r1
  403bc4:	ea48 0303 	orr.w	r3, r8, r3
  403bc8:	fa20 fe07 	lsr.w	lr, r0, r7
  403bcc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403bd0:	40fd      	lsrs	r5, r7
  403bd2:	ea4e 0e04 	orr.w	lr, lr, r4
  403bd6:	fbb5 f9fc 	udiv	r9, r5, ip
  403bda:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403bde:	fb0c 5519 	mls	r5, ip, r9, r5
  403be2:	fa1f f883 	uxth.w	r8, r3
  403be6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403bea:	fb09 f408 	mul.w	r4, r9, r8
  403bee:	42ac      	cmp	r4, r5
  403bf0:	fa02 f201 	lsl.w	r2, r2, r1
  403bf4:	fa00 fa01 	lsl.w	sl, r0, r1
  403bf8:	d908      	bls.n	403c0c <__udivmoddi4+0x244>
  403bfa:	18ed      	adds	r5, r5, r3
  403bfc:	f109 30ff 	add.w	r0, r9, #4294967295
  403c00:	d243      	bcs.n	403c8a <__udivmoddi4+0x2c2>
  403c02:	42ac      	cmp	r4, r5
  403c04:	d941      	bls.n	403c8a <__udivmoddi4+0x2c2>
  403c06:	f1a9 0902 	sub.w	r9, r9, #2
  403c0a:	441d      	add	r5, r3
  403c0c:	1b2d      	subs	r5, r5, r4
  403c0e:	fa1f fe8e 	uxth.w	lr, lr
  403c12:	fbb5 f0fc 	udiv	r0, r5, ip
  403c16:	fb0c 5510 	mls	r5, ip, r0, r5
  403c1a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403c1e:	fb00 f808 	mul.w	r8, r0, r8
  403c22:	45a0      	cmp	r8, r4
  403c24:	d907      	bls.n	403c36 <__udivmoddi4+0x26e>
  403c26:	18e4      	adds	r4, r4, r3
  403c28:	f100 35ff 	add.w	r5, r0, #4294967295
  403c2c:	d229      	bcs.n	403c82 <__udivmoddi4+0x2ba>
  403c2e:	45a0      	cmp	r8, r4
  403c30:	d927      	bls.n	403c82 <__udivmoddi4+0x2ba>
  403c32:	3802      	subs	r0, #2
  403c34:	441c      	add	r4, r3
  403c36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403c3a:	eba4 0408 	sub.w	r4, r4, r8
  403c3e:	fba0 8902 	umull	r8, r9, r0, r2
  403c42:	454c      	cmp	r4, r9
  403c44:	46c6      	mov	lr, r8
  403c46:	464d      	mov	r5, r9
  403c48:	d315      	bcc.n	403c76 <__udivmoddi4+0x2ae>
  403c4a:	d012      	beq.n	403c72 <__udivmoddi4+0x2aa>
  403c4c:	b156      	cbz	r6, 403c64 <__udivmoddi4+0x29c>
  403c4e:	ebba 030e 	subs.w	r3, sl, lr
  403c52:	eb64 0405 	sbc.w	r4, r4, r5
  403c56:	fa04 f707 	lsl.w	r7, r4, r7
  403c5a:	40cb      	lsrs	r3, r1
  403c5c:	431f      	orrs	r7, r3
  403c5e:	40cc      	lsrs	r4, r1
  403c60:	6037      	str	r7, [r6, #0]
  403c62:	6074      	str	r4, [r6, #4]
  403c64:	2100      	movs	r1, #0
  403c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c6a:	4618      	mov	r0, r3
  403c6c:	e6f8      	b.n	403a60 <__udivmoddi4+0x98>
  403c6e:	4690      	mov	r8, r2
  403c70:	e6e0      	b.n	403a34 <__udivmoddi4+0x6c>
  403c72:	45c2      	cmp	sl, r8
  403c74:	d2ea      	bcs.n	403c4c <__udivmoddi4+0x284>
  403c76:	ebb8 0e02 	subs.w	lr, r8, r2
  403c7a:	eb69 0503 	sbc.w	r5, r9, r3
  403c7e:	3801      	subs	r0, #1
  403c80:	e7e4      	b.n	403c4c <__udivmoddi4+0x284>
  403c82:	4628      	mov	r0, r5
  403c84:	e7d7      	b.n	403c36 <__udivmoddi4+0x26e>
  403c86:	4640      	mov	r0, r8
  403c88:	e791      	b.n	403bae <__udivmoddi4+0x1e6>
  403c8a:	4681      	mov	r9, r0
  403c8c:	e7be      	b.n	403c0c <__udivmoddi4+0x244>
  403c8e:	4601      	mov	r1, r0
  403c90:	e778      	b.n	403b84 <__udivmoddi4+0x1bc>
  403c92:	3802      	subs	r0, #2
  403c94:	443c      	add	r4, r7
  403c96:	e745      	b.n	403b24 <__udivmoddi4+0x15c>
  403c98:	4608      	mov	r0, r1
  403c9a:	e708      	b.n	403aae <__udivmoddi4+0xe6>
  403c9c:	f1a8 0802 	sub.w	r8, r8, #2
  403ca0:	443d      	add	r5, r7
  403ca2:	e72b      	b.n	403afc <__udivmoddi4+0x134>

00403ca4 <__aeabi_idiv0>:
  403ca4:	4770      	bx	lr
  403ca6:	bf00      	nop

00403ca8 <__libc_init_array>:
  403ca8:	b570      	push	{r4, r5, r6, lr}
  403caa:	4e0f      	ldr	r6, [pc, #60]	; (403ce8 <__libc_init_array+0x40>)
  403cac:	4d0f      	ldr	r5, [pc, #60]	; (403cec <__libc_init_array+0x44>)
  403cae:	1b76      	subs	r6, r6, r5
  403cb0:	10b6      	asrs	r6, r6, #2
  403cb2:	bf18      	it	ne
  403cb4:	2400      	movne	r4, #0
  403cb6:	d005      	beq.n	403cc4 <__libc_init_array+0x1c>
  403cb8:	3401      	adds	r4, #1
  403cba:	f855 3b04 	ldr.w	r3, [r5], #4
  403cbe:	4798      	blx	r3
  403cc0:	42a6      	cmp	r6, r4
  403cc2:	d1f9      	bne.n	403cb8 <__libc_init_array+0x10>
  403cc4:	4e0a      	ldr	r6, [pc, #40]	; (403cf0 <__libc_init_array+0x48>)
  403cc6:	4d0b      	ldr	r5, [pc, #44]	; (403cf4 <__libc_init_array+0x4c>)
  403cc8:	1b76      	subs	r6, r6, r5
  403cca:	f000 fde7 	bl	40489c <_init>
  403cce:	10b6      	asrs	r6, r6, #2
  403cd0:	bf18      	it	ne
  403cd2:	2400      	movne	r4, #0
  403cd4:	d006      	beq.n	403ce4 <__libc_init_array+0x3c>
  403cd6:	3401      	adds	r4, #1
  403cd8:	f855 3b04 	ldr.w	r3, [r5], #4
  403cdc:	4798      	blx	r3
  403cde:	42a6      	cmp	r6, r4
  403ce0:	d1f9      	bne.n	403cd6 <__libc_init_array+0x2e>
  403ce2:	bd70      	pop	{r4, r5, r6, pc}
  403ce4:	bd70      	pop	{r4, r5, r6, pc}
  403ce6:	bf00      	nop
  403ce8:	004048a8 	.word	0x004048a8
  403cec:	004048a8 	.word	0x004048a8
  403cf0:	004048b0 	.word	0x004048b0
  403cf4:	004048a8 	.word	0x004048a8

00403cf8 <register_fini>:
  403cf8:	4b02      	ldr	r3, [pc, #8]	; (403d04 <register_fini+0xc>)
  403cfa:	b113      	cbz	r3, 403d02 <register_fini+0xa>
  403cfc:	4802      	ldr	r0, [pc, #8]	; (403d08 <register_fini+0x10>)
  403cfe:	f000 b805 	b.w	403d0c <atexit>
  403d02:	4770      	bx	lr
  403d04:	00000000 	.word	0x00000000
  403d08:	00403d19 	.word	0x00403d19

00403d0c <atexit>:
  403d0c:	2300      	movs	r3, #0
  403d0e:	4601      	mov	r1, r0
  403d10:	461a      	mov	r2, r3
  403d12:	4618      	mov	r0, r3
  403d14:	f000 b81e 	b.w	403d54 <__register_exitproc>

00403d18 <__libc_fini_array>:
  403d18:	b538      	push	{r3, r4, r5, lr}
  403d1a:	4c0a      	ldr	r4, [pc, #40]	; (403d44 <__libc_fini_array+0x2c>)
  403d1c:	4d0a      	ldr	r5, [pc, #40]	; (403d48 <__libc_fini_array+0x30>)
  403d1e:	1b64      	subs	r4, r4, r5
  403d20:	10a4      	asrs	r4, r4, #2
  403d22:	d00a      	beq.n	403d3a <__libc_fini_array+0x22>
  403d24:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403d28:	3b01      	subs	r3, #1
  403d2a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403d2e:	3c01      	subs	r4, #1
  403d30:	f855 3904 	ldr.w	r3, [r5], #-4
  403d34:	4798      	blx	r3
  403d36:	2c00      	cmp	r4, #0
  403d38:	d1f9      	bne.n	403d2e <__libc_fini_array+0x16>
  403d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403d3e:	f000 bdb7 	b.w	4048b0 <_fini>
  403d42:	bf00      	nop
  403d44:	004048c0 	.word	0x004048c0
  403d48:	004048bc 	.word	0x004048bc

00403d4c <__retarget_lock_acquire_recursive>:
  403d4c:	4770      	bx	lr
  403d4e:	bf00      	nop

00403d50 <__retarget_lock_release_recursive>:
  403d50:	4770      	bx	lr
  403d52:	bf00      	nop

00403d54 <__register_exitproc>:
  403d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d58:	4d2c      	ldr	r5, [pc, #176]	; (403e0c <__register_exitproc+0xb8>)
  403d5a:	4606      	mov	r6, r0
  403d5c:	6828      	ldr	r0, [r5, #0]
  403d5e:	4698      	mov	r8, r3
  403d60:	460f      	mov	r7, r1
  403d62:	4691      	mov	r9, r2
  403d64:	f7ff fff2 	bl	403d4c <__retarget_lock_acquire_recursive>
  403d68:	4b29      	ldr	r3, [pc, #164]	; (403e10 <__register_exitproc+0xbc>)
  403d6a:	681c      	ldr	r4, [r3, #0]
  403d6c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403d70:	2b00      	cmp	r3, #0
  403d72:	d03e      	beq.n	403df2 <__register_exitproc+0x9e>
  403d74:	685a      	ldr	r2, [r3, #4]
  403d76:	2a1f      	cmp	r2, #31
  403d78:	dc1c      	bgt.n	403db4 <__register_exitproc+0x60>
  403d7a:	f102 0e01 	add.w	lr, r2, #1
  403d7e:	b176      	cbz	r6, 403d9e <__register_exitproc+0x4a>
  403d80:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403d84:	2401      	movs	r4, #1
  403d86:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403d8a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403d8e:	4094      	lsls	r4, r2
  403d90:	4320      	orrs	r0, r4
  403d92:	2e02      	cmp	r6, #2
  403d94:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403d98:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403d9c:	d023      	beq.n	403de6 <__register_exitproc+0x92>
  403d9e:	3202      	adds	r2, #2
  403da0:	f8c3 e004 	str.w	lr, [r3, #4]
  403da4:	6828      	ldr	r0, [r5, #0]
  403da6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403daa:	f7ff ffd1 	bl	403d50 <__retarget_lock_release_recursive>
  403dae:	2000      	movs	r0, #0
  403db0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403db4:	4b17      	ldr	r3, [pc, #92]	; (403e14 <__register_exitproc+0xc0>)
  403db6:	b30b      	cbz	r3, 403dfc <__register_exitproc+0xa8>
  403db8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403dbc:	f3af 8000 	nop.w
  403dc0:	4603      	mov	r3, r0
  403dc2:	b1d8      	cbz	r0, 403dfc <__register_exitproc+0xa8>
  403dc4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403dc8:	6002      	str	r2, [r0, #0]
  403dca:	2100      	movs	r1, #0
  403dcc:	6041      	str	r1, [r0, #4]
  403dce:	460a      	mov	r2, r1
  403dd0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403dd4:	f04f 0e01 	mov.w	lr, #1
  403dd8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403ddc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403de0:	2e00      	cmp	r6, #0
  403de2:	d0dc      	beq.n	403d9e <__register_exitproc+0x4a>
  403de4:	e7cc      	b.n	403d80 <__register_exitproc+0x2c>
  403de6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403dea:	430c      	orrs	r4, r1
  403dec:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403df0:	e7d5      	b.n	403d9e <__register_exitproc+0x4a>
  403df2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403df6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403dfa:	e7bb      	b.n	403d74 <__register_exitproc+0x20>
  403dfc:	6828      	ldr	r0, [r5, #0]
  403dfe:	f7ff ffa7 	bl	403d50 <__retarget_lock_release_recursive>
  403e02:	f04f 30ff 	mov.w	r0, #4294967295
  403e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e0a:	bf00      	nop
  403e0c:	20400468 	.word	0x20400468
  403e10:	00404898 	.word	0x00404898
  403e14:	00000000 	.word	0x00000000

00403e18 <sysfont_glyphs>:
	...
  403e38:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  403e48:	00000030 00000000 00000000 006c006c     0...........l.l.
  403e58:	006c006c 00000000 00000000 00000000     l.l.............
	...
  403e70:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  403e80:	00000028 00000000 00000000 003c0010     (.............<.
  403e90:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  403ea8:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  403eb8:	00000088 00000000 00000000 00900060     ............`...
  403ec8:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  403ee0:	00100010 00000010 00000000 00000000     ................
	...
  403efc:	00100008 00200020 00200020 00200020     .... . . . . . .
  403f0c:	00080010 00000000 00000000 00100020     ............ ...
  403f1c:	00080008 00080008 00080008 00200010     .............. .
  403f2c:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  403f54:	00100010 00fe0010 00100010 00000010     ................
	...
  403f7c:	00300010 00000020 00000000 00000000     ..0. ...........
  403f8c:	00000000 007c0000 00000000 00000000     ......|.........
	...
  403fb0:	00300000 00000030 00000000 00000000     ..0.0...........
  403fc0:	00080000 00100008 00200010 00400020     .......... . .@.
  403fd0:	00000040 00000000 00000000 00780000     @.............x.
  403fe0:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  403ff8:	00100000 00500030 00100010 00100010     ....0.P.........
  404008:	0000007c 00000000 00000000 00700000     |.............p.
  404018:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  404030:	00700000 00080088 00080030 00880008     ..p.....0.......
  404040:	00000070 00000000 00000000 00080000     p...............
  404050:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  404068:	00780000 00800080 000800f0 00080008     ..x.............
  404078:	000000f0 00000000 00000000 00300000     ..............0.
  404088:	00800040 008800f0 00880088 00000070     @...........p...
	...
  4040a0:	00f80000 00100008 00200010 00400020     .......... . .@.
  4040b0:	00000040 00000000 00000000 00700000     @.............p.
  4040c0:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  4040d8:	00700000 00880088 00780088 00100008     ..p.......x.....
  4040e8:	00000060 00000000 00000000 00000000     `...............
  4040f8:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  404114:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  404124:	00000040 00000000 00000000 00100008     @...............
  404134:	00400020 00100020 00000008 00000000      .@. ...........
	...
  404150:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  404168:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  404180:	00300000 00080048 00200010 00000000     ..0.H..... .....
  404190:	00000020 00000000 00000000 00000000      ...............
  4041a0:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  4041b8:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  4041c8:	00000044 00000000 00000000 00f80000     D...............
  4041d8:	00840084 008400f8 00840084 000000f8     ................
	...
  4041f0:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  404200:	0000003c 00000000 00000000 00f00000     <...............
  404210:	00840088 00840084 00880084 000000f0     ................
	...
  404228:	00f80000 00800080 008000f0 00800080     ................
  404238:	000000f8 00000000 00000000 00f80000     ................
  404248:	00800080 008000f8 00800080 00000080     ................
	...
  404260:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  404270:	00000038 00000000 00000000 00880000     8...............
  404280:	00880088 008800f8 00880088 00000088     ................
	...
  404298:	00f80000 00200020 00200020 00200020     .... . . . . . .
  4042a8:	000000f8 00000000 00000000 00f80000     ................
  4042b8:	00080008 00080008 00080008 000000f0     ................
	...
  4042d0:	00840000 00900088 00d000a0 00840088     ................
  4042e0:	00000084 00000000 00000000 00800000     ................
  4042f0:	00800080 00800080 00800080 000000fc     ................
	...
  404308:	00840000 00cc00cc 00b400b4 00840084     ................
  404318:	00000084 00000000 00000000 00840000     ................
  404328:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  404340:	00780000 00840084 00840084 00840084     ..x.............
  404350:	00000078 00000000 00000000 00f80000     x...............
  404360:	00840084 00f80084 00800080 00000080     ................
	...
  404378:	00780000 00840084 00840084 00840084     ..x.............
  404388:	00200078 00000018 00000000 00f80000     x. .............
  404398:	00840084 00f80084 00840088 00000084     ................
	...
  4043b0:	007c0000 00800080 00180060 00040004     ..|.....`.......
  4043c0:	000000f8 00000000 00000000 00f80000     ................
  4043d0:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  4043e8:	00840000 00840084 00840084 00840084     ................
  4043f8:	00000078 00000000 00000000 00840000     x...............
  404408:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  404420:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  404430:	00000050 00000000 00000000 00880000     P...............
  404440:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  404458:	00880000 00880088 00500050 00200020     ........P.P. . .
  404468:	00000020 00000000 00000000 00fc0000      ...............
  404478:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  404490:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  4044a0:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  4044b0:	00200020 00100020 00100010 00080008      . . ...........
	...
  4044c8:	00080038 00080008 00080008 00080008     8...............
  4044d8:	00080008 00000038 00000000 00280010     ....8.........(.
  4044e8:	00000044 00000000 00000000 00000000     D...............
	...
  404510:	00000038 00000000 00000000 00200000     8............. .
  404520:	00000010 00000000 00000000 00000000     ................
	...
  40453c:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  404554:	00800080 00f80080 00840084 00840084     ................
  404564:	000000f8 00000000 00000000 00000000     ................
  404574:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  40458c:	00040004 007c0004 00840084 008c0084     ......|.........
  40459c:	00000074 00000000 00000000 00000000     t...............
  4045ac:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4045c4:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4045d4:	000000fc 00000000 00000000 00000000     ................
  4045e4:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4045f4:	00000078 00000000 00800080 00b80080     x...............
  404604:	008400c4 00840084 00000084 00000000     ................
  404614:	00000000 00100000 00700000 00100010     ..........p.....
  404624:	00100010 0000007c 00000000 00000000     ....|...........
  404634:	00080000 00780000 00080008 00080008     ......x.........
  404644:	00080008 00700008 00000000 00800080     ......p.........
  404654:	00880080 00a00090 008800d0 00000088     ................
	...
  40466c:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  40467c:	000000f8 00000000 00000000 00000000     ................
  40468c:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  4046a8:	00b80000 008400c4 00840084 00000084     ................
	...
  4046c4:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  4046e0:	00b80000 008400c4 00840084 008000f8     ................
  4046f0:	00000080 00000000 00000000 007c0000     ..............|.
  404700:	00840084 00840084 0004007c 00000004     ........|.......
	...
  404718:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  404734:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  404750:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  40476c:	00880000 00880088 00880088 0000007c     ............|...
	...
  404788:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  4047a4:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  4047c0:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  4047dc:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4047ec:	00000040 00000000 00000000 00f80000     @...............
  4047fc:	00100008 00400020 000000f8 00000000     .... .@.........
  40480c:	00000000 00200010 00100020 00200020     ...... . ... . .
  40481c:	00200010 00100020 00000000 00000000     .. . ...........
  40482c:	00100010 00100010 00000000 00100010     ................
  40483c:	00100010 00000000 00000000 00100020     ............ ...
  40484c:	00200010 00100010 00100020 00200010     .. ..... ..... .
  40485c:	00000000 0000002a 72666f43 65462065     ....*...Cofre Fe
  40486c:	64616863 0000006f 514f4c42 44414555     chado...BLOQUEAD
  40487c:	0000004f 686e6553 72452061 61646172     O...Senha Errada
  40488c:	00000000 72656241 00006f74              ....Aberto..

00404898 <_global_impure_ptr>:
  404898:	20400040                                @.@ 

0040489c <_init>:
  40489c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40489e:	bf00      	nop
  4048a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4048a2:	bc08      	pop	{r3}
  4048a4:	469e      	mov	lr, r3
  4048a6:	4770      	bx	lr

004048a8 <__init_array_start>:
  4048a8:	00403cf9 	.word	0x00403cf9

004048ac <__frame_dummy_init_array_entry>:
  4048ac:	00400165                                e.@.

004048b0 <_fini>:
  4048b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4048b2:	bf00      	nop
  4048b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4048b6:	bc08      	pop	{r3}
  4048b8:	469e      	mov	lr, r3
  4048ba:	4770      	bx	lr

004048bc <__fini_array_start>:
  4048bc:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 3e18 0040 0e0a 7d20               .....>@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <gabarito_senha>:
20400024:	0001 0000 0001 0000 0002 0000 0002 0000     ................
20400034:	0003 0000 0001 0000 0000 0000               ............

20400040 <impure_data>:
20400040:	0000 0000 032c 2040 0394 2040 03fc 2040     ....,.@ ..@ ..@ 
	...
204000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400468 <__atexit_recursive_mutex>:
20400468:	07c4 2040                                   ..@ 
