##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Hall
		4.2::Critical Path Report for Clock_Steering
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
		5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_DelSig_Ext_CP_Clk          | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_DelSig_Ext_CP_Clk(routed)  | N/A                   | Target: 1.85 MHz   | 
Clock: ADC_DelSig_theACLK             | N/A                   | Target: 0.46 MHz   | 
Clock: Clock_Hall                     | Frequency: 41.68 MHz  | Target: 0.10 MHz   | 
Clock: Clock_Hall(routed)             | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_Steering                 | Frequency: 41.68 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 27.32 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)              | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 24.00 MHz  | 
Clock: Wait_Clock                     | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Hall          Clock_Hall      1e+007           9976009     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Hall(routed)  CyBUS_CLK       41666.7          10610       N/A              N/A         N/A              N/A         41666.7          10610       
Clock_Steering      Clock_Steering  1e+007           9976009     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK       41666.7          5061        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Input_LED(0)_PAD        30955         CyBUS_CLK:R       
Pin_1(0)_PAD            26616         CyBUS_CLK:R       
Pin_2(0)_PAD            34860         CyBUS_CLK:R       
Pin_2(0)_PAD            31818         Clock_Hall:R      
Pin_3(0)_PAD            26143         CyBUS_CLK:R       
Steering_Output(0)_PAD  26206         Clock_Steering:R  
drive_output_1(0)_PAD   35629         CyBUS_CLK:R       
drive_output_1(0)_PAD   31880         Clock_Hall:R      
drive_output_2(0)_PAD   35475         CyBUS_CLK:R       
drive_output_2(0)_PAD   31540         Clock_Hall:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Hall
****************************************
Clock: Clock_Hall
Frequency: 41.68 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3911   9191  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18901  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Steering
********************************************
Clock: Clock_Steering
Frequency: 41.68 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3911   9191  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18901  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 27.32 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 5061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31506
-------------------------------------   ----- 
End-of-path arrival time (ps)           31506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3247  18486   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31506   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31506   5061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_Hall(routed):R vs. CyBUS_CLK:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 10610p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (Clock_Hall(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                -5100
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25957
-------------------------------------   ----- 
End-of-path arrival time (ps)           25957
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0      0   COMP  RISE       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      6997   6997  10610  RISE       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  10347  10610  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2590  12937  10610  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  22647  10610  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  22647  10610  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  25957  10610  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  25957  10610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_Hall(routed):F vs. CyBUS_CLK:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 10610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -5100
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4994900

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         25957
-------------------------------------   ------- 
End-of-path arrival time (ps)           5025957
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      6997  5006997  10610  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5010347  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2590  5012937  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1    9710  5022647  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2       0  5022647  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2    3310  5025957  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3       0  5025957  10610  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_Hall:R vs. Clock_Hall:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3911   9191  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18901  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3911   9191  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18901  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 5061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31506
-------------------------------------   ----- 
End-of-path arrival time (ps)           31506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3247  18486   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31506   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31506   5061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 5061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31506
-------------------------------------   ----- 
End-of-path arrival time (ps)           31506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3247  18486   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell2   3310  31506   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ci         datapathcell3      0  31506   5061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 8371p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28196
-------------------------------------   ----- 
End-of-path arrival time (ps)           28196
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3247  18486   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell1   9710  28196   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ci         datapathcell2      0  28196   8371  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 8415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28152
-------------------------------------   ----- 
End-of-path arrival time (ps)           28152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8415  RISE       1
Net_1809/main_0                                                   macrocell3      5827  11987   8415  RISE       1
Net_1809/q                                                        macrocell3      3350  15337   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3105  18442   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  28152   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  28152   8415  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 10735p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19402
-------------------------------------   ----- 
End-of-path arrival time (ps)           19402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell3   4163  19402  10735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 11651p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18486
-------------------------------------   ----- 
End-of-path arrival time (ps)           18486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell1   3247  18486  11651  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 11652p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18485
-------------------------------------   ----- 
End-of-path arrival time (ps)           18485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/main_2                macrocell18     3949  11889   5061  RISE       1
\Hall_Counter:CounterUDB:reload\/q                     macrocell18     3350  15239   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell2   3246  18485  11652  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 11695p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18442
-------------------------------------   ----- 
End-of-path arrival time (ps)           18442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8415  RISE       1
Net_1809/main_0                                                   macrocell3      5827  11987   8415  RISE       1
Net_1809/q                                                        macrocell3      3350  15337   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3105  18442  11695  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 11696p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg     6160   6160   8415  RISE       1
Net_1809/main_0                                                   macrocell3      5827  11987   8415  RISE       1
Net_1809/q                                                        macrocell3      3350  15337   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   3104  18441  11696  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 12226p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17911
-------------------------------------   ----- 
End-of-path arrival time (ps)           17911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell28     5596  11756   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell28     3350  15106   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   2805  17911  12226  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 12247p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17890
-------------------------------------   ----- 
End-of-path arrival time (ps)           17890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                        iocell_ireg     6160   6160   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/main_3          macrocell28     5596  11756   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_enable\/q               macrocell28     3350  15106   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   2784  17890  12247  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 15540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21037
-------------------------------------   ----- 
End-of-path arrival time (ps)           21037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2779   5359  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8709  15540  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2618  11327  15540  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell4   9710  21037  15540  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell5      0  21037  15540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 16304p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         13833
-------------------------------------   ------- 
End-of-path arrival time (ps)           5013833
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      6997  5006997  10610  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5010347  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell3    3486  5013833  16304  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 17200p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         12937
-------------------------------------   ------- 
End-of-path arrival time (ps)           5012937
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      6997  5006997  10610  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5010347  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell1    2590  5012937  17200  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 17204p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                   -11530
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4988470

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                         12933
-------------------------------------   ------- 
End-of-path arrival time (ps)           5012933
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                      clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_enable\/main_2          macrocell13      6997  5006997  10610  FALL       1
\Hall_Counter:CounterUDB:count_enable\/q               macrocell13      3350  5010347  10610  FALL       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell2    2586  5012933  17204  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 18820p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2779   5359  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8709  15540  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2618  11327  18820  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18821p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11326
-------------------------------------   ----- 
End-of-path arrival time (ps)           11326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/main_1                     macrocell26     2779   5359  15540  RISE       1
\Line_Timer:TimerUDB:run_mode\/q                          macrocell26     3350   8709  15540  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   2617  11326  18821  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 19511p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20226
-------------------------------------   ----- 
End-of-path arrival time (ps)           20226
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5165  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     7314  13474  19511  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16824  19511  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/f0_load  datapathcell2   3402  20226  19511  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/clock           datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 19512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20225
-------------------------------------   ----- 
End-of-path arrival time (ps)           20225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5165  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     7314  13474  19511  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16824  19511  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/f0_load  datapathcell1   3401  20225  19512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load
Capture Clock  : \Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 20600p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19136
-------------------------------------   ----- 
End-of-path arrival time (ps)           19136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                   iocell_ireg     6160   6160   5165  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0           macrocell15     7314  13474  19511  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                macrocell15     3350  16824  19511  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/f0_load  datapathcell3   2313  19136  20600  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/clock           datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 20953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19144
-------------------------------------   ----- 
End-of-path arrival time (ps)           19144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                                        iocell_ireg    6160   6160   5165  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/main_0                macrocell15    7314  13474  19511  RISE       1
\Hall_Counter:CounterUDB:hwCapture\/q                     macrocell15    3350  16824  19511  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_4  statusicell1   2320  19144  20953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21980p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8167
-------------------------------------   ---- 
End-of-path arrival time (ps)           8167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2887   8167  21980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21982p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2885   8165  21982  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17467
-------------------------------------   ----- 
End-of-path arrival time (ps)           17467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1           datapathcell1   4900   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i          datapathcell2      0   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1           datapathcell2   1530   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i          datapathcell3      0   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb      datapathcell3   3070   9500  22629  RISE       1
\Hall_Counter:CounterUDB:status_0\/main_0                 macrocell19     2306  11806  22629  RISE       1
\Hall_Counter:CounterUDB:status_0\/q                      macrocell19     3350  15156  22629  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2312  17467  22629  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22701p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17396
-------------------------------------   ----- 
End-of-path arrival time (ps)           17396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0           datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i          datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0           datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i          datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb      datapathcell3   2960   7940   5061  RISE       1
\Hall_Counter:CounterUDB:status_2\/main_0                 macrocell20     3214  11154  22701  RISE       1
\Hall_Counter:CounterUDB:status_2\/q                      macrocell20     3350  14504  22701  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2892  17396  22701  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18309
-------------------------------------   ----- 
End-of-path arrival time (ps)           18309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                          model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                         iocell_ireg    6160   6160   8415  RISE       1
Net_1809/main_0                                                   macrocell3     5827  11987   8415  RISE       1
Net_1809/q                                                        macrocell3     3350  15337   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell3   2972  18309  23357  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14480
-------------------------------------   ----- 
End-of-path arrival time (ps)           14480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    2823   5403  23676  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   8753  23676  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_3             macrocell24    5727  14480  23676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 23687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14470
-------------------------------------   ----- 
End-of-path arrival time (ps)           14470
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    2823   5403  23676  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   8753  23676  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_3             macrocell25    5717  14470  23687  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 24133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15964
-------------------------------------   ----- 
End-of-path arrival time (ps)           15964
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell6   3510   3510  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell7      0   3510  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell7   2950   6460  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/main_0                 macrocell32     3218   9678  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:status_0\/q                      macrocell32     3350  13028  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell3    2937  15964  24133  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24522p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   4374   5624  24522  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24700p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5447
-------------------------------------   ---- 
End-of-path arrival time (ps)           5447
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1535/q                                       macrocell1      1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   4197   5447  24700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13380
-------------------------------------   ----- 
End-of-path arrival time (ps)           13380
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21    2823   5403  23676  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21    3350   8753  23676  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_3                macrocell22    4627  13380  24776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Hall_To_PSOC(0)/fb
Path End       : \Hall_Counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCapture\/clock_0
Path slack     : 25609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Hall_To_PSOC(0)/clock                                       iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Hall_To_PSOC(0)/fb                            iocell_ireg   6160   6160   5165  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/main_0  macrocell16   6388  12548  25609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCapture\/clock_0               macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 25635p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14461
-------------------------------------   ----- 
End-of-path arrival time (ps)           14461
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0           datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i          datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb      datapathcell7   2960   6500  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/main_0          macrocell31     2293   8793  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:overflow_status\/q               macrocell31     3350  12143  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell3    2318  14461  25635  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13520
-------------------------------------   ----- 
End-of-path arrival time (ps)           13520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21     2823   5403  23676  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21     3350   8753  23676  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell5   4767  13520  26217  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell5       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26247p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13850
-------------------------------------   ----- 
End-of-path arrival time (ps)           13850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  18700  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  18700  RISE       1
\Line_Timer:TimerUDB:status_tc\/main_2         macrocell27     2897   8177  26247  RISE       1
\Line_Timer:TimerUDB:status_tc\/q              macrocell27     3350  11527  26247  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2323  13850  26247  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Hall_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 26351p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11806
-------------------------------------   ----- 
End-of-path arrival time (ps)           11806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell1   4900   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell2      0   4900  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell2   1530   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell3      0   6430  22629  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell3   3070   9500  22629  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/main_0          macrocell17     2306  11806  26351  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:prevCompare\/clock_0               macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Vertical_Sync_Frame(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 26949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11207
-------------------------------------   ----- 
End-of-path arrival time (ps)           11207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Vertical_Sync_Frame(0)/clock                                iocell_ireg         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Vertical_Sync_Frame(0)/fb                                  iocell_ireg   6160   6160   8415  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_0  macrocell30   5047  11207  26949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : Net_658/main_0
Capture Clock  : Net_658/clock_0
Path slack     : 27003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell1   3540   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell2      0   3540   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell2   1440   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell3      0   4980   5061  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell3   2960   7940   5061  RISE       1
Net_658/main_0                                        macrocell12     3214  11154  27003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_658/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Horizontal_Sync_Line(0)/fb
Path End       : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 27304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10853
-------------------------------------   ----- 
End-of-path arrival time (ps)           10853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Horizontal_Sync_Line(0)/clock                               iocell_ireg         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Horizontal_Sync_Line(0)/fb                                  iocell_ireg   6160   6160   8946  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/main_0  macrocell29   4693  10853  27304  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                       clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:count_stored_i\/clock_0  macrocell29         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Line_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 27669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  15540  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell21     2823   5403  23676  RISE       1
\Line_Timer:TimerUDB:capt_fifo_load\/q                    macrocell21     3350   8753  23676  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell4   3314  12067  27669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : Net_1535/main_0
Capture Clock  : Net_1535/clock_0
Path slack     : 28299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25635  RISE       1
Net_1535/main_0                                                  macrocell1      3358   9858  28299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 28311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   3540   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   3540  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2960   6500  25635  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_2        macrocell30     3345   9845  28311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 28498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9659
-------------------------------------   ---- 
End-of-path arrival time (ps)           9659
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_0  macrocell24   8409   9659  28498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 28505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9652
-------------------------------------   ---- 
End-of-path arrival time (ps)           9652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                     macrocell1    1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_0  macrocell25   8402   9652  28505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29210p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10887
-------------------------------------   ----- 
End-of-path arrival time (ps)           10887
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/clock           datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Hall_Counter:CounterUDB:sC24:counterdp:u0\/z0            datapathcell1   2320   2320  29210  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0i           datapathcell2      0   2320  29210  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u1\/z0            datapathcell2   1430   3750  29210  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0i           datapathcell3      0   3750  29210  RISE       1
\Hall_Counter:CounterUDB:sC24:counterdp:u2\/z0_comb       datapathcell3   2960   6710  29210  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    4177  10887  29210  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10836
-------------------------------------   ----- 
End-of-path arrival time (ps)           10836
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/z0            datapathcell6   2320   2320  29260  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell7      0   2320  29260  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell7   2960   5280  29260  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell3    5556  10836  29260  RISE       1

Capture Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sSTSReg:rstSts:stsreg\/clock  statusicell3        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : Net_1816/main_0
Capture Clock  : Net_1816/clock_0
Path slack     : 29399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8757
-------------------------------------   ---- 
End-of-path arrival time (ps)           8757
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                        clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  24133  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  24133  RISE       1
Net_1816/main_0                                                  macrocell4      2297   8757  29399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1816/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 29598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8559
-------------------------------------   ---- 
End-of-path arrival time (ps)           8559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                  macrocell1    1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_0  macrocell22   7309   8559  29598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \Hall_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Hall_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 31160p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Hall(routed):F#1 vs. CyBUS_CLK:R#121)   5000000
- Setup time                                                    -3510
-----------------------------------------------------------   ------- 
End-of-path required time (ps)                                4996490

Launch Clock Arrival Time                   5000000
+ Clock path delay                            0
+ Data path delay                          6997
-------------------------------------   ------- 
End-of-path arrival time (ps)           5006997
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_1                                clockblockcell      0  5000000   COMP  FALL       1
\Hall_Counter:CounterUDB:count_stored_i\/main_0  macrocell14      6997  5006997  31160  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Hall_Counter:CounterUDB:count_stored_i\/clock_0            macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31402p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  31402  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell24    4174   6754  31402  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31544p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  31544  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell24    4033   6613  31544  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6603
-------------------------------------   ---- 
End-of-path arrival time (ps)           6603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  31544  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell25    4023   6603  31554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31585p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  31402  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell25    3992   6572  31585  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   2580   2580  31402  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_1                macrocell22    3249   5829  32327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 32540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1535/q                                                 macrocell1    1250   1250  21420  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_3  macrocell30   4367   5617  32540  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32641p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell3        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   2580   2580  31544  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_2                macrocell22    2936   5516  32641  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4917
-------------------------------------   ---- 
End-of-path arrival time (ps)           4917
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q    macrocell25   1250   1250  33240  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_4  macrocell22   3667   4917  33240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Line_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q    macrocell24   1250   1250  33417  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/main_5  macrocell22   3490   4740  33417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34120p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell25   1250   1250  33240  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell25   2786   4036  34120  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_1\/q       macrocell25   1250   1250  33240  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell24   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q
Path End       : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0
Path slack     : 34295p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1

Data path
pin name                                                   model name   delay     AT  slack  edge  Fanout
---------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/q       macrocell30   1250   1250  16044  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/main_1  macrocell30   2611   3861  34295  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Lines_Per_Frame_Counter:CounterUDB:disable_run_i\/clock_0  macrocell30         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell24   1250   1250  33417  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/main_5  macrocell25   2594   3844  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_1\/clock_0              macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \Line_Timer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Line_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:int_capt_count_0\/q       macrocell24   1250   1250  33417  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/main_5  macrocell24   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:int_capt_count_0\/clock_0              macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1535/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1535/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1535/q                                 macrocell1     1250   1250  21420  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell2   5002   6252  35415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line_Timer:TimerUDB:capt_int_temp\/q
Path End       : \Line_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Line_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:capt_int_temp\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Line_Timer:TimerUDB:capt_int_temp\/q         macrocell22    1250   1250  35911  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2936   4186  35911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Line_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -5090
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3911   9191  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   9710  18901  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9976009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -5090
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18901
-------------------------------------   ----- 
End-of-path arrival time (ps)           18901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3911   9191  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  18901  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  18901  9976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979289p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3911   9191  9979289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979289p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   3911   9191  9979289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979697p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   3503   8783  9979697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979697p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8783
-------------------------------------   ---- 
End-of-path arrival time (ps)           8783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   3503   8783  9979697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984608p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell40      1250   1250  9981328  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2622   3872  9984608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984610p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                   -11520
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q         macrocell40      1250   1250  9981328  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2620   3870  9984610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell11      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  9981347  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   2603   3853  9984627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984629p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell35     1250   1250  9981347  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   2601   3851  9984629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell9       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9986191p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986191  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_0         macrocell41      3119  10299  9986191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steering:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986192p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10298
-------------------------------------   ----- 
End-of-path arrival time (ps)           10298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986191  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/main_0     macrocell39      3118  10298  9986192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1884/main_1
Capture Clock  : Net_1884/clock_0
Path slack     : 9986335p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  9986191  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  9986191  RISE       1
Net_1884/main_1                               macrocell5       2975  10155  9986335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2071/main_1
Capture Clock  : Net_2071/clock_0
Path slack     : 9986704p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986704  RISE       1
Net_2071/main_1                      macrocell10     2606   9786  9986704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986704p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9786
-------------------------------------   ---- 
End-of-path arrival time (ps)           9786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986704  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell34     2606   9786  9986704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9986713p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9777
-------------------------------------   ---- 
End-of-path arrival time (ps)           9777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   4140   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   4140  9986704  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   3040   7180  9986704  RISE       1
\PWM:PWMUDB:status_0\/main_0         macrocell36     2597   9777  9986713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:final_kill_reg\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988647p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:final_kill_reg\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:final_kill_reg\/q                macrocell33    1250   1250  9988647  RISE       1
\PWM:PWMUDB:status_5\/main_0                 macrocell37    2288   3538  9988647  RISE       1
\PWM:PWMUDB:status_5\/q                      macrocell37    3350   6888  9988647  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell4   2896   9783  9988647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell8   2320   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell9      0   2320  9976009  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell9   2960   5280  9976009  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4    4471   9751  9988679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988679p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                              model name      delay     AT    slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell10   2320   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell11      0   2320  9976009  RISE       1
\PWM_Steering:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell11   2960   5280  9976009  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell5     4471   9751  9988679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:final_kill_reg\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9989205p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9225
-------------------------------------   ---- 
End-of-path arrival time (ps)           9225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:final_kill_reg\/clock_0               macrocell38         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:final_kill_reg\/q                macrocell38    1250   1250  9989205  RISE       1
\PWM_Steering:PWMUDB:status_5\/main_0                 macrocell42    2293   3543  9989205  RISE       1
\PWM_Steering:PWMUDB:status_5\/q                      macrocell42    3350   6893  9989205  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell5   2333   9225  9989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_2071/main_0
Capture Clock  : Net_2071/clock_0
Path slack     : 9991075p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991075  RISE       1
Net_2071/main_0                                  macrocell10    2835   5415  9991075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2071/clock_0                                           macrocell10         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991086p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991075  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0               macrocell35    2824   5404  9991086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PWM_Steering:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991275p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991275  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/main_0               macrocell40    2635   5215  9991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1884/main_0
Capture Clock  : Net_1884/clock_0
Path slack     : 9991285p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT    slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   2580   2580  9991275  RISE       1
Net_1884/main_0                                           macrocell5     2625   5205  9991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1884/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9991670p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6760
-------------------------------------   ---- 
End-of-path arrival time (ps)           6760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q                      macrocell36    1250   1250  9991670  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4   5510   6760  9991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock                   statusicell4        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9992923p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Hall:R#1 vs. Clock_Hall:R#2)   10000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  9992923  RISE       1
\PWM:PWMUDB:status_0\/main_1  macrocell36   2317   3567  9992923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steering:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9992949p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  9992949  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_1  macrocell41   2291   3541  9992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:status_0\/q
Path End       : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994854p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -1570
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:status_0\/q                      macrocell41    1250   1250  9994854  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell5   2326   3576  9994854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sSTSReg:rstSts:stsreg\/clock          statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

