Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:14:26 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_71/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.066        0.000                      0                 1348        0.016        0.000                      0                 1348        2.174        0.000                       0                  1327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.449}        4.898           204.165         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.066        0.000                      0                 1348        0.016        0.000                      0                 1348        2.174        0.000                       0                  1327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 genblk1[11].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.449ns period=4.898ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.449ns period=4.898ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.898ns  (vclock rise@4.898ns - vclock rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.774ns (38.448%)  route 2.840ns (61.552%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 6.974 - 4.898 ) 
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.631ns (routing 0.548ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.499ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, routed)        1.631     2.577    genblk1[11].reg_in/clk_IBUF_BUFG
    SLICE_X124Y533       FDRE                                         r  genblk1[11].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.656 r  genblk1[11].reg_in/reg_out_reg[0]/Q
                         net (fo=8, routed)           0.202     2.858    genblk1[11].reg_in/Q[0]
    SLICE_X124Y533       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.090     2.948 r  genblk1[11].reg_in/z__0_carry_i_15/O
                         net (fo=1, routed)           0.009     2.957    conv/mul07/reg_out[21]_i_444_0[0]
    SLICE_X124Y533       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     3.020 r  conv/mul07/z__0_carry/O[0]
                         net (fo=1, routed)           0.311     3.331    conv/add000079/tmp00[7]_5[0]
    SLICE_X125Y534       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     3.368 r  conv/add000079/reg_out[21]_i_444/O
                         net (fo=1, routed)           0.016     3.384    conv/add000079/reg_out[21]_i_444_n_0
    SLICE_X125Y534       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     3.501 r  conv/add000079/reg_out_reg[21]_i_268/O[2]
                         net (fo=1, routed)           0.243     3.744    conv/add000079/reg_out_reg[21]_i_268_n_13
    SLICE_X127Y538       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     3.795 r  conv/add000079/reg_out[21]_i_179/O
                         net (fo=1, routed)           0.025     3.820    conv/add000079/reg_out[21]_i_179_n_0
    SLICE_X127Y538       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.004 r  conv/add000079/reg_out_reg[21]_i_99/O[5]
                         net (fo=1, routed)           0.258     4.262    conv/add000079/reg_out_reg[21]_i_99_n_10
    SLICE_X125Y539       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     4.314 r  conv/add000079/reg_out[15]_i_51/O
                         net (fo=1, routed)           0.016     4.330    conv/add000079/reg_out[15]_i_51_n_0
    SLICE_X125Y539       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.447 r  conv/add000079/reg_out_reg[15]_i_30/CO[7]
                         net (fo=1, routed)           0.026     4.473    conv/add000079/reg_out_reg[15]_i_30_n_0
    SLICE_X125Y540       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.529 r  conv/add000079/reg_out_reg[21]_i_26/O[0]
                         net (fo=2, routed)           0.249     4.778    conv/add000079/reg_out_reg[21]_i_26_n_15
    SLICE_X125Y547       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.831 r  conv/add000079/reg_out[15]_i_31/O
                         net (fo=1, routed)           0.015     4.846    conv/add000079/reg_out[15]_i_31_n_0
    SLICE_X125Y547       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.963 r  conv/add000079/reg_out_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.989    conv/add000079/reg_out_reg[15]_i_20_n_0
    SLICE_X125Y548       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.065 r  conv/add000079/reg_out_reg[21]_i_17/O[1]
                         net (fo=2, routed)           0.389     5.454    conv/add000079/reg_out_reg[21]_i_17_n_14
    SLICE_X127Y546       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     5.642 r  conv/add000079/reg_out_reg[15]_i_11/O[7]
                         net (fo=2, routed)           0.371     6.013    conv/add000079/reg_out_reg[15]_i_11_n_8
    SLICE_X127Y543       CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     6.066 r  conv/add000079/reg_out_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.092    conv/add000079/reg_out_reg[15]_i_2_n_0
    SLICE_X127Y544       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.148 r  conv/add000079/reg_out_reg[21]_i_3/O[0]
                         net (fo=2, routed)           0.247     6.395    conv/add000079/reg_out_reg[21]_i_3_n_15
    SLICE_X126Y539       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     6.519 r  conv/add000079/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.009     6.528    conv/add000079/reg_out[21]_i_9_n_0
    SLICE_X126Y539       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     6.752 r  conv/add000079/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.177     6.929    reg_out/a[22]
    SLICE_X129Y539       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     6.966 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.225     7.191    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y539       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.898     4.898 r  
    AP13                                              0.000     4.898 r  clk (IN)
                         net (fo=0)                   0.000     4.898    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.243 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.243    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.243 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.530    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.554 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, routed)        1.420     6.974    reg_out/clk_IBUF_BUFG
    SLICE_X126Y539       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.393     7.366    
                         clock uncertainty           -0.035     7.331    
    SLICE_X126Y539       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.257    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 demux/genblk1[107].z_reg[107][0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.449ns period=4.898ns})
  Destination:            genblk1[107].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.449ns period=4.898ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Net Delay (Source):      1.414ns (routing 0.499ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.609ns (routing 0.548ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, routed)        1.414     2.070    demux/clk_IBUF_BUFG
    SLICE_X130Y522       FDRE                                         r  demux/genblk1[107].z_reg[107][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y522       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.129 r  demux/genblk1[107].z_reg[107][0]/Q
                         net (fo=1, routed)           0.112     2.241    genblk1[107].reg_in/D[0]
    SLICE_X131Y521       FDRE                                         r  genblk1[107].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y9 (CLOCK_ROOT)    net (fo=1326, routed)        1.609     2.555    genblk1[107].reg_in/clk_IBUF_BUFG
    SLICE_X131Y521       FDRE                                         r  genblk1[107].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.393     2.162    
    SLICE_X131Y521       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.224    genblk1[107].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.449 }
Period(ns):         4.898
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.898       3.608      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.449       2.174      SLICE_X123Y519  demux/genblk1[127].z_reg[127][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.449       2.174      SLICE_X126Y526  demux/genblk1[14].z_reg[14][1]/C



