Developing a system bus architecture using VERILOG, based on AMBA AHB bus. <br> <br>


![2023_12_23 12_23 Office Lens](https://github.com/tadjc/DSD_assignment/assets/153454616/4d221e60-c78c-48e1-8d9b-8f88f683a814)
