// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "07/05/2019 03:07:57"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MY32CPU_top (
	LEDR,
	CLK,
	KEY,
	RST);
output 	[9:0] LEDR;
input 	CLK;
input 	[1:0] KEY;
input 	RST;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// RST	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLK~input_o ;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \KEY[0]~input_o ;
wire \PC|COUNTER|count[0]~5_combout ;
wire \RST~input_o ;
wire \PC|COUNTER|count[0]~6 ;
wire \PC|COUNTER|count[1]~7_combout ;
wire \PC|COUNTER|count[1]~8 ;
wire \PC|COUNTER|count[2]~9_combout ;
wire \PC|COUNTER|count[2]~10 ;
wire \PC|COUNTER|count[3]~11_combout ;
wire \PC|PMEM|PROGRAM~2_combout ;
wire \PC|COUNTER|count[3]~12 ;
wire \PC|COUNTER|count[4]~13_combout ;
wire \PC|PMEM|PROGRAM~5_combout ;
wire \PC|PMEM|PROGRAM~3_combout ;
wire \PC|PMEM|PROGRAM~4_combout ;
wire \PC|PMEM|PROGRAM~0_combout ;
wire \PC|PMEM|PROGRAM~1_combout ;
wire \RAM|m~0_combout ;
wire \REG|DOUT1[3]~0_combout ;
wire \SrcB[4]~3_combout ;
wire \SrcB[4]~32_combout ;
wire \RAM|m~8_combout ;
wire \RAM|m[22][4]~feeder_combout ;
wire \DEC|MemRegWriteSelect~3_combout ;
wire \DEC|MemRegWriteSelect~9_combout ;
wire \REG|r~30_combout ;
wire \REG|r[0][29]~21_combout ;
wire \REG|r[0][29]~56_combout ;
wire \REG|r[0][3]~q ;
wire \REG|Decoder0~1_combout ;
wire \REG|r[1][4]~35_combout ;
wire \REG|r[1][3]~q ;
wire \PC|PMEM|PROGRAM~7_combout ;
wire \REG|r[3][24]~34_combout ;
wire \REG|r[3][3]~q ;
wire \REG|DOUT1[3]~8_combout ;
wire \REG|DOUT1[3]~9_combout ;
wire \REG|Decoder0~0_combout ;
wire \REG|r[4][0]~33_combout ;
wire \REG|r[4][3]~q ;
wire \REG|DOUT1[3]~10_combout ;
wire \RAM|m~7_combout ;
wire \RAM|m[14][3]~feeder_combout ;
wire \SrcB[0]~13_combout ;
wire \SrcB[0]~33_combout ;
wire \PC|PMEM|PROGRAM~10_combout ;
wire \RAM|m~6_combout ;
wire \RAM|m[22][2]~q ;
wire \RAM|m[30][27]~17_combout ;
wire \RAM|m[30][2]~q ;
wire \PC|PMEM|PROGRAM~8_combout ;
wire \PC|PMEM|PROGRAM~6_combout ;
wire \REG|r[0][1]~q ;
wire \REG|r[1][1]~q ;
wire \REG|r[3][1]~q ;
wire \REG|DOUT1[1]~14_combout ;
wire \REG|DOUT1[1]~15_combout ;
wire \REG|r[4][1]~q ;
wire \REG|DOUT1[1]~16_combout ;
wire \RAM|m~5_combout ;
wire \RAM|m[13][1]~feeder_combout ;
wire \PC|PMEM|PROGRAM~9_combout ;
wire \SrcB[0]~18_combout ;
wire \REG|r[3][0]~q ;
wire \REG|r[1][0]~q ;
wire \REG|DOUT0[0]~0_combout ;
wire \REG|r[2][0]~feeder_combout ;
wire \REG|Decoder0~2_combout ;
wire \REG|r[2][0]~36_combout ;
wire \REG|r[2][0]~q ;
wire \REG|DOUT0[0]~1_combout ;
wire \ALU|Add0~0_combout ;
wire \RAM|m~9_combout ;
wire \RAM|Decoder0~10_combout ;
wire \RAM|m[31][0]~29_combout ;
wire \RAM|m[31][5]~q ;
wire \RAM|m[23][27]~27_combout ;
wire \RAM|m[23][5]~q ;
wire \RAM|Decoder0~9_combout ;
wire \RAM|m[19][24]~28_combout ;
wire \RAM|m[19][5]~q ;
wire \RAM|m[27][5]~feeder_combout ;
wire \RAM|m[27][27]~26_combout ;
wire \RAM|m[27][5]~q ;
wire \REG_DIN[5]~37_combout ;
wire \REG_DIN[5]~38_combout ;
wire \RAM|m[24][5]~feeder_combout ;
wire \PC|PMEM|PROGRAM~11_combout ;
wire \DEC|MemRegWriteSelect~10_combout ;
wire \DEC|MemRegWriteSelect~11_combout ;
wire \RAM|Decoder0~0_combout ;
wire \RAM|Decoder0~1_combout ;
wire \RAM|m[24][27]~23_combout ;
wire \RAM|m[24][5]~q ;
wire \RAM|Decoder0~8_combout ;
wire \RAM|m[28][27]~25_combout ;
wire \RAM|m[28][5]~q ;
wire \RAM|m[20][5]~feeder_combout ;
wire \RAM|m[20][27]~22_combout ;
wire \RAM|m[20][5]~q ;
wire \RAM|m[16][17]~24_combout ;
wire \RAM|m[16][5]~q ;
wire \REG_DIN[5]~34_combout ;
wire \REG_DIN[5]~35_combout ;
wire \RAM|m[26][5]~feeder_combout ;
wire \RAM|m[26][27]~15_combout ;
wire \RAM|m[26][5]~q ;
wire \RAM|m[30][5]~q ;
wire \RAM|m[18][5]~q ;
wire \RAM|m[22][5]~feeder_combout ;
wire \RAM|m[22][5]~q ;
wire \REG_DIN[5]~32_combout ;
wire \REG_DIN[5]~33_combout ;
wire \REG_DIN[5]~36_combout ;
wire \RAM|m[21][5]~feeder_combout ;
wire \RAM|m[21][27]~19_combout ;
wire \RAM|m[21][5]~q ;
wire \RAM|m[29][27]~21_combout ;
wire \RAM|m[29][5]~q ;
wire \RAM|Decoder0~6_combout ;
wire \RAM|m[17][22]~20_combout ;
wire \RAM|m[17][5]~q ;
wire \RAM|m[25][5]~feeder_combout ;
wire \RAM|m[25][27]~18_combout ;
wire \RAM|m[25][5]~q ;
wire \REG_DIN[5]~30_combout ;
wire \REG_DIN[5]~31_combout ;
wire \REG_DIN[5]~39_combout ;
wire \RAM|m[14][5]~feeder_combout ;
wire \RAM|m[14][5]~q ;
wire \RAM|m[15][29]~44_combout ;
wire \RAM|m[15][5]~q ;
wire \RAM|m[12][24]~43_combout ;
wire \RAM|m[12][5]~q ;
wire \RAM|m[13][5]~feeder_combout ;
wire \RAM|m[13][5]~q ;
wire \REG_DIN[5]~27_combout ;
wire \REG_DIN[5]~28_combout ;
wire \RAM|m[1][5]~feeder_combout ;
wire \RAM|m[1][20]~39_combout ;
wire \RAM|m[1][5]~q ;
wire \RAM|m[3][30]~40_combout ;
wire \RAM|m[3][5]~q ;
wire \RAM|m[0][5]~feeder_combout ;
wire \RAM|m[0][21]~4_combout ;
wire \RAM|m[0][5]~q ;
wire \RAM|m[2][7]~38_combout ;
wire \RAM|m[2][5]~q ;
wire \REG_DIN[5]~24_combout ;
wire \REG_DIN[5]~25_combout ;
wire \RAM|m[9][5]~feeder_combout ;
wire \RAM|m[9][1]~31_combout ;
wire \RAM|m[9][5]~q ;
wire \RAM|m[11][13]~33_combout ;
wire \RAM|m[11][5]~q ;
wire \RAM|m[8][5]~32_combout ;
wire \RAM|m[8][5]~q ;
wire \RAM|m[10][5]~feeder_combout ;
wire \RAM|m[10][18]~30_combout ;
wire \RAM|m[10][5]~q ;
wire \REG_DIN[5]~22_combout ;
wire \REG_DIN[5]~23_combout ;
wire \REG_DIN[5]~26_combout ;
wire \RAM|m[5][5]~feeder_combout ;
wire \RAM|m[5][1]~34_combout ;
wire \RAM|m[5][5]~q ;
wire \RAM|m[4][19]~36_combout ;
wire \RAM|m[4][5]~q ;
wire \REG_DIN[5]~20_combout ;
wire \RAM|m[7][4]~37_combout ;
wire \RAM|m[7][5]~q ;
wire \RAM|m[6][5]~feeder_combout ;
wire \RAM|m[6][29]~35_combout ;
wire \RAM|m[6][5]~q ;
wire \REG_DIN[5]~21_combout ;
wire \REG_DIN[5]~29_combout ;
wire \REG|r~37_combout ;
wire \REG|r~48_combout ;
wire \REG|r[0][5]~q ;
wire \REG|r[1][5]~q ;
wire \REG|r[3][5]~q ;
wire \REG|DOUT1[5]~4_combout ;
wire \REG|r[2][5]~q ;
wire \REG|DOUT1[5]~5_combout ;
wire \REG|r[4][5]~q ;
wire \RAM|m~2_combout ;
wire \SrcB[5]~19_combout ;
wire \REG|DOUT0[5]~2_combout ;
wire \REG|DOUT0[5]~3_combout ;
wire \REG|r[3][4]~q ;
wire \REG|r[1][4]~q ;
wire \REG|DOUT0[4]~4_combout ;
wire \REG|DOUT0[4]~5_combout ;
wire \SrcB[3]~21_combout ;
wire \REG|r[2][2]~q ;
wire \REG|r[3][2]~q ;
wire \REG|DOUT0[2]~8_combout ;
wire \REG|DOUT0[2]~9_combout ;
wire \SrcB[1]~23_combout ;
wire \ALU|Add0~1 ;
wire \ALU|Add0~3 ;
wire \ALU|Add0~5 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~9 ;
wire \ALU|Add0~10_combout ;
wire \RAM|Decoder0~5_combout ;
wire \RAM|Decoder0~7_combout ;
wire \RAM|m[13][5]~41_combout ;
wire \RAM|m[13][1]~q ;
wire \RAM|m[12][1]~q ;
wire \REG_DIN[1]~107_combout ;
wire \RAM|m[14][1]~feeder_combout ;
wire \RAM|m[14][1]~q ;
wire \RAM|m[15][1]~q ;
wire \REG_DIN[1]~108_combout ;
wire \RAM|m[1][1]~q ;
wire \RAM|m[3][1]~q ;
wire \RAM|m[0][1]~feeder_combout ;
wire \RAM|m[0][1]~q ;
wire \RAM|m[2][1]~q ;
wire \REG_DIN[1]~104_combout ;
wire \REG_DIN[1]~105_combout ;
wire \RAM|m[8][1]~q ;
wire \RAM|m[10][1]~feeder_combout ;
wire \RAM|m[10][1]~q ;
wire \REG_DIN[1]~102_combout ;
wire \RAM|m[11][1]~q ;
wire \RAM|m[9][1]~q ;
wire \REG_DIN[1]~103_combout ;
wire \REG_DIN[1]~106_combout ;
wire \RAM|m[4][1]~q ;
wire \RAM|m[5][1]~q ;
wire \REG_DIN[1]~100_combout ;
wire \RAM|m[7][1]~q ;
wire \RAM|m[6][1]~feeder_combout ;
wire \RAM|m[6][1]~q ;
wire \REG_DIN[1]~101_combout ;
wire \REG_DIN[1]~109_combout ;
wire \RAM|m[31][1]~feeder_combout ;
wire \RAM|m[31][1]~q ;
wire \RAM|m[19][1]~q ;
wire \RAM|m[27][1]~feeder_combout ;
wire \RAM|m[27][1]~q ;
wire \REG_DIN[1]~117_combout ;
wire \RAM|m[23][1]~q ;
wire \REG_DIN[1]~118_combout ;
wire \RAM|m[21][1]~feeder_combout ;
wire \RAM|m[21][1]~q ;
wire \RAM|m[29][1]~q ;
wire \RAM|m[17][1]~q ;
wire \RAM|m[25][1]~feeder_combout ;
wire \RAM|m[25][1]~q ;
wire \REG_DIN[1]~110_combout ;
wire \REG_DIN[1]~111_combout ;
wire \RAM|m[20][1]~feeder_combout ;
wire \RAM|m[20][1]~q ;
wire \RAM|m[16][1]~q ;
wire \REG_DIN[1]~114_combout ;
wire \RAM|m[28][1]~q ;
wire \RAM|m[24][1]~feeder_combout ;
wire \RAM|m[24][1]~q ;
wire \REG_DIN[1]~115_combout ;
wire \RAM|m[18][1]~q ;
wire \RAM|m[22][1]~feeder_combout ;
wire \RAM|m[22][1]~q ;
wire \REG_DIN[1]~112_combout ;
wire \RAM|m[30][1]~q ;
wire \RAM|m[26][1]~feeder_combout ;
wire \RAM|m[26][1]~q ;
wire \REG_DIN[1]~113_combout ;
wire \REG_DIN[1]~116_combout ;
wire \REG_DIN[1]~119_combout ;
wire \REG|r~42_combout ;
wire \REG|r~51_combout ;
wire \REG|r[2][1]~q ;
wire \REG|DOUT0[1]~10_combout ;
wire \REG|DOUT0[1]~11_combout ;
wire \ALU|Add0~2_combout ;
wire \RAM|Decoder0~3_combout ;
wire \RAM|m[18][31]~16_combout ;
wire \RAM|m[18][2]~q ;
wire \RAM|m[26][2]~feeder_combout ;
wire \RAM|m[26][2]~q ;
wire \REG_DIN[2]~90_combout ;
wire \REG_DIN[2]~91_combout ;
wire \RAM|m[31][2]~q ;
wire \RAM|m[27][2]~q ;
wire \RAM|m[23][2]~feeder_combout ;
wire \RAM|m[23][2]~q ;
wire \RAM|m[19][2]~q ;
wire \REG_DIN[2]~97_combout ;
wire \REG_DIN[2]~98_combout ;
wire \RAM|m[25][2]~feeder_combout ;
wire \RAM|m[25][2]~q ;
wire \RAM|m[29][2]~q ;
wire \RAM|m[17][2]~q ;
wire \RAM|m[21][2]~feeder_combout ;
wire \RAM|m[21][2]~q ;
wire \REG_DIN[2]~92_combout ;
wire \REG_DIN[2]~93_combout ;
wire \RAM|m[24][2]~feeder_combout ;
wire \RAM|m[24][2]~q ;
wire \RAM|m[16][2]~q ;
wire \REG_DIN[2]~94_combout ;
wire \RAM|m[20][2]~feeder_combout ;
wire \RAM|m[20][2]~q ;
wire \RAM|m[28][2]~q ;
wire \REG_DIN[2]~95_combout ;
wire \REG_DIN[2]~96_combout ;
wire \REG_DIN[2]~99_combout ;
wire \RAM|m[2][2]~feeder_combout ;
wire \RAM|m[2][2]~q ;
wire \RAM|m[0][2]~feeder_combout ;
wire \RAM|m[0][2]~q ;
wire \RAM|m[1][2]~q ;
wire \REG_DIN[2]~84_combout ;
wire \RAM|m[3][2]~q ;
wire \REG_DIN[2]~85_combout ;
wire \RAM|m[4][2]~q ;
wire \RAM|m[6][2]~feeder_combout ;
wire \RAM|m[6][2]~q ;
wire \REG_DIN[2]~82_combout ;
wire \RAM|m[7][2]~q ;
wire \RAM|m[5][2]~q ;
wire \REG_DIN[2]~83_combout ;
wire \REG_DIN[2]~86_combout ;
wire \RAM|m[13][2]~feeder_combout ;
wire \RAM|m[13][2]~q ;
wire \RAM|m[15][2]~q ;
wire \RAM|m[14][2]~feeder_combout ;
wire \RAM|m[14][2]~q ;
wire \RAM|m[12][2]~q ;
wire \REG_DIN[2]~87_combout ;
wire \REG_DIN[2]~88_combout ;
wire \RAM|m[8][2]~q ;
wire \RAM|m[9][2]~feeder_combout ;
wire \RAM|m[9][2]~q ;
wire \REG_DIN[2]~80_combout ;
wire \RAM|m[10][2]~feeder_combout ;
wire \RAM|m[10][2]~q ;
wire \RAM|m[11][2]~q ;
wire \REG_DIN[2]~81_combout ;
wire \REG_DIN[2]~89_combout ;
wire \REG|r~41_combout ;
wire \REG|r~50_combout ;
wire \REG|r[1][2]~q ;
wire \REG|r[0][2]~q ;
wire \REG|DOUT1[2]~11_combout ;
wire \REG|DOUT1[2]~12_combout ;
wire \REG|r[4][2]~q ;
wire \REG|DOUT1[2]~13_combout ;
wire \SrcB[2]~22_combout ;
wire \ALU|Add0~4_combout ;
wire \RAM|Decoder0~4_combout ;
wire \RAM|m[14][8]~42_combout ;
wire \RAM|m[14][3]~q ;
wire \RAM|m[13][3]~feeder_combout ;
wire \RAM|m[13][3]~q ;
wire \RAM|m[12][3]~q ;
wire \REG_DIN[3]~67_combout ;
wire \RAM|m[15][3]~q ;
wire \REG_DIN[3]~68_combout ;
wire \RAM|m[1][3]~feeder_combout ;
wire \RAM|m[1][3]~q ;
wire \RAM|m[3][3]~q ;
wire \RAM|m[0][3]~feeder_combout ;
wire \RAM|m[0][3]~q ;
wire \RAM|m[2][3]~q ;
wire \REG_DIN[3]~64_combout ;
wire \REG_DIN[3]~65_combout ;
wire \RAM|m[9][3]~q ;
wire \RAM|m[11][3]~q ;
wire \RAM|m[8][3]~q ;
wire \RAM|m[10][3]~feeder_combout ;
wire \RAM|m[10][3]~q ;
wire \REG_DIN[3]~62_combout ;
wire \REG_DIN[3]~63_combout ;
wire \REG_DIN[3]~66_combout ;
wire \RAM|m[4][3]~q ;
wire \RAM|m[5][3]~feeder_combout ;
wire \RAM|m[5][3]~q ;
wire \REG_DIN[3]~60_combout ;
wire \RAM|m[7][3]~q ;
wire \RAM|m[6][3]~feeder_combout ;
wire \RAM|m[6][3]~q ;
wire \REG_DIN[3]~61_combout ;
wire \REG_DIN[3]~69_combout ;
wire \RAM|m[31][3]~feeder_combout ;
wire \RAM|m[31][3]~q ;
wire \RAM|m[23][3]~q ;
wire \RAM|m[19][3]~q ;
wire \RAM|m[27][3]~feeder_combout ;
wire \RAM|m[27][3]~q ;
wire \REG_DIN[3]~77_combout ;
wire \REG_DIN[3]~78_combout ;
wire \RAM|m[26][3]~feeder_combout ;
wire \RAM|m[26][3]~q ;
wire \RAM|m[18][3]~q ;
wire \RAM|m[22][3]~feeder_combout ;
wire \RAM|m[22][3]~q ;
wire \REG_DIN[3]~72_combout ;
wire \RAM|m[30][3]~q ;
wire \REG_DIN[3]~73_combout ;
wire \RAM|m[24][3]~feeder_combout ;
wire \RAM|m[24][3]~q ;
wire \RAM|m[28][3]~q ;
wire \RAM|m[20][3]~feeder_combout ;
wire \RAM|m[20][3]~q ;
wire \RAM|m[16][3]~q ;
wire \REG_DIN[3]~74_combout ;
wire \REG_DIN[3]~75_combout ;
wire \REG_DIN[3]~76_combout ;
wire \RAM|m[17][3]~q ;
wire \RAM|m[25][3]~feeder_combout ;
wire \RAM|m[25][3]~q ;
wire \REG_DIN[3]~70_combout ;
wire \RAM|m[29][3]~q ;
wire \RAM|m[21][3]~feeder_combout ;
wire \RAM|m[21][3]~q ;
wire \REG_DIN[3]~71_combout ;
wire \REG_DIN[3]~79_combout ;
wire \REG|r~40_combout ;
wire \REG|r~49_combout ;
wire \REG|r[2][3]~q ;
wire \REG|DOUT0[3]~6_combout ;
wire \REG|DOUT0[3]~7_combout ;
wire \ALU|Add0~6_combout ;
wire \RAM|Decoder0~2_combout ;
wire \RAM|m[22][27]~14_combout ;
wire \RAM|m[22][4]~q ;
wire \RAM|m[30][4]~q ;
wire \RAM|m[18][4]~q ;
wire \RAM|m[26][4]~feeder_combout ;
wire \RAM|m[26][4]~q ;
wire \REG_DIN[4]~40_combout ;
wire \REG_DIN[4]~41_combout ;
wire \RAM|m[27][4]~feeder_combout ;
wire \RAM|m[27][4]~q ;
wire \RAM|m[31][4]~q ;
wire \RAM|m[23][4]~feeder_combout ;
wire \RAM|m[23][4]~q ;
wire \RAM|m[19][4]~q ;
wire \REG_DIN[4]~47_combout ;
wire \REG_DIN[4]~48_combout ;
wire \RAM|m[24][4]~feeder_combout ;
wire \RAM|m[24][4]~q ;
wire \RAM|m[16][4]~q ;
wire \REG_DIN[4]~44_combout ;
wire \RAM|m[20][4]~feeder_combout ;
wire \RAM|m[20][4]~q ;
wire \RAM|m[28][4]~q ;
wire \REG_DIN[4]~45_combout ;
wire \RAM|m[17][4]~q ;
wire \RAM|m[21][4]~feeder_combout ;
wire \RAM|m[21][4]~q ;
wire \REG_DIN[4]~42_combout ;
wire \RAM|m[29][4]~q ;
wire \RAM|m[25][4]~feeder_combout ;
wire \RAM|m[25][4]~q ;
wire \REG_DIN[4]~43_combout ;
wire \REG_DIN[4]~46_combout ;
wire \REG_DIN[4]~49_combout ;
wire \REG|r~38_combout ;
wire \RAM|m[8][4]~q ;
wire \RAM|m[9][4]~feeder_combout ;
wire \RAM|m[9][4]~q ;
wire \REG_DIN[4]~50_combout ;
wire \RAM|m[10][4]~feeder_combout ;
wire \RAM|m[10][4]~q ;
wire \RAM|m[11][4]~q ;
wire \REG_DIN[4]~51_combout ;
wire \RAM|m[15][4]~feeder_combout ;
wire \RAM|m[15][4]~q ;
wire \RAM|m[14][4]~feeder_combout ;
wire \RAM|m[14][4]~q ;
wire \RAM|m[12][4]~q ;
wire \REG_DIN[4]~57_combout ;
wire \RAM|m[13][4]~q ;
wire \REG_DIN[4]~58_combout ;
wire \RAM|m[2][4]~feeder_combout ;
wire \RAM|m[2][4]~q ;
wire \RAM|m[0][4]~feeder_combout ;
wire \RAM|m[0][4]~q ;
wire \RAM|m[1][4]~q ;
wire \REG_DIN[4]~54_combout ;
wire \RAM|m[3][4]~q ;
wire \REG_DIN[4]~55_combout ;
wire \RAM|m[4][4]~q ;
wire \RAM|m[6][4]~feeder_combout ;
wire \RAM|m[6][4]~q ;
wire \REG_DIN[4]~52_combout ;
wire \RAM|m[7][4]~q ;
wire \RAM|m[5][4]~feeder_combout ;
wire \RAM|m[5][4]~q ;
wire \REG_DIN[4]~53_combout ;
wire \REG_DIN[4]~56_combout ;
wire \REG_DIN[4]~59_combout ;
wire \REG|r~39_combout ;
wire \REG|r[2][4]~q ;
wire \REG|r[0][4]~q ;
wire \REG|DOUT1[4]~6_combout ;
wire \REG|DOUT1[4]~7_combout ;
wire \REG|r[4][4]~q ;
wire \RAM|m~3_combout ;
wire \SrcB[4]~20_combout ;
wire \ALU|Add0~8_combout ;
wire \REG|r~31_combout ;
wire \RAM|m[23][0]~feeder_combout ;
wire \RAM|m[23][0]~q ;
wire \RAM|m[19][0]~q ;
wire \REG_DIN[0]~7_combout ;
wire \RAM|m[31][0]~q ;
wire \RAM|m[27][0]~feeder_combout ;
wire \RAM|m[27][0]~q ;
wire \REG_DIN[0]~8_combout ;
wire \RAM|m[18][0]~q ;
wire \RAM|m[26][0]~feeder_combout ;
wire \RAM|m[26][0]~q ;
wire \REG_DIN[0]~0_combout ;
wire \RAM|m[22][0]~feeder_combout ;
wire \RAM|m[22][0]~q ;
wire \RAM|m[30][0]~q ;
wire \REG_DIN[0]~1_combout ;
wire \RAM|m[24][0]~feeder_combout ;
wire \RAM|m[24][0]~q ;
wire \RAM|m[16][0]~q ;
wire \REG_DIN[0]~4_combout ;
wire \RAM|m[20][0]~feeder_combout ;
wire \RAM|m[20][0]~q ;
wire \RAM|m[28][0]~q ;
wire \REG_DIN[0]~5_combout ;
wire \RAM|m[25][0]~feeder_combout ;
wire \RAM|m[25][0]~q ;
wire \RAM|m[29][0]~q ;
wire \RAM|m[17][0]~q ;
wire \RAM|m[21][0]~feeder_combout ;
wire \RAM|m[21][0]~q ;
wire \REG_DIN[0]~2_combout ;
wire \REG_DIN[0]~3_combout ;
wire \REG_DIN[0]~6_combout ;
wire \REG_DIN[0]~9_combout ;
wire \RAM|m[10][0]~feeder_combout ;
wire \RAM|m[10][0]~q ;
wire \RAM|m[8][0]~q ;
wire \RAM|m[9][0]~feeder_combout ;
wire \RAM|m[9][0]~q ;
wire \REG_DIN[0]~10_combout ;
wire \RAM|m[11][0]~q ;
wire \REG_DIN[0]~11_combout ;
wire \RAM|m[2][0]~feeder_combout ;
wire \RAM|m[2][0]~q ;
wire \RAM|m[1][0]~q ;
wire \REG_DIN[0]~14_combout ;
wire \RAM|m[3][0]~q ;
wire \REG_DIN[0]~15_combout ;
wire \RAM|m[4][0]~q ;
wire \RAM|m[6][0]~feeder_combout ;
wire \RAM|m[6][0]~q ;
wire \REG_DIN[0]~12_combout ;
wire \RAM|m[7][0]~q ;
wire \RAM|m[5][0]~feeder_combout ;
wire \RAM|m[5][0]~q ;
wire \REG_DIN[0]~13_combout ;
wire \REG_DIN[0]~16_combout ;
wire \RAM|m[12][0]~q ;
wire \RAM|m[14][0]~feeder_combout ;
wire \RAM|m[14][0]~q ;
wire \REG_DIN[0]~17_combout ;
wire \RAM|m[13][0]~q ;
wire \RAM|m[15][0]~feeder_combout ;
wire \RAM|m[15][0]~q ;
wire \REG_DIN[0]~18_combout ;
wire \REG_DIN[0]~19_combout ;
wire \REG|r~32_combout ;
wire \REG|r~47_combout ;
wire \REG|r[0][0]~q ;
wire \REG|DOUT1[0]~1_combout ;
wire \REG|DOUT1[0]~2_combout ;
wire \REG|r[4][0]~q ;
wire \REG|DOUT1[0]~3_combout ;
wire \RAM|m~1_combout ;
wire \RAM|m[0][0]~feeder_combout ;
wire \RAM|m[0][0]~q ;
wire \RAM|m[2][6]~feeder_combout ;
wire \RAM|m[2][6]~q ;
wire \RAM|m[1][6]~q ;
wire \REG_DIN[6]~124_combout ;
wire \RAM|m[3][6]~q ;
wire \REG_DIN[6]~125_combout ;
wire \RAM|m[4][6]~q ;
wire \RAM|m[6][6]~feeder_combout ;
wire \RAM|m[6][6]~q ;
wire \REG_DIN[6]~122_combout ;
wire \RAM|m[7][6]~q ;
wire \RAM|m[5][6]~feeder_combout ;
wire \RAM|m[5][6]~q ;
wire \REG_DIN[6]~123_combout ;
wire \REG_DIN[6]~126_combout ;
wire \RAM|m[14][6]~feeder_combout ;
wire \RAM|m[14][6]~q ;
wire \RAM|m[12][6]~q ;
wire \REG_DIN[6]~127_combout ;
wire \RAM|m[13][6]~feeder_combout ;
wire \RAM|m[13][6]~q ;
wire \RAM|m[15][6]~q ;
wire \REG_DIN[6]~128_combout ;
wire \RAM|m[10][6]~feeder_combout ;
wire \RAM|m[10][6]~q ;
wire \RAM|m[11][6]~q ;
wire \RAM|m[8][6]~q ;
wire \RAM|m[9][6]~feeder_combout ;
wire \RAM|m[9][6]~q ;
wire \REG_DIN[6]~120_combout ;
wire \REG_DIN[6]~121_combout ;
wire \REG_DIN[6]~129_combout ;
wire \RAM|m[31][6]~feeder_combout ;
wire \RAM|m[31][6]~q ;
wire \RAM|m[23][6]~feeder_combout ;
wire \RAM|m[23][6]~q ;
wire \RAM|m[19][6]~q ;
wire \REG_DIN[6]~137_combout ;
wire \RAM|m[27][6]~q ;
wire \REG_DIN[6]~138_combout ;
wire \RAM|m[22][6]~feeder_combout ;
wire \RAM|m[22][6]~q ;
wire \RAM|m[30][6]~q ;
wire \RAM|m[18][6]~q ;
wire \RAM|m[26][6]~feeder_combout ;
wire \RAM|m[26][6]~q ;
wire \REG_DIN[6]~130_combout ;
wire \REG_DIN[6]~131_combout ;
wire \RAM|m[24][6]~feeder_combout ;
wire \RAM|m[24][6]~q ;
wire \RAM|m[16][6]~q ;
wire \REG_DIN[6]~134_combout ;
wire \RAM|m[20][6]~feeder_combout ;
wire \RAM|m[20][6]~q ;
wire \RAM|m[28][6]~q ;
wire \REG_DIN[6]~135_combout ;
wire \RAM|m[17][6]~q ;
wire \RAM|m[21][6]~feeder_combout ;
wire \RAM|m[21][6]~q ;
wire \REG_DIN[6]~132_combout ;
wire \RAM|m[25][6]~feeder_combout ;
wire \RAM|m[25][6]~q ;
wire \RAM|m[29][6]~q ;
wire \REG_DIN[6]~133_combout ;
wire \REG_DIN[6]~136_combout ;
wire \REG_DIN[6]~139_combout ;
wire \REG|r~43_combout ;
wire \SrcB[6]~28_combout ;
wire \REG|r[2][6]~q ;
wire \REG|r[3][6]~q ;
wire \REG|r[1][6]~q ;
wire \REG|DOUT0[6]~12_combout ;
wire \REG|DOUT0[6]~13_combout ;
wire \ALU|Add0~11 ;
wire \ALU|Add0~12_combout ;
wire \REG|r~52_combout ;
wire \REG|r[0][6]~q ;
wire \REG|DOUT1[6]~17_combout ;
wire \REG|DOUT1[6]~18_combout ;
wire \REG|r[4][6]~q ;
wire \SrcB[6]~24_combout ;
wire \RAM|m~10_combout ;
wire \RAM|m[0][6]~feeder_combout ;
wire \RAM|m[0][6]~q ;
wire \RAM|m[31][7]~q ;
wire \RAM|m[23][7]~q ;
wire \RAM|m[27][7]~feeder_combout ;
wire \RAM|m[27][7]~q ;
wire \RAM|m[19][7]~q ;
wire \REG_DIN[7]~157_combout ;
wire \REG_DIN[7]~158_combout ;
wire \RAM|m[20][7]~feeder_combout ;
wire \RAM|m[20][7]~q ;
wire \RAM|m[16][7]~q ;
wire \REG_DIN[7]~154_combout ;
wire \RAM|m[28][7]~q ;
wire \RAM|m[24][7]~feeder_combout ;
wire \RAM|m[24][7]~q ;
wire \REG_DIN[7]~155_combout ;
wire \RAM|m[18][7]~q ;
wire \RAM|m[22][7]~feeder_combout ;
wire \RAM|m[22][7]~q ;
wire \REG_DIN[7]~152_combout ;
wire \RAM|m[30][7]~q ;
wire \RAM|m[26][7]~feeder_combout ;
wire \RAM|m[26][7]~q ;
wire \REG_DIN[7]~153_combout ;
wire \REG_DIN[7]~156_combout ;
wire \RAM|m[21][7]~feeder_combout ;
wire \RAM|m[21][7]~q ;
wire \RAM|m[17][7]~q ;
wire \RAM|m[25][7]~feeder_combout ;
wire \RAM|m[25][7]~q ;
wire \REG_DIN[7]~150_combout ;
wire \RAM|m[29][7]~q ;
wire \REG_DIN[7]~151_combout ;
wire \REG_DIN[7]~159_combout ;
wire \RAM|m[1][7]~feeder_combout ;
wire \RAM|m[1][7]~q ;
wire \RAM|m[3][7]~q ;
wire \RAM|m[2][7]~q ;
wire \REG_DIN[7]~144_combout ;
wire \REG_DIN[7]~145_combout ;
wire \RAM|m[9][7]~feeder_combout ;
wire \RAM|m[9][7]~q ;
wire \RAM|m[11][7]~q ;
wire \RAM|m[8][7]~q ;
wire \RAM|m[10][7]~feeder_combout ;
wire \RAM|m[10][7]~q ;
wire \REG_DIN[7]~142_combout ;
wire \REG_DIN[7]~143_combout ;
wire \REG_DIN[7]~146_combout ;
wire \RAM|m[6][7]~feeder_combout ;
wire \RAM|m[6][7]~q ;
wire \RAM|m[7][7]~q ;
wire \RAM|m[5][7]~feeder_combout ;
wire \RAM|m[5][7]~q ;
wire \RAM|m[4][7]~q ;
wire \REG_DIN[7]~140_combout ;
wire \REG_DIN[7]~141_combout ;
wire \RAM|m[14][7]~feeder_combout ;
wire \RAM|m[14][7]~q ;
wire \RAM|m[13][7]~feeder_combout ;
wire \RAM|m[13][7]~q ;
wire \RAM|m[12][7]~q ;
wire \REG_DIN[7]~147_combout ;
wire \RAM|m[15][7]~q ;
wire \REG_DIN[7]~148_combout ;
wire \REG_DIN[7]~149_combout ;
wire \REG|r~44_combout ;
wire \REG|r[2][7]~q ;
wire \REG|r[3][7]~q ;
wire \REG|DOUT0[7]~14_combout ;
wire \REG|DOUT0[7]~15_combout ;
wire \SrcB[7]~29_combout ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~14_combout ;
wire \REG|r~53_combout ;
wire \REG|r[1][7]~q ;
wire \REG|DOUT1[7]~19_combout ;
wire \REG|r[0][7]~q ;
wire \REG|DOUT1[7]~20_combout ;
wire \REG|r[4][7]~q ;
wire \SrcB[7]~25_combout ;
wire \RAM|m~11_combout ;
wire \RAM|m[0][7]~feeder_combout ;
wire \RAM|m[0][7]~q ;
wire \SrcB[8]~30_combout ;
wire \REG|r[3][8]~q ;
wire \REG|r[1][8]~q ;
wire \REG|DOUT0[8]~16_combout ;
wire \REG|DOUT0[8]~17_combout ;
wire \ALU|Add0~15 ;
wire \ALU|Add0~16_combout ;
wire \RAM|m[2][8]~feeder_combout ;
wire \RAM|m[2][8]~q ;
wire \RAM|m[3][8]~q ;
wire \RAM|m[1][8]~q ;
wire \REG_DIN[8]~164_combout ;
wire \REG_DIN[8]~165_combout ;
wire \RAM|m[6][8]~feeder_combout ;
wire \RAM|m[6][8]~q ;
wire \RAM|m[4][8]~q ;
wire \REG_DIN[8]~162_combout ;
wire \RAM|m[5][8]~feeder_combout ;
wire \RAM|m[5][8]~q ;
wire \RAM|m[7][8]~q ;
wire \REG_DIN[8]~163_combout ;
wire \REG_DIN[8]~166_combout ;
wire \RAM|m[14][8]~feeder_combout ;
wire \RAM|m[14][8]~q ;
wire \RAM|m[12][8]~q ;
wire \REG_DIN[8]~167_combout ;
wire \RAM|m[13][8]~feeder_combout ;
wire \RAM|m[13][8]~q ;
wire \RAM|m[15][8]~q ;
wire \REG_DIN[8]~168_combout ;
wire \RAM|m[10][8]~feeder_combout ;
wire \RAM|m[10][8]~q ;
wire \RAM|m[11][8]~q ;
wire \RAM|m[8][8]~q ;
wire \RAM|m[9][8]~feeder_combout ;
wire \RAM|m[9][8]~q ;
wire \REG_DIN[8]~160_combout ;
wire \REG_DIN[8]~161_combout ;
wire \REG_DIN[8]~169_combout ;
wire \RAM|m[17][8]~q ;
wire \RAM|m[21][8]~feeder_combout ;
wire \RAM|m[21][8]~q ;
wire \REG_DIN[8]~172_combout ;
wire \RAM|m[29][8]~q ;
wire \RAM|m[25][8]~feeder_combout ;
wire \RAM|m[25][8]~q ;
wire \REG_DIN[8]~173_combout ;
wire \RAM|m[24][8]~feeder_combout ;
wire \RAM|m[24][8]~q ;
wire \RAM|m[16][8]~q ;
wire \REG_DIN[8]~174_combout ;
wire \RAM|m[20][8]~feeder_combout ;
wire \RAM|m[20][8]~q ;
wire \RAM|m[28][8]~q ;
wire \REG_DIN[8]~175_combout ;
wire \REG_DIN[8]~176_combout ;
wire \RAM|m[31][8]~feeder_combout ;
wire \RAM|m[31][8]~q ;
wire \RAM|m[27][8]~q ;
wire \RAM|m[19][8]~q ;
wire \RAM|m[23][8]~feeder_combout ;
wire \RAM|m[23][8]~q ;
wire \REG_DIN[8]~177_combout ;
wire \REG_DIN[8]~178_combout ;
wire \RAM|m[22][8]~feeder_combout ;
wire \RAM|m[22][8]~q ;
wire \RAM|m[30][8]~q ;
wire \RAM|m[18][8]~q ;
wire \RAM|m[26][8]~q ;
wire \REG_DIN[8]~170_combout ;
wire \REG_DIN[8]~171_combout ;
wire \REG_DIN[8]~179_combout ;
wire \REG|r~45_combout ;
wire \REG|r~54_combout ;
wire \REG|r[2][8]~q ;
wire \REG|r[0][8]~q ;
wire \REG|DOUT1[8]~21_combout ;
wire \REG|DOUT1[8]~22_combout ;
wire \REG|r[4][8]~q ;
wire \SrcB[8]~26_combout ;
wire \RAM|m~12_combout ;
wire \RAM|m[0][8]~feeder_combout ;
wire \RAM|m[0][8]~q ;
wire \REG|r[1][9]~q ;
wire \REG|r[3][9]~q ;
wire \REG|DOUT0[9]~18_combout ;
wire \REG|DOUT0[9]~19_combout ;
wire \SrcB[9]~31_combout ;
wire \ALU|Add0~17 ;
wire \ALU|Add0~18_combout ;
wire \RAM|m[19][9]~q ;
wire \RAM|m[27][9]~feeder_combout ;
wire \RAM|m[27][9]~q ;
wire \REG_DIN[9]~197_combout ;
wire \RAM|m[31][9]~feeder_combout ;
wire \RAM|m[31][9]~q ;
wire \RAM|m[23][9]~q ;
wire \REG_DIN[9]~198_combout ;
wire \RAM|m[21][9]~feeder_combout ;
wire \RAM|m[21][9]~q ;
wire \RAM|m[29][9]~q ;
wire \RAM|m[17][9]~q ;
wire \RAM|m[25][9]~feeder_combout ;
wire \RAM|m[25][9]~q ;
wire \REG_DIN[9]~190_combout ;
wire \REG_DIN[9]~191_combout ;
wire \RAM|m[24][9]~feeder_combout ;
wire \RAM|m[24][9]~q ;
wire \RAM|m[28][9]~q ;
wire \RAM|m[20][9]~feeder_combout ;
wire \RAM|m[20][9]~q ;
wire \RAM|m[16][9]~q ;
wire \REG_DIN[9]~194_combout ;
wire \REG_DIN[9]~195_combout ;
wire \RAM|m[18][9]~q ;
wire \RAM|m[22][9]~feeder_combout ;
wire \RAM|m[22][9]~q ;
wire \REG_DIN[9]~192_combout ;
wire \RAM|m[30][9]~q ;
wire \RAM|m[26][9]~feeder_combout ;
wire \RAM|m[26][9]~q ;
wire \REG_DIN[9]~193_combout ;
wire \REG_DIN[9]~196_combout ;
wire \REG_DIN[9]~199_combout ;
wire \RAM|m[14][9]~feeder_combout ;
wire \RAM|m[14][9]~q ;
wire \RAM|m[12][9]~q ;
wire \RAM|m[13][9]~q ;
wire \REG_DIN[9]~187_combout ;
wire \RAM|m[15][9]~q ;
wire \REG_DIN[9]~188_combout ;
wire \RAM|m[2][9]~q ;
wire \REG_DIN[9]~184_combout ;
wire \RAM|m[3][9]~q ;
wire \RAM|m[1][9]~feeder_combout ;
wire \RAM|m[1][9]~q ;
wire \REG_DIN[9]~185_combout ;
wire \RAM|m[8][9]~q ;
wire \RAM|m[10][9]~feeder_combout ;
wire \RAM|m[10][9]~q ;
wire \REG_DIN[9]~182_combout ;
wire \RAM|m[11][9]~q ;
wire \RAM|m[9][9]~feeder_combout ;
wire \RAM|m[9][9]~q ;
wire \REG_DIN[9]~183_combout ;
wire \REG_DIN[9]~186_combout ;
wire \RAM|m[6][9]~feeder_combout ;
wire \RAM|m[6][9]~q ;
wire \RAM|m[7][9]~q ;
wire \RAM|m[4][9]~q ;
wire \RAM|m[5][9]~q ;
wire \REG_DIN[9]~180_combout ;
wire \REG_DIN[9]~181_combout ;
wire \REG_DIN[9]~189_combout ;
wire \REG|r~46_combout ;
wire \REG|r~55_combout ;
wire \REG|r[2][9]~q ;
wire \REG|r[0][9]~q ;
wire \REG|DOUT1[9]~23_combout ;
wire \REG|DOUT1[9]~24_combout ;
wire \REG|r[4][9]~q ;
wire \SrcB[9]~27_combout ;
wire \RAM|m~13_combout ;
wire \RAM|m[0][9]~feeder_combout ;
wire \RAM|m[0][9]~q ;
wire [4:0] \PC|COUNTER|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\RAM|m[0][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\RAM|m[0][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\RAM|m[0][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\RAM|m[0][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\RAM|m[0][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\RAM|m[0][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\RAM|m[0][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\RAM|m[0][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\RAM|m[0][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\RAM|m[0][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
fiftyfivenm_lcell_comb \PC|COUNTER|count[0]~5 (
// Equation(s):
// \PC|COUNTER|count[0]~5_combout  = \PC|COUNTER|count [0] $ (VCC)
// \PC|COUNTER|count[0]~6  = CARRY(\PC|COUNTER|count [0])

	.dataa(gnd),
	.datab(\PC|COUNTER|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|COUNTER|count[0]~5_combout ),
	.cout(\PC|COUNTER|count[0]~6 ));
// synopsys translate_off
defparam \PC|COUNTER|count[0]~5 .lut_mask = 16'h33CC;
defparam \PC|COUNTER|count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .listen_to_nsleep_signal = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y45_N15
dffeas \PC|COUNTER|count[0] (
	.clk(\KEY[0]~input_o ),
	.d(\PC|COUNTER|count[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|COUNTER|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|COUNTER|count[0] .is_wysiwyg = "true";
defparam \PC|COUNTER|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
fiftyfivenm_lcell_comb \PC|COUNTER|count[1]~7 (
// Equation(s):
// \PC|COUNTER|count[1]~7_combout  = (\PC|COUNTER|count [1] & (!\PC|COUNTER|count[0]~6 )) # (!\PC|COUNTER|count [1] & ((\PC|COUNTER|count[0]~6 ) # (GND)))
// \PC|COUNTER|count[1]~8  = CARRY((!\PC|COUNTER|count[0]~6 ) # (!\PC|COUNTER|count [1]))

	.dataa(gnd),
	.datab(\PC|COUNTER|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|COUNTER|count[0]~6 ),
	.combout(\PC|COUNTER|count[1]~7_combout ),
	.cout(\PC|COUNTER|count[1]~8 ));
// synopsys translate_off
defparam \PC|COUNTER|count[1]~7 .lut_mask = 16'h3C3F;
defparam \PC|COUNTER|count[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N17
dffeas \PC|COUNTER|count[1] (
	.clk(\KEY[0]~input_o ),
	.d(\PC|COUNTER|count[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|COUNTER|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|COUNTER|count[1] .is_wysiwyg = "true";
defparam \PC|COUNTER|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
fiftyfivenm_lcell_comb \PC|COUNTER|count[2]~9 (
// Equation(s):
// \PC|COUNTER|count[2]~9_combout  = (\PC|COUNTER|count [2] & (\PC|COUNTER|count[1]~8  $ (GND))) # (!\PC|COUNTER|count [2] & (!\PC|COUNTER|count[1]~8  & VCC))
// \PC|COUNTER|count[2]~10  = CARRY((\PC|COUNTER|count [2] & !\PC|COUNTER|count[1]~8 ))

	.dataa(gnd),
	.datab(\PC|COUNTER|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|COUNTER|count[1]~8 ),
	.combout(\PC|COUNTER|count[2]~9_combout ),
	.cout(\PC|COUNTER|count[2]~10 ));
// synopsys translate_off
defparam \PC|COUNTER|count[2]~9 .lut_mask = 16'hC30C;
defparam \PC|COUNTER|count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \PC|COUNTER|count[2] (
	.clk(\KEY[0]~input_o ),
	.d(\PC|COUNTER|count[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|COUNTER|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|COUNTER|count[2] .is_wysiwyg = "true";
defparam \PC|COUNTER|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
fiftyfivenm_lcell_comb \PC|COUNTER|count[3]~11 (
// Equation(s):
// \PC|COUNTER|count[3]~11_combout  = (\PC|COUNTER|count [3] & (!\PC|COUNTER|count[2]~10 )) # (!\PC|COUNTER|count [3] & ((\PC|COUNTER|count[2]~10 ) # (GND)))
// \PC|COUNTER|count[3]~12  = CARRY((!\PC|COUNTER|count[2]~10 ) # (!\PC|COUNTER|count [3]))

	.dataa(gnd),
	.datab(\PC|COUNTER|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|COUNTER|count[2]~10 ),
	.combout(\PC|COUNTER|count[3]~11_combout ),
	.cout(\PC|COUNTER|count[3]~12 ));
// synopsys translate_off
defparam \PC|COUNTER|count[3]~11 .lut_mask = 16'h3C3F;
defparam \PC|COUNTER|count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N21
dffeas \PC|COUNTER|count[3] (
	.clk(\KEY[0]~input_o ),
	.d(\PC|COUNTER|count[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|COUNTER|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|COUNTER|count[3] .is_wysiwyg = "true";
defparam \PC|COUNTER|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~2 (
// Equation(s):
// \PC|PMEM|PROGRAM~2_combout  = (\PC|COUNTER|count [3]) # (\PC|COUNTER|count [0] $ (((\PC|COUNTER|count [1] & !\PC|COUNTER|count [2]))))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~2 .lut_mask = 16'hFFA6;
defparam \PC|PMEM|PROGRAM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
fiftyfivenm_lcell_comb \PC|COUNTER|count[4]~13 (
// Equation(s):
// \PC|COUNTER|count[4]~13_combout  = \PC|COUNTER|count [4] $ (!\PC|COUNTER|count[3]~12 )

	.dataa(\PC|COUNTER|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|COUNTER|count[3]~12 ),
	.combout(\PC|COUNTER|count[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|COUNTER|count[4]~13 .lut_mask = 16'hA5A5;
defparam \PC|COUNTER|count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y45_N23
dffeas \PC|COUNTER|count[4] (
	.clk(\KEY[0]~input_o ),
	.d(\PC|COUNTER|count[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|COUNTER|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|COUNTER|count[4] .is_wysiwyg = "true";
defparam \PC|COUNTER|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~5 (
// Equation(s):
// \PC|PMEM|PROGRAM~5_combout  = (\PC|PMEM|PROGRAM~2_combout ) # (\PC|COUNTER|count [4])

	.dataa(gnd),
	.datab(\PC|PMEM|PROGRAM~2_combout ),
	.datac(gnd),
	.datad(\PC|COUNTER|count [4]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~5 .lut_mask = 16'hFFCC;
defparam \PC|PMEM|PROGRAM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~3 (
// Equation(s):
// \PC|PMEM|PROGRAM~3_combout  = (!\PC|COUNTER|count [3] & ((\PC|COUNTER|count [2] & ((!\PC|COUNTER|count [0]))) # (!\PC|COUNTER|count [2] & ((\PC|COUNTER|count [1]) # (\PC|COUNTER|count [0])))))

	.dataa(\PC|COUNTER|count [1]),
	.datab(\PC|COUNTER|count [2]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~3 .lut_mask = 16'h003E;
defparam \PC|PMEM|PROGRAM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~4 (
// Equation(s):
// \PC|PMEM|PROGRAM~4_combout  = (!\PC|COUNTER|count [4] & \PC|PMEM|PROGRAM~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|COUNTER|count [4]),
	.datad(\PC|PMEM|PROGRAM~3_combout ),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~4 .lut_mask = 16'h0F00;
defparam \PC|PMEM|PROGRAM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~0 (
// Equation(s):
// \PC|PMEM|PROGRAM~0_combout  = (!\PC|COUNTER|count [1] & (\PC|COUNTER|count [2] & (!\PC|COUNTER|count [4] & !\PC|COUNTER|count [3])))

	.dataa(\PC|COUNTER|count [1]),
	.datab(\PC|COUNTER|count [2]),
	.datac(\PC|COUNTER|count [4]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~0 .lut_mask = 16'h0004;
defparam \PC|PMEM|PROGRAM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~1 (
// Equation(s):
// \PC|PMEM|PROGRAM~1_combout  = (\PC|PMEM|PROGRAM~0_combout  & \PC|COUNTER|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|PMEM|PROGRAM~0_combout ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~1 .lut_mask = 16'hF000;
defparam \PC|PMEM|PROGRAM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
fiftyfivenm_lcell_comb \RAM|m~0 (
// Equation(s):
// \RAM|m~0_combout  = (\RST~input_o ) # ((\PC|PMEM|PROGRAM~5_combout  & (!\PC|PMEM|PROGRAM~4_combout  & !\PC|PMEM|PROGRAM~1_combout )))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\RST~input_o ),
	.datac(\PC|PMEM|PROGRAM~4_combout ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\RAM|m~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~0 .lut_mask = 16'hCCCE;
defparam \RAM|m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
fiftyfivenm_lcell_comb \REG|DOUT1[3]~0 (
// Equation(s):
// \REG|DOUT1[3]~0_combout  = (\PC|PMEM|PROGRAM~1_combout  & ((\PC|COUNTER|count [4]) # ((!\PC|PMEM|PROGRAM~3_combout  & \PC|PMEM|PROGRAM~2_combout ))))

	.dataa(\PC|COUNTER|count [4]),
	.datab(\PC|PMEM|PROGRAM~3_combout ),
	.datac(\PC|PMEM|PROGRAM~2_combout ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[3]~0 .lut_mask = 16'hBA00;
defparam \REG|DOUT1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
fiftyfivenm_lcell_comb \SrcB[4]~3 (
// Equation(s):
// \SrcB[4]~3_combout  = (!\PC|COUNTER|count [2] & !\PC|COUNTER|count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\SrcB[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[4]~3 .lut_mask = 16'h000F;
defparam \SrcB[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
fiftyfivenm_lcell_comb \SrcB[4]~32 (
// Equation(s):
// \SrcB[4]~32_combout  = (!\PC|COUNTER|count [4] & (\PC|COUNTER|count [1] & (\SrcB[4]~3_combout  & !\PC|COUNTER|count [0])))

	.dataa(\PC|COUNTER|count [4]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\SrcB[4]~3_combout ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\SrcB[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[4]~32 .lut_mask = 16'h0040;
defparam \SrcB[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
fiftyfivenm_lcell_comb \RAM|m~8 (
// Equation(s):
// \RAM|m~8_combout  = (!\RAM|m~0_combout  & \RAM|m~3_combout )

	.dataa(gnd),
	.datab(\RAM|m~0_combout ),
	.datac(gnd),
	.datad(\RAM|m~3_combout ),
	.cin(gnd),
	.combout(\RAM|m~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~8 .lut_mask = 16'h3300;
defparam \RAM|m~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
fiftyfivenm_lcell_comb \RAM|m[22][4]~feeder (
// Equation(s):
// \RAM|m[22][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
fiftyfivenm_lcell_comb \DEC|MemRegWriteSelect~3 (
// Equation(s):
// \DEC|MemRegWriteSelect~3_combout  = (!\PC|COUNTER|count [4] & !\PC|COUNTER|count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|COUNTER|count [4]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\DEC|MemRegWriteSelect~3_combout ),
	.cout());
// synopsys translate_off
defparam \DEC|MemRegWriteSelect~3 .lut_mask = 16'h000F;
defparam \DEC|MemRegWriteSelect~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
fiftyfivenm_lcell_comb \DEC|MemRegWriteSelect~9 (
// Equation(s):
// \DEC|MemRegWriteSelect~9_combout  = (\DEC|MemRegWriteSelect~3_combout  & (!\PC|COUNTER|count [1] & (\PC|COUNTER|count [0] & \PC|COUNTER|count [2])))

	.dataa(\DEC|MemRegWriteSelect~3_combout ),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [2]),
	.cin(gnd),
	.combout(\DEC|MemRegWriteSelect~9_combout ),
	.cout());
// synopsys translate_off
defparam \DEC|MemRegWriteSelect~9 .lut_mask = 16'h2000;
defparam \DEC|MemRegWriteSelect~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
fiftyfivenm_lcell_comb \REG|r~30 (
// Equation(s):
// \REG|r~30_combout  = (!\ALU|Add0~8_combout  & (!\RST~input_o  & \DEC|MemRegWriteSelect~9_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~30 .lut_mask = 16'h0300;
defparam \REG|r~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
fiftyfivenm_lcell_comb \REG|r[0][29]~21 (
// Equation(s):
// \REG|r[0][29]~21_combout  = (\PC|COUNTER|count [1] & (\PC|COUNTER|count [0] & \PC|COUNTER|count [2]))

	.dataa(gnd),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [2]),
	.cin(gnd),
	.combout(\REG|r[0][29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[0][29]~21 .lut_mask = 16'hC000;
defparam \REG|r[0][29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
fiftyfivenm_lcell_comb \REG|r[0][29]~56 (
// Equation(s):
// \REG|r[0][29]~56_combout  = (\PC|COUNTER|count [4]) # ((\REG|r[0][29]~21_combout ) # ((\RST~input_o ) # (\PC|COUNTER|count [3])))

	.dataa(\PC|COUNTER|count [4]),
	.datab(\REG|r[0][29]~21_combout ),
	.datac(\RST~input_o ),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\REG|r[0][29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[0][29]~56 .lut_mask = 16'hFFFE;
defparam \REG|r[0][29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N23
dffeas \REG|r[0][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][3] .is_wysiwyg = "true";
defparam \REG|r[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
fiftyfivenm_lcell_comb \REG|Decoder0~1 (
// Equation(s):
// \REG|Decoder0~1_combout  = (!\PC|COUNTER|count [0] & (!\PC|COUNTER|count [1] & (!\PC|COUNTER|count [2] & !\PC|COUNTER|count [3])))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\REG|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Decoder0~1 .lut_mask = 16'h0001;
defparam \REG|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
fiftyfivenm_lcell_comb \REG|r[1][4]~35 (
// Equation(s):
// \REG|r[1][4]~35_combout  = (\RST~input_o ) # ((\REG|Decoder0~1_combout  & !\PC|COUNTER|count [4]))

	.dataa(gnd),
	.datab(\REG|Decoder0~1_combout ),
	.datac(\PC|COUNTER|count [4]),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\REG|r[1][4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[1][4]~35 .lut_mask = 16'hFF0C;
defparam \REG|r[1][4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N21
dffeas \REG|r[1][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][3] .is_wysiwyg = "true";
defparam \REG|r[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~7 (
// Equation(s):
// \PC|PMEM|PROGRAM~7_combout  = (!\PC|COUNTER|count [0] & (!\PC|COUNTER|count [3] & (\PC|COUNTER|count [1] $ (\PC|COUNTER|count [2]))))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~7 .lut_mask = 16'h0014;
defparam \PC|PMEM|PROGRAM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
fiftyfivenm_lcell_comb \REG|r[3][24]~34 (
// Equation(s):
// \REG|r[3][24]~34_combout  = (\RST~input_o ) # ((!\PC|COUNTER|count [4] & \PC|PMEM|PROGRAM~7_combout ))

	.dataa(\RST~input_o ),
	.datab(\PC|COUNTER|count [4]),
	.datac(gnd),
	.datad(\PC|PMEM|PROGRAM~7_combout ),
	.cin(gnd),
	.combout(\REG|r[3][24]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[3][24]~34 .lut_mask = 16'hBBAA;
defparam \REG|r[3][24]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \REG|r[3][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][3] .is_wysiwyg = "true";
defparam \REG|r[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
fiftyfivenm_lcell_comb \REG|DOUT1[3]~8 (
// Equation(s):
// \REG|DOUT1[3]~8_combout  = (\PC|PMEM|PROGRAM~5_combout  & (((\PC|PMEM|PROGRAM~4_combout )))) # (!\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[3][3]~q ))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][3]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\REG|r[1][3]~q ),
	.datac(\REG|r[3][3]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[3]~8 .lut_mask = 16'hFA44;
defparam \REG|DOUT1[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
fiftyfivenm_lcell_comb \REG|DOUT1[3]~9 (
// Equation(s):
// \REG|DOUT1[3]~9_combout  = (\REG|DOUT1[3]~8_combout  & (((\REG|r[2][3]~q ) # (!\PC|PMEM|PROGRAM~5_combout )))) # (!\REG|DOUT1[3]~8_combout  & (\REG|r[0][3]~q  & ((\PC|PMEM|PROGRAM~5_combout ))))

	.dataa(\REG|r[0][3]~q ),
	.datab(\REG|DOUT1[3]~8_combout ),
	.datac(\REG|r[2][3]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[3]~9 .lut_mask = 16'hE2CC;
defparam \REG|DOUT1[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
fiftyfivenm_lcell_comb \REG|Decoder0~0 (
// Equation(s):
// \REG|Decoder0~0_combout  = (\PC|COUNTER|count [0] & (!\PC|COUNTER|count [1] & (\PC|COUNTER|count [2] & !\PC|COUNTER|count [3])))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\REG|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Decoder0~0 .lut_mask = 16'h0020;
defparam \REG|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
fiftyfivenm_lcell_comb \REG|r[4][0]~33 (
// Equation(s):
// \REG|r[4][0]~33_combout  = (\RST~input_o ) # ((!\PC|COUNTER|count [4] & \REG|Decoder0~0_combout ))

	.dataa(\RST~input_o ),
	.datab(\PC|COUNTER|count [4]),
	.datac(\REG|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG|r[4][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[4][0]~33 .lut_mask = 16'hBABA;
defparam \REG|r[4][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N1
dffeas \REG|r[4][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][3] .is_wysiwyg = "true";
defparam \REG|r[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
fiftyfivenm_lcell_comb \REG|DOUT1[3]~10 (
// Equation(s):
// \REG|DOUT1[3]~10_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][3]~q ) # ((\REG|DOUT1[3]~9_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[3]~9_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[3]~9_combout ),
	.datac(\REG|r[4][3]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[3]~10 .lut_mask = 16'hA0EC;
defparam \REG|DOUT1[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
fiftyfivenm_lcell_comb \RAM|m~7 (
// Equation(s):
// \RAM|m~7_combout  = (!\RAM|m~0_combout  & \REG|DOUT1[3]~10_combout )

	.dataa(gnd),
	.datab(\RAM|m~0_combout ),
	.datac(gnd),
	.datad(\REG|DOUT1[3]~10_combout ),
	.cin(gnd),
	.combout(\RAM|m~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~7 .lut_mask = 16'h3300;
defparam \RAM|m~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
fiftyfivenm_lcell_comb \RAM|m[14][3]~feeder (
// Equation(s):
// \RAM|m[14][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
fiftyfivenm_lcell_comb \SrcB[0]~13 (
// Equation(s):
// \SrcB[0]~13_combout  = \PC|COUNTER|count [2] $ (\PC|COUNTER|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\SrcB[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[0]~13 .lut_mask = 16'h0FF0;
defparam \SrcB[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
fiftyfivenm_lcell_comb \SrcB[0]~33 (
// Equation(s):
// \SrcB[0]~33_combout  = (!\PC|COUNTER|count [4] & (!\PC|COUNTER|count [3] & ((\SrcB[0]~13_combout ) # (!\PC|COUNTER|count [1]))))

	.dataa(\SrcB[0]~13_combout ),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [4]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\SrcB[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[0]~33 .lut_mask = 16'h000B;
defparam \SrcB[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~10 (
// Equation(s):
// \PC|PMEM|PROGRAM~10_combout  = (\PC|COUNTER|count [1]) # ((\PC|COUNTER|count [3]) # ((\PC|COUNTER|count [0] & \PC|COUNTER|count [2])))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~10 .lut_mask = 16'hFFEC;
defparam \PC|PMEM|PROGRAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
fiftyfivenm_lcell_comb \RAM|m~6 (
// Equation(s):
// \RAM|m~6_combout  = (!\RAM|m~0_combout  & \REG|DOUT1[2]~13_combout )

	.dataa(\RAM|m~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG|DOUT1[2]~13_combout ),
	.cin(gnd),
	.combout(\RAM|m~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~6 .lut_mask = 16'h5500;
defparam \RAM|m~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \RAM|m[22][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][2] .is_wysiwyg = "true";
defparam \RAM|m[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
fiftyfivenm_lcell_comb \RAM|m[30][27]~17 (
// Equation(s):
// \RAM|m[30][27]~17_combout  = (\RST~input_o ) # ((\ALU|Add0~6_combout  & (\RAM|Decoder0~4_combout  & \ALU|Add0~8_combout )))

	.dataa(\RST~input_o ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~4_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[30][27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[30][27]~17 .lut_mask = 16'hEAAA;
defparam \RAM|m[30][27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N13
dffeas \RAM|m[30][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][2] .is_wysiwyg = "true";
defparam \RAM|m[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~8 (
// Equation(s):
// \PC|PMEM|PROGRAM~8_combout  = (\PC|COUNTER|count [4]) # (!\PC|PMEM|PROGRAM~7_combout )

	.dataa(gnd),
	.datab(\PC|COUNTER|count [4]),
	.datac(gnd),
	.datad(\PC|PMEM|PROGRAM~7_combout ),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~8 .lut_mask = 16'hCCFF;
defparam \PC|PMEM|PROGRAM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~6 (
// Equation(s):
// \PC|PMEM|PROGRAM~6_combout  = (\PC|PMEM|PROGRAM~0_combout  & !\PC|COUNTER|count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|PMEM|PROGRAM~0_combout ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~6 .lut_mask = 16'h00F0;
defparam \PC|PMEM|PROGRAM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \REG|r[0][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][1] .is_wysiwyg = "true";
defparam \REG|r[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N29
dffeas \REG|r[1][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][1] .is_wysiwyg = "true";
defparam \REG|r[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \REG|r[3][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][1] .is_wysiwyg = "true";
defparam \REG|r[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
fiftyfivenm_lcell_comb \REG|DOUT1[1]~14 (
// Equation(s):
// \REG|DOUT1[1]~14_combout  = (\PC|PMEM|PROGRAM~5_combout  & (((\PC|PMEM|PROGRAM~4_combout )))) # (!\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[3][1]~q ))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][1]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\REG|r[1][1]~q ),
	.datac(\REG|r[3][1]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[1]~14 .lut_mask = 16'hFA44;
defparam \REG|DOUT1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
fiftyfivenm_lcell_comb \REG|DOUT1[1]~15 (
// Equation(s):
// \REG|DOUT1[1]~15_combout  = (\REG|DOUT1[1]~14_combout  & (((\REG|r[2][1]~q ) # (!\PC|PMEM|PROGRAM~5_combout )))) # (!\REG|DOUT1[1]~14_combout  & (\REG|r[0][1]~q  & ((\PC|PMEM|PROGRAM~5_combout ))))

	.dataa(\REG|r[0][1]~q ),
	.datab(\REG|DOUT1[1]~14_combout ),
	.datac(\REG|r[2][1]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[1]~15 .lut_mask = 16'hE2CC;
defparam \REG|DOUT1[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \REG|r[4][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][1] .is_wysiwyg = "true";
defparam \REG|r[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
fiftyfivenm_lcell_comb \REG|DOUT1[1]~16 (
// Equation(s):
// \REG|DOUT1[1]~16_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][1]~q ) # ((\REG|DOUT1[1]~15_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[1]~15_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[1]~15_combout ),
	.datac(\REG|r[4][1]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[1]~16 .lut_mask = 16'hA0EC;
defparam \REG|DOUT1[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
fiftyfivenm_lcell_comb \RAM|m~5 (
// Equation(s):
// \RAM|m~5_combout  = (\REG|DOUT1[1]~16_combout  & !\RAM|m~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG|DOUT1[1]~16_combout ),
	.datad(\RAM|m~0_combout ),
	.cin(gnd),
	.combout(\RAM|m~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~5 .lut_mask = 16'h00F0;
defparam \RAM|m~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
fiftyfivenm_lcell_comb \RAM|m[13][1]~feeder (
// Equation(s):
// \RAM|m[13][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~9 (
// Equation(s):
// \PC|PMEM|PROGRAM~9_combout  = (\PC|COUNTER|count [3]) # ((\PC|COUNTER|count [0] & ((\PC|COUNTER|count [1]) # (\PC|COUNTER|count [2]))) # (!\PC|COUNTER|count [0] & (\PC|COUNTER|count [1] & \PC|COUNTER|count [2])))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|COUNTER|count [1]),
	.datac(\PC|COUNTER|count [2]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~9 .lut_mask = 16'hFFE8;
defparam \PC|PMEM|PROGRAM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
fiftyfivenm_lcell_comb \SrcB[0]~18 (
// Equation(s):
// \SrcB[0]~18_combout  = (\SrcB[0]~33_combout  & (((\REG|DOUT1[0]~3_combout  & \SrcB[4]~32_combout )) # (!\PC|PMEM|PROGRAM~9_combout ))) # (!\SrcB[0]~33_combout  & (((\REG|DOUT1[0]~3_combout  & \SrcB[4]~32_combout ))))

	.dataa(\SrcB[0]~33_combout ),
	.datab(\PC|PMEM|PROGRAM~9_combout ),
	.datac(\REG|DOUT1[0]~3_combout ),
	.datad(\SrcB[4]~32_combout ),
	.cin(gnd),
	.combout(\SrcB[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[0]~18 .lut_mask = 16'hF222;
defparam \SrcB[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \REG|r[3][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][0] .is_wysiwyg = "true";
defparam \REG|r[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N19
dffeas \REG|r[1][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][0] .is_wysiwyg = "true";
defparam \REG|r[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
fiftyfivenm_lcell_comb \REG|DOUT0[0]~0 (
// Equation(s):
// \REG|DOUT0[0]~0_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][0]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][0]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][0]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][0]~q ),
	.datac(\REG|r[1][0]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[0]~0 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
fiftyfivenm_lcell_comb \REG|r[2][0]~feeder (
// Equation(s):
// \REG|r[2][0]~feeder_combout  = \REG|r~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG|r~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG|r[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[2][0]~feeder .lut_mask = 16'hF0F0;
defparam \REG|r[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
fiftyfivenm_lcell_comb \REG|Decoder0~2 (
// Equation(s):
// \REG|Decoder0~2_combout  = (!\PC|COUNTER|count [1] & (!\PC|COUNTER|count [2] & (\PC|COUNTER|count [0] & !\PC|COUNTER|count [3])))

	.dataa(\PC|COUNTER|count [1]),
	.datab(\PC|COUNTER|count [2]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\REG|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|Decoder0~2 .lut_mask = 16'h0010;
defparam \REG|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
fiftyfivenm_lcell_comb \REG|r[2][0]~36 (
// Equation(s):
// \REG|r[2][0]~36_combout  = (\RST~input_o ) # ((!\PC|COUNTER|count [4] & \REG|Decoder0~2_combout ))

	.dataa(\PC|COUNTER|count [4]),
	.datab(\REG|Decoder0~2_combout ),
	.datac(\RST~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG|r[2][0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r[2][0]~36 .lut_mask = 16'hF4F4;
defparam \REG|r[2][0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N3
dffeas \REG|r[2][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][0] .is_wysiwyg = "true";
defparam \REG|r[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
fiftyfivenm_lcell_comb \REG|DOUT0[0]~1 (
// Equation(s):
// \REG|DOUT0[0]~1_combout  = (\PC|PMEM|PROGRAM~8_combout  & (((\PC|PMEM|PROGRAM~6_combout  & \REG|r[2][0]~q )))) # (!\PC|PMEM|PROGRAM~8_combout  & (\REG|DOUT0[0]~0_combout ))

	.dataa(\REG|DOUT0[0]~0_combout ),
	.datab(\PC|PMEM|PROGRAM~8_combout ),
	.datac(\PC|PMEM|PROGRAM~6_combout ),
	.datad(\REG|r[2][0]~q ),
	.cin(gnd),
	.combout(\REG|DOUT0[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[0]~1 .lut_mask = 16'hE222;
defparam \REG|DOUT0[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
fiftyfivenm_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = (\SrcB[0]~18_combout  & (\REG|DOUT0[0]~1_combout  $ (VCC))) # (!\SrcB[0]~18_combout  & (\REG|DOUT0[0]~1_combout  & VCC))
// \ALU|Add0~1  = CARRY((\SrcB[0]~18_combout  & \REG|DOUT0[0]~1_combout ))

	.dataa(\SrcB[0]~18_combout ),
	.datab(\REG|DOUT0[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout(\ALU|Add0~1 ));
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h6688;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
fiftyfivenm_lcell_comb \RAM|m~9 (
// Equation(s):
// \RAM|m~9_combout  = (\RAM|m~2_combout  & !\RAM|m~0_combout )

	.dataa(gnd),
	.datab(\RAM|m~2_combout ),
	.datac(\RAM|m~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~9 .lut_mask = 16'h0C0C;
defparam \RAM|m~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
fiftyfivenm_lcell_comb \RAM|Decoder0~10 (
// Equation(s):
// \RAM|Decoder0~10_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~2_combout  & \RAM|Decoder0~5_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~2_combout ),
	.datad(\RAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~10 .lut_mask = 16'hA000;
defparam \RAM|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
fiftyfivenm_lcell_comb \RAM|m[31][0]~29 (
// Equation(s):
// \RAM|m[31][0]~29_combout  = (\RST~input_o ) # ((\RAM|Decoder0~10_combout  & (\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~10_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[31][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][0]~29 .lut_mask = 16'hF8F0;
defparam \RAM|m[31][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \RAM|m[31][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][5] .is_wysiwyg = "true";
defparam \RAM|m[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
fiftyfivenm_lcell_comb \RAM|m[23][27]~27 (
// Equation(s):
// \RAM|m[23][27]~27_combout  = (\RST~input_o ) # ((\RAM|Decoder0~10_combout  & (!\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~10_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[23][27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][27]~27 .lut_mask = 16'hF2F0;
defparam \RAM|m[23][27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \RAM|m[23][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][5] .is_wysiwyg = "true";
defparam \RAM|m[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
fiftyfivenm_lcell_comb \RAM|Decoder0~9 (
// Equation(s):
// \RAM|Decoder0~9_combout  = (!\ALU|Add0~4_combout  & (\ALU|Add0~2_combout  & \RAM|Decoder0~5_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~2_combout ),
	.datad(\RAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~9 .lut_mask = 16'h5000;
defparam \RAM|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
fiftyfivenm_lcell_comb \RAM|m[19][24]~28 (
// Equation(s):
// \RAM|m[19][24]~28_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (\RAM|Decoder0~9_combout  & !\ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~9_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[19][24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[19][24]~28 .lut_mask = 16'hF0F8;
defparam \RAM|m[19][24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \RAM|m[19][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][5] .is_wysiwyg = "true";
defparam \RAM|m[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
fiftyfivenm_lcell_comb \RAM|m[27][5]~feeder (
// Equation(s):
// \RAM|m[27][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
fiftyfivenm_lcell_comb \RAM|m[27][27]~26 (
// Equation(s):
// \RAM|m[27][27]~26_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (\RAM|Decoder0~9_combout  & \ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~9_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[27][27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][27]~26 .lut_mask = 16'hF8F0;
defparam \RAM|m[27][27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \RAM|m[27][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][5] .is_wysiwyg = "true";
defparam \RAM|m[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
fiftyfivenm_lcell_comb \REG_DIN[5]~37 (
// Equation(s):
// \REG_DIN[5]~37_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[27][5]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[19][5]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][5]~q ),
	.datad(\RAM|m[27][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~37 .lut_mask = 16'hBA98;
defparam \REG_DIN[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
fiftyfivenm_lcell_comb \REG_DIN[5]~38 (
// Equation(s):
// \REG_DIN[5]~38_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[5]~37_combout  & (\RAM|m[31][5]~q )) # (!\REG_DIN[5]~37_combout  & ((\RAM|m[23][5]~q ))))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[5]~37_combout ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\RAM|m[31][5]~q ),
	.datac(\RAM|m[23][5]~q ),
	.datad(\REG_DIN[5]~37_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~38 .lut_mask = 16'hDDA0;
defparam \REG_DIN[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
fiftyfivenm_lcell_comb \RAM|m[24][5]~feeder (
// Equation(s):
// \RAM|m[24][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
fiftyfivenm_lcell_comb \PC|PMEM|PROGRAM~11 (
// Equation(s):
// \PC|PMEM|PROGRAM~11_combout  = (\PC|COUNTER|count [1] & (!\PC|COUNTER|count [3] & (\PC|COUNTER|count [2] $ (\PC|COUNTER|count [0]))))

	.dataa(\PC|COUNTER|count [1]),
	.datab(\PC|COUNTER|count [2]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\PC|PMEM|PROGRAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PMEM|PROGRAM~11 .lut_mask = 16'h0028;
defparam \PC|PMEM|PROGRAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
fiftyfivenm_lcell_comb \DEC|MemRegWriteSelect~10 (
// Equation(s):
// \DEC|MemRegWriteSelect~10_combout  = (!\PC|COUNTER|count [3] & ((\PC|COUNTER|count [1] & (\PC|COUNTER|count [2] $ (\PC|COUNTER|count [0]))) # (!\PC|COUNTER|count [1] & (\PC|COUNTER|count [2] & \PC|COUNTER|count [0]))))

	.dataa(\PC|COUNTER|count [1]),
	.datab(\PC|COUNTER|count [2]),
	.datac(\PC|COUNTER|count [0]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\DEC|MemRegWriteSelect~10_combout ),
	.cout());
// synopsys translate_off
defparam \DEC|MemRegWriteSelect~10 .lut_mask = 16'h0068;
defparam \DEC|MemRegWriteSelect~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
fiftyfivenm_lcell_comb \DEC|MemRegWriteSelect~11 (
// Equation(s):
// \DEC|MemRegWriteSelect~11_combout  = (\DEC|MemRegWriteSelect~10_combout  & (!\PC|COUNTER|count [4] & !\PC|COUNTER|count [3]))

	.dataa(gnd),
	.datab(\DEC|MemRegWriteSelect~10_combout ),
	.datac(\PC|COUNTER|count [4]),
	.datad(\PC|COUNTER|count [3]),
	.cin(gnd),
	.combout(\DEC|MemRegWriteSelect~11_combout ),
	.cout());
// synopsys translate_off
defparam \DEC|MemRegWriteSelect~11 .lut_mask = 16'h000C;
defparam \DEC|MemRegWriteSelect~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
fiftyfivenm_lcell_comb \RAM|Decoder0~0 (
// Equation(s):
// \RAM|Decoder0~0_combout  = (!\ALU|Add0~0_combout  & (!\ALU|Add0~10_combout  & (\PC|PMEM|PROGRAM~11_combout  & \DEC|MemRegWriteSelect~11_combout )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~10_combout ),
	.datac(\PC|PMEM|PROGRAM~11_combout ),
	.datad(\DEC|MemRegWriteSelect~11_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~0 .lut_mask = 16'h1000;
defparam \RAM|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
fiftyfivenm_lcell_comb \RAM|Decoder0~1 (
// Equation(s):
// \RAM|Decoder0~1_combout  = (!\ALU|Add0~4_combout  & (\RAM|Decoder0~0_combout  & !\ALU|Add0~2_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\RAM|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~1 .lut_mask = 16'h0044;
defparam \RAM|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
fiftyfivenm_lcell_comb \RAM|m[24][27]~23 (
// Equation(s):
// \RAM|m[24][27]~23_combout  = (\RST~input_o ) # ((\RAM|Decoder0~1_combout  & (\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~1_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[24][27]~23_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][27]~23 .lut_mask = 16'hFF80;
defparam \RAM|m[24][27]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \RAM|m[24][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][5] .is_wysiwyg = "true";
defparam \RAM|m[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
fiftyfivenm_lcell_comb \RAM|Decoder0~8 (
// Equation(s):
// \RAM|Decoder0~8_combout  = (\ALU|Add0~4_combout  & (!\ALU|Add0~2_combout  & \RAM|Decoder0~0_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(\RAM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~8 .lut_mask = 16'h2200;
defparam \RAM|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
fiftyfivenm_lcell_comb \RAM|m[28][27]~25 (
// Equation(s):
// \RAM|m[28][27]~25_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (\RAM|Decoder0~8_combout  & \ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[28][27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[28][27]~25 .lut_mask = 16'hF8F0;
defparam \RAM|m[28][27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \RAM|m[28][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][5] .is_wysiwyg = "true";
defparam \RAM|m[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
fiftyfivenm_lcell_comb \RAM|m[20][5]~feeder (
// Equation(s):
// \RAM|m[20][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
fiftyfivenm_lcell_comb \RAM|m[20][27]~22 (
// Equation(s):
// \RAM|m[20][27]~22_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (\RAM|Decoder0~8_combout  & !\ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[20][27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][27]~22 .lut_mask = 16'hF0F8;
defparam \RAM|m[20][27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \RAM|m[20][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][5] .is_wysiwyg = "true";
defparam \RAM|m[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
fiftyfivenm_lcell_comb \RAM|m[16][17]~24 (
// Equation(s):
// \RAM|m[16][17]~24_combout  = (\RST~input_o ) # ((\RAM|Decoder0~1_combout  & (!\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~1_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[16][17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[16][17]~24 .lut_mask = 16'hFF20;
defparam \RAM|m[16][17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \RAM|m[16][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][5] .is_wysiwyg = "true";
defparam \RAM|m[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
fiftyfivenm_lcell_comb \REG_DIN[5]~34 (
// Equation(s):
// \REG_DIN[5]~34_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & (\RAM|m[20][5]~q )) # (!\ALU|Add0~4_combout  & ((\RAM|m[16][5]~q )))))

	.dataa(\RAM|m[20][5]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][5]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~34 .lut_mask = 16'hEE30;
defparam \REG_DIN[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
fiftyfivenm_lcell_comb \REG_DIN[5]~35 (
// Equation(s):
// \REG_DIN[5]~35_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[5]~34_combout  & ((\RAM|m[28][5]~q ))) # (!\REG_DIN[5]~34_combout  & (\RAM|m[24][5]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[5]~34_combout ))))

	.dataa(\RAM|m[24][5]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[28][5]~q ),
	.datad(\REG_DIN[5]~34_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~35 .lut_mask = 16'hF388;
defparam \REG_DIN[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
fiftyfivenm_lcell_comb \RAM|m[26][5]~feeder (
// Equation(s):
// \RAM|m[26][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
fiftyfivenm_lcell_comb \RAM|m[26][27]~15 (
// Equation(s):
// \RAM|m[26][27]~15_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (\ALU|Add0~6_combout  & \RAM|Decoder0~3_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~3_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[26][27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][27]~15 .lut_mask = 16'hFF80;
defparam \RAM|m[26][27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \RAM|m[26][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][5] .is_wysiwyg = "true";
defparam \RAM|m[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \RAM|m[30][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][5] .is_wysiwyg = "true";
defparam \RAM|m[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \RAM|m[18][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][5] .is_wysiwyg = "true";
defparam \RAM|m[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
fiftyfivenm_lcell_comb \RAM|m[22][5]~feeder (
// Equation(s):
// \RAM|m[22][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \RAM|m[22][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][5] .is_wysiwyg = "true";
defparam \RAM|m[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
fiftyfivenm_lcell_comb \REG_DIN[5]~32 (
// Equation(s):
// \REG_DIN[5]~32_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[22][5]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[18][5]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][5]~q ),
	.datad(\RAM|m[22][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~32 .lut_mask = 16'hDC98;
defparam \REG_DIN[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
fiftyfivenm_lcell_comb \REG_DIN[5]~33 (
// Equation(s):
// \REG_DIN[5]~33_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[5]~32_combout  & ((\RAM|m[30][5]~q ))) # (!\REG_DIN[5]~32_combout  & (\RAM|m[26][5]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[5]~32_combout ))))

	.dataa(\RAM|m[26][5]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[30][5]~q ),
	.datad(\REG_DIN[5]~32_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~33 .lut_mask = 16'hF388;
defparam \REG_DIN[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
fiftyfivenm_lcell_comb \REG_DIN[5]~36 (
// Equation(s):
// \REG_DIN[5]~36_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\REG_DIN[5]~33_combout ))) # (!\ALU|Add0~2_combout  & (\REG_DIN[5]~35_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[5]~35_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\REG_DIN[5]~33_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~36 .lut_mask = 16'hF4A4;
defparam \REG_DIN[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
fiftyfivenm_lcell_comb \RAM|m[21][5]~feeder (
// Equation(s):
// \RAM|m[21][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~9_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][5]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
fiftyfivenm_lcell_comb \RAM|m[21][27]~19 (
// Equation(s):
// \RAM|m[21][27]~19_combout  = (\RST~input_o ) # ((\RAM|Decoder0~2_combout  & (!\ALU|Add0~2_combout  & \RAM|Decoder0~5_combout )))

	.dataa(\RST~input_o ),
	.datab(\RAM|Decoder0~2_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\RAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][27]~19_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][27]~19 .lut_mask = 16'hAEAA;
defparam \RAM|m[21][27]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \RAM|m[21][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][5] .is_wysiwyg = "true";
defparam \RAM|m[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
fiftyfivenm_lcell_comb \RAM|m[29][27]~21 (
// Equation(s):
// \RAM|m[29][27]~21_combout  = (\RST~input_o ) # ((\RAM|Decoder0~7_combout  & (\ALU|Add0~8_combout  & \ALU|Add0~6_combout )))

	.dataa(\RAM|Decoder0~7_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[29][27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[29][27]~21 .lut_mask = 16'hF8F0;
defparam \RAM|m[29][27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \RAM|m[29][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][5] .is_wysiwyg = "true";
defparam \RAM|m[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
fiftyfivenm_lcell_comb \RAM|Decoder0~6 (
// Equation(s):
// \RAM|Decoder0~6_combout  = (!\ALU|Add0~4_combout  & (!\ALU|Add0~2_combout  & \RAM|Decoder0~5_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\ALU|Add0~2_combout ),
	.datad(\RAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~6 .lut_mask = 16'h0500;
defparam \RAM|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
fiftyfivenm_lcell_comb \RAM|m[17][22]~20 (
// Equation(s):
// \RAM|m[17][22]~20_combout  = (\RST~input_o ) # ((\RAM|Decoder0~6_combout  & (!\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~6_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[17][22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[17][22]~20 .lut_mask = 16'hF2F0;
defparam \RAM|m[17][22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \RAM|m[17][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][5] .is_wysiwyg = "true";
defparam \RAM|m[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
fiftyfivenm_lcell_comb \RAM|m[25][5]~feeder (
// Equation(s):
// \RAM|m[25][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
fiftyfivenm_lcell_comb \RAM|m[25][27]~18 (
// Equation(s):
// \RAM|m[25][27]~18_combout  = (\RST~input_o ) # ((\RAM|Decoder0~6_combout  & (\ALU|Add0~6_combout  & \ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~6_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[25][27]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][27]~18 .lut_mask = 16'hF8F0;
defparam \RAM|m[25][27]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N3
dffeas \RAM|m[25][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][5] .is_wysiwyg = "true";
defparam \RAM|m[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
fiftyfivenm_lcell_comb \REG_DIN[5]~30 (
// Equation(s):
// \REG_DIN[5]~30_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~6_combout )) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\RAM|m[25][5]~q ))) # (!\ALU|Add0~6_combout  & (\RAM|m[17][5]~q ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][5]~q ),
	.datad(\RAM|m[25][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~30 .lut_mask = 16'hDC98;
defparam \REG_DIN[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
fiftyfivenm_lcell_comb \REG_DIN[5]~31 (
// Equation(s):
// \REG_DIN[5]~31_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[5]~30_combout  & ((\RAM|m[29][5]~q ))) # (!\REG_DIN[5]~30_combout  & (\RAM|m[21][5]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[5]~30_combout ))))

	.dataa(\RAM|m[21][5]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[29][5]~q ),
	.datad(\REG_DIN[5]~30_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~31 .lut_mask = 16'hF388;
defparam \REG_DIN[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
fiftyfivenm_lcell_comb \REG_DIN[5]~39 (
// Equation(s):
// \REG_DIN[5]~39_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[5]~36_combout  & (\REG_DIN[5]~38_combout )) # (!\REG_DIN[5]~36_combout  & ((\REG_DIN[5]~31_combout ))))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[5]~36_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[5]~38_combout ),
	.datac(\REG_DIN[5]~36_combout ),
	.datad(\REG_DIN[5]~31_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~39 .lut_mask = 16'hDAD0;
defparam \REG_DIN[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
fiftyfivenm_lcell_comb \RAM|m[14][5]~feeder (
// Equation(s):
// \RAM|m[14][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~9_combout ),
	.cin(gnd),
	.combout(\RAM|m[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][5]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \RAM|m[14][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][5] .is_wysiwyg = "true";
defparam \RAM|m[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
fiftyfivenm_lcell_comb \RAM|m[15][29]~44 (
// Equation(s):
// \RAM|m[15][29]~44_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\ALU|Add0~6_combout  & \RAM|Decoder0~10_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~10_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[15][29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[15][29]~44 .lut_mask = 16'hFF40;
defparam \RAM|m[15][29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \RAM|m[15][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][5] .is_wysiwyg = "true";
defparam \RAM|m[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
fiftyfivenm_lcell_comb \RAM|m[12][24]~43 (
// Equation(s):
// \RAM|m[12][24]~43_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\RAM|Decoder0~8_combout  & \ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[12][24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[12][24]~43 .lut_mask = 16'hF4F0;
defparam \RAM|m[12][24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \RAM|m[12][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][5] .is_wysiwyg = "true";
defparam \RAM|m[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
fiftyfivenm_lcell_comb \RAM|m[13][5]~feeder (
// Equation(s):
// \RAM|m[13][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \RAM|m[13][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][5] .is_wysiwyg = "true";
defparam \RAM|m[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
fiftyfivenm_lcell_comb \REG_DIN[5]~27 (
// Equation(s):
// \REG_DIN[5]~27_combout  = (\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout ) # ((\RAM|m[13][5]~q )))) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_combout  & (\RAM|m[12][5]~q )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][5]~q ),
	.datad(\RAM|m[13][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~27 .lut_mask = 16'hBA98;
defparam \REG_DIN[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
fiftyfivenm_lcell_comb \REG_DIN[5]~28 (
// Equation(s):
// \REG_DIN[5]~28_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[5]~27_combout  & ((\RAM|m[15][5]~q ))) # (!\REG_DIN[5]~27_combout  & (\RAM|m[14][5]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[5]~27_combout ))))

	.dataa(\RAM|m[14][5]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[15][5]~q ),
	.datad(\REG_DIN[5]~27_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~28 .lut_mask = 16'hF388;
defparam \REG_DIN[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
fiftyfivenm_lcell_comb \RAM|m[1][5]~feeder (
// Equation(s):
// \RAM|m[1][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~9_combout ),
	.cin(gnd),
	.combout(\RAM|m[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[1][5]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
fiftyfivenm_lcell_comb \RAM|m[1][20]~39 (
// Equation(s):
// \RAM|m[1][20]~39_combout  = (\RST~input_o ) # ((\RAM|Decoder0~6_combout  & (!\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~6_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[1][20]~39_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[1][20]~39 .lut_mask = 16'hF0F2;
defparam \RAM|m[1][20]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \RAM|m[1][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][5] .is_wysiwyg = "true";
defparam \RAM|m[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
fiftyfivenm_lcell_comb \RAM|m[3][30]~40 (
// Equation(s):
// \RAM|m[3][30]~40_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\RAM|Decoder0~9_combout  & !\ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~9_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[3][30]~40_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[3][30]~40 .lut_mask = 16'hF0F4;
defparam \RAM|m[3][30]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \RAM|m[3][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][5] .is_wysiwyg = "true";
defparam \RAM|m[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
fiftyfivenm_lcell_comb \RAM|m[0][5]~feeder (
// Equation(s):
// \RAM|m[0][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
fiftyfivenm_lcell_comb \RAM|m[0][21]~4 (
// Equation(s):
// \RAM|m[0][21]~4_combout  = (\RST~input_o ) # ((\RAM|Decoder0~1_combout  & (!\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~1_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[0][21]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][21]~4 .lut_mask = 16'hFF02;
defparam \RAM|m[0][21]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N11
dffeas \RAM|m[0][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][5] .is_wysiwyg = "true";
defparam \RAM|m[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
fiftyfivenm_lcell_comb \RAM|m[2][7]~38 (
// Equation(s):
// \RAM|m[2][7]~38_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (!\ALU|Add0~6_combout  & \RAM|Decoder0~3_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~3_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[2][7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][7]~38 .lut_mask = 16'hFF10;
defparam \RAM|m[2][7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \RAM|m[2][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][5] .is_wysiwyg = "true";
defparam \RAM|m[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
fiftyfivenm_lcell_comb \REG_DIN[5]~24 (
// Equation(s):
// \REG_DIN[5]~24_combout  = (\ALU|Add0~2_combout  & (((\RAM|m[2][5]~q ) # (\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (\RAM|m[0][5]~q  & ((!\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[0][5]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[2][5]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~24 .lut_mask = 16'hCCE2;
defparam \REG_DIN[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
fiftyfivenm_lcell_comb \REG_DIN[5]~25 (
// Equation(s):
// \REG_DIN[5]~25_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[5]~24_combout  & ((\RAM|m[3][5]~q ))) # (!\REG_DIN[5]~24_combout  & (\RAM|m[1][5]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[5]~24_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[1][5]~q ),
	.datac(\RAM|m[3][5]~q ),
	.datad(\REG_DIN[5]~24_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~25 .lut_mask = 16'hF588;
defparam \REG_DIN[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
fiftyfivenm_lcell_comb \RAM|m[9][5]~feeder (
// Equation(s):
// \RAM|m[9][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
fiftyfivenm_lcell_comb \RAM|m[9][1]~31 (
// Equation(s):
// \RAM|m[9][1]~31_combout  = (\RST~input_o ) # ((\RAM|Decoder0~6_combout  & (\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~6_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[9][1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][1]~31 .lut_mask = 16'hF0F8;
defparam \RAM|m[9][1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \RAM|m[9][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][5] .is_wysiwyg = "true";
defparam \RAM|m[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
fiftyfivenm_lcell_comb \RAM|m[11][13]~33 (
// Equation(s):
// \RAM|m[11][13]~33_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\RAM|Decoder0~9_combout  & \ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~9_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[11][13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[11][13]~33 .lut_mask = 16'hF4F0;
defparam \RAM|m[11][13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \RAM|m[11][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][5] .is_wysiwyg = "true";
defparam \RAM|m[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
fiftyfivenm_lcell_comb \RAM|m[8][5]~32 (
// Equation(s):
// \RAM|m[8][5]~32_combout  = (\RST~input_o ) # ((\RAM|Decoder0~1_combout  & (\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~1_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[8][5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[8][5]~32 .lut_mask = 16'hFF08;
defparam \RAM|m[8][5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \RAM|m[8][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][5] .is_wysiwyg = "true";
defparam \RAM|m[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
fiftyfivenm_lcell_comb \RAM|m[10][5]~feeder (
// Equation(s):
// \RAM|m[10][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
fiftyfivenm_lcell_comb \RAM|m[10][18]~30 (
// Equation(s):
// \RAM|m[10][18]~30_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\ALU|Add0~6_combout  & \RAM|Decoder0~3_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~3_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[10][18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][18]~30 .lut_mask = 16'hFF40;
defparam \RAM|m[10][18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \RAM|m[10][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][5] .is_wysiwyg = "true";
defparam \RAM|m[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
fiftyfivenm_lcell_comb \REG_DIN[5]~22 (
// Equation(s):
// \REG_DIN[5]~22_combout  = (\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout ) # ((\RAM|m[10][5]~q )))) # (!\ALU|Add0~2_combout  & (!\ALU|Add0~0_combout  & (\RAM|m[8][5]~q )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][5]~q ),
	.datad(\RAM|m[10][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~22 .lut_mask = 16'hBA98;
defparam \REG_DIN[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
fiftyfivenm_lcell_comb \REG_DIN[5]~23 (
// Equation(s):
// \REG_DIN[5]~23_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[5]~22_combout  & ((\RAM|m[11][5]~q ))) # (!\REG_DIN[5]~22_combout  & (\RAM|m[9][5]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[5]~22_combout ))))

	.dataa(\RAM|m[9][5]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[11][5]~q ),
	.datad(\REG_DIN[5]~22_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~23 .lut_mask = 16'hF388;
defparam \REG_DIN[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
fiftyfivenm_lcell_comb \REG_DIN[5]~26 (
// Equation(s):
// \REG_DIN[5]~26_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout ) # (\REG_DIN[5]~23_combout )))) # (!\ALU|Add0~6_combout  & (\REG_DIN[5]~25_combout  & (!\ALU|Add0~4_combout )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[5]~25_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\REG_DIN[5]~23_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~26 .lut_mask = 16'hAEA4;
defparam \REG_DIN[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
fiftyfivenm_lcell_comb \RAM|m[5][5]~feeder (
// Equation(s):
// \RAM|m[5][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~9_combout ),
	.cin(gnd),
	.combout(\RAM|m[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][5]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
fiftyfivenm_lcell_comb \RAM|m[5][1]~34 (
// Equation(s):
// \RAM|m[5][1]~34_combout  = (\RST~input_o ) # ((\RAM|Decoder0~7_combout  & (!\ALU|Add0~8_combout  & !\ALU|Add0~6_combout )))

	.dataa(\RAM|Decoder0~7_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[5][1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][1]~34 .lut_mask = 16'hF0F2;
defparam \RAM|m[5][1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \RAM|m[5][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][5] .is_wysiwyg = "true";
defparam \RAM|m[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
fiftyfivenm_lcell_comb \RAM|m[4][19]~36 (
// Equation(s):
// \RAM|m[4][19]~36_combout  = (\RST~input_o ) # ((!\ALU|Add0~8_combout  & (\RAM|Decoder0~8_combout  & !\ALU|Add0~6_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\RAM|Decoder0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[4][19]~36_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[4][19]~36 .lut_mask = 16'hF0F4;
defparam \RAM|m[4][19]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \RAM|m[4][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][5] .is_wysiwyg = "true";
defparam \RAM|m[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
fiftyfivenm_lcell_comb \REG_DIN[5]~20 (
// Equation(s):
// \REG_DIN[5]~20_combout  = (\ALU|Add0~0_combout  & ((\RAM|m[5][5]~q ) # ((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (((\RAM|m[4][5]~q  & !\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[5][5]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[4][5]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~20 .lut_mask = 16'hCCB8;
defparam \REG_DIN[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
fiftyfivenm_lcell_comb \RAM|m[7][4]~37 (
// Equation(s):
// \RAM|m[7][4]~37_combout  = (\RST~input_o ) # ((\RAM|Decoder0~10_combout  & (!\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~10_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[7][4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[7][4]~37 .lut_mask = 16'hF0F2;
defparam \RAM|m[7][4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \RAM|m[7][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][5] .is_wysiwyg = "true";
defparam \RAM|m[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
fiftyfivenm_lcell_comb \RAM|m[6][5]~feeder (
// Equation(s):
// \RAM|m[6][5]~feeder_combout  = \RAM|m~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~9_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][5]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
fiftyfivenm_lcell_comb \RAM|m[6][29]~35 (
// Equation(s):
// \RAM|m[6][29]~35_combout  = (\RST~input_o ) # ((\RAM|Decoder0~4_combout  & (!\ALU|Add0~6_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RAM|Decoder0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~8_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[6][29]~35_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][29]~35 .lut_mask = 16'hFF02;
defparam \RAM|m[6][29]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N5
dffeas \RAM|m[6][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][5] .is_wysiwyg = "true";
defparam \RAM|m[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
fiftyfivenm_lcell_comb \REG_DIN[5]~21 (
// Equation(s):
// \REG_DIN[5]~21_combout  = (\REG_DIN[5]~20_combout  & (((\RAM|m[7][5]~q )) # (!\ALU|Add0~2_combout ))) # (!\REG_DIN[5]~20_combout  & (\ALU|Add0~2_combout  & ((\RAM|m[6][5]~q ))))

	.dataa(\REG_DIN[5]~20_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[7][5]~q ),
	.datad(\RAM|m[6][5]~q ),
	.cin(gnd),
	.combout(\REG_DIN[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~21 .lut_mask = 16'hE6A2;
defparam \REG_DIN[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
fiftyfivenm_lcell_comb \REG_DIN[5]~29 (
// Equation(s):
// \REG_DIN[5]~29_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[5]~26_combout  & (\REG_DIN[5]~28_combout )) # (!\REG_DIN[5]~26_combout  & ((\REG_DIN[5]~21_combout ))))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[5]~26_combout ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\REG_DIN[5]~28_combout ),
	.datac(\REG_DIN[5]~26_combout ),
	.datad(\REG_DIN[5]~21_combout ),
	.cin(gnd),
	.combout(\REG_DIN[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[5]~29 .lut_mask = 16'hDAD0;
defparam \REG_DIN[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
fiftyfivenm_lcell_comb \REG|r~37 (
// Equation(s):
// \REG|r~37_combout  = (\REG|r~30_combout  & ((\REG_DIN[5]~29_combout ) # ((\REG_DIN[5]~39_combout  & \REG|r~31_combout )))) # (!\REG|r~30_combout  & (\REG_DIN[5]~39_combout  & (\REG|r~31_combout )))

	.dataa(\REG|r~30_combout ),
	.datab(\REG_DIN[5]~39_combout ),
	.datac(\REG|r~31_combout ),
	.datad(\REG_DIN[5]~29_combout ),
	.cin(gnd),
	.combout(\REG|r~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~37 .lut_mask = 16'hEAC0;
defparam \REG|r~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
fiftyfivenm_lcell_comb \REG|r~48 (
// Equation(s):
// \REG|r~48_combout  = (\REG|r~37_combout ) # ((\ALU|Add0~10_combout  & (!\RST~input_o  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\ALU|Add0~10_combout ),
	.datab(\RST~input_o ),
	.datac(\REG|r~37_combout ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~48_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~48 .lut_mask = 16'hF0F2;
defparam \REG|r~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N15
dffeas \REG|r[0][5] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][5] .is_wysiwyg = "true";
defparam \REG|r[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N5
dffeas \REG|r[1][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][5] .is_wysiwyg = "true";
defparam \REG|r[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N17
dffeas \REG|r[3][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][5] .is_wysiwyg = "true";
defparam \REG|r[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
fiftyfivenm_lcell_comb \REG|DOUT1[5]~4 (
// Equation(s):
// \REG|DOUT1[5]~4_combout  = (\PC|PMEM|PROGRAM~4_combout  & (((\REG|r[3][5]~q ) # (\PC|PMEM|PROGRAM~5_combout )))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][5]~q  & ((!\PC|PMEM|PROGRAM~5_combout ))))

	.dataa(\PC|PMEM|PROGRAM~4_combout ),
	.datab(\REG|r[1][5]~q ),
	.datac(\REG|r[3][5]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[5]~4 .lut_mask = 16'hAAE4;
defparam \REG|DOUT1[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \REG|r[2][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][5] .is_wysiwyg = "true";
defparam \REG|r[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
fiftyfivenm_lcell_comb \REG|DOUT1[5]~5 (
// Equation(s):
// \REG|DOUT1[5]~5_combout  = (\REG|DOUT1[5]~4_combout  & (((\REG|r[2][5]~q ) # (!\PC|PMEM|PROGRAM~5_combout )))) # (!\REG|DOUT1[5]~4_combout  & (\REG|r[0][5]~q  & ((\PC|PMEM|PROGRAM~5_combout ))))

	.dataa(\REG|r[0][5]~q ),
	.datab(\REG|DOUT1[5]~4_combout ),
	.datac(\REG|r[2][5]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[5]~5 .lut_mask = 16'hE2CC;
defparam \REG|DOUT1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \REG|r[4][5] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][5] .is_wysiwyg = "true";
defparam \REG|r[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
fiftyfivenm_lcell_comb \RAM|m~2 (
// Equation(s):
// \RAM|m~2_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][5]~q ) # ((\REG|DOUT1[5]~5_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[5]~5_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[5]~5_combout ),
	.datac(\REG|r[4][5]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\RAM|m~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~2 .lut_mask = 16'hA0EC;
defparam \RAM|m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
fiftyfivenm_lcell_comb \SrcB[5]~19 (
// Equation(s):
// \SrcB[5]~19_combout  = (\SrcB[4]~32_combout  & \RAM|m~2_combout )

	.dataa(gnd),
	.datab(\SrcB[4]~32_combout ),
	.datac(\RAM|m~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SrcB[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[5]~19 .lut_mask = 16'hC0C0;
defparam \SrcB[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
fiftyfivenm_lcell_comb \REG|DOUT0[5]~2 (
// Equation(s):
// \REG|DOUT0[5]~2_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][5]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][5]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][5]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][5]~q ),
	.datac(\REG|r[1][5]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[5]~2 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
fiftyfivenm_lcell_comb \REG|DOUT0[5]~3 (
// Equation(s):
// \REG|DOUT0[5]~3_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & ((\REG|r[2][5]~q )))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[5]~2_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|DOUT0[5]~2_combout ),
	.datad(\REG|r[2][5]~q ),
	.cin(gnd),
	.combout(\REG|DOUT0[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[5]~3 .lut_mask = 16'hD850;
defparam \REG|DOUT0[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N11
dffeas \REG|r[3][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][4] .is_wysiwyg = "true";
defparam \REG|r[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N1
dffeas \REG|r[1][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][4] .is_wysiwyg = "true";
defparam \REG|r[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
fiftyfivenm_lcell_comb \REG|DOUT0[4]~4 (
// Equation(s):
// \REG|DOUT0[4]~4_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][4]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][4]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][4]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][4]~q ),
	.datac(\REG|r[1][4]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[4]~4 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
fiftyfivenm_lcell_comb \REG|DOUT0[4]~5 (
// Equation(s):
// \REG|DOUT0[4]~5_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & (\REG|r[2][4]~q ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[4]~4_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|r[2][4]~q ),
	.datad(\REG|DOUT0[4]~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[4]~5 .lut_mask = 16'hD580;
defparam \REG|DOUT0[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
fiftyfivenm_lcell_comb \SrcB[3]~21 (
// Equation(s):
// \SrcB[3]~21_combout  = (\SrcB[0]~33_combout  & (((\SrcB[4]~32_combout  & \REG|DOUT1[3]~10_combout )) # (!\PC|PMEM|PROGRAM~10_combout ))) # (!\SrcB[0]~33_combout  & (((\SrcB[4]~32_combout  & \REG|DOUT1[3]~10_combout ))))

	.dataa(\SrcB[0]~33_combout ),
	.datab(\PC|PMEM|PROGRAM~10_combout ),
	.datac(\SrcB[4]~32_combout ),
	.datad(\REG|DOUT1[3]~10_combout ),
	.cin(gnd),
	.combout(\SrcB[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[3]~21 .lut_mask = 16'hF222;
defparam \SrcB[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N3
dffeas \REG|r[2][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][2] .is_wysiwyg = "true";
defparam \REG|r[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \REG|r[3][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][2] .is_wysiwyg = "true";
defparam \REG|r[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
fiftyfivenm_lcell_comb \REG|DOUT0[2]~8 (
// Equation(s):
// \REG|DOUT0[2]~8_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][2]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][2]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][2]~q ))))

	.dataa(\REG|r[3][2]~q ),
	.datab(\PC|PMEM|PROGRAM~0_combout ),
	.datac(\REG|r[1][2]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[2]~8 .lut_mask = 16'hF0B8;
defparam \REG|DOUT0[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
fiftyfivenm_lcell_comb \REG|DOUT0[2]~9 (
// Equation(s):
// \REG|DOUT0[2]~9_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & (\REG|r[2][2]~q ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[2]~8_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|r[2][2]~q ),
	.datad(\REG|DOUT0[2]~8_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[2]~9 .lut_mask = 16'hD580;
defparam \REG|DOUT0[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
fiftyfivenm_lcell_comb \SrcB[1]~23 (
// Equation(s):
// \SrcB[1]~23_combout  = (\SrcB[0]~33_combout  & (((\REG|DOUT1[1]~16_combout  & \SrcB[4]~32_combout )) # (!\PC|PMEM|PROGRAM~10_combout ))) # (!\SrcB[0]~33_combout  & (((\REG|DOUT1[1]~16_combout  & \SrcB[4]~32_combout ))))

	.dataa(\SrcB[0]~33_combout ),
	.datab(\PC|PMEM|PROGRAM~10_combout ),
	.datac(\REG|DOUT1[1]~16_combout ),
	.datad(\SrcB[4]~32_combout ),
	.cin(gnd),
	.combout(\SrcB[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[1]~23 .lut_mask = 16'hF222;
defparam \SrcB[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
fiftyfivenm_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = (\REG|DOUT0[1]~11_combout  & ((\SrcB[1]~23_combout  & (\ALU|Add0~1  & VCC)) # (!\SrcB[1]~23_combout  & (!\ALU|Add0~1 )))) # (!\REG|DOUT0[1]~11_combout  & ((\SrcB[1]~23_combout  & (!\ALU|Add0~1 )) # (!\SrcB[1]~23_combout  & 
// ((\ALU|Add0~1 ) # (GND)))))
// \ALU|Add0~3  = CARRY((\REG|DOUT0[1]~11_combout  & (!\SrcB[1]~23_combout  & !\ALU|Add0~1 )) # (!\REG|DOUT0[1]~11_combout  & ((!\ALU|Add0~1 ) # (!\SrcB[1]~23_combout ))))

	.dataa(\REG|DOUT0[1]~11_combout ),
	.datab(\SrcB[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~1 ),
	.combout(\ALU|Add0~2_combout ),
	.cout(\ALU|Add0~3 ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h9617;
defparam \ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
fiftyfivenm_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = ((\SrcB[2]~22_combout  $ (\REG|DOUT0[2]~9_combout  $ (!\ALU|Add0~3 )))) # (GND)
// \ALU|Add0~5  = CARRY((\SrcB[2]~22_combout  & ((\REG|DOUT0[2]~9_combout ) # (!\ALU|Add0~3 ))) # (!\SrcB[2]~22_combout  & (\REG|DOUT0[2]~9_combout  & !\ALU|Add0~3 )))

	.dataa(\SrcB[2]~22_combout ),
	.datab(\REG|DOUT0[2]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~3 ),
	.combout(\ALU|Add0~4_combout ),
	.cout(\ALU|Add0~5 ));
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'h698E;
defparam \ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
fiftyfivenm_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = (\REG|DOUT0[3]~7_combout  & ((\SrcB[3]~21_combout  & (\ALU|Add0~5  & VCC)) # (!\SrcB[3]~21_combout  & (!\ALU|Add0~5 )))) # (!\REG|DOUT0[3]~7_combout  & ((\SrcB[3]~21_combout  & (!\ALU|Add0~5 )) # (!\SrcB[3]~21_combout  & 
// ((\ALU|Add0~5 ) # (GND)))))
// \ALU|Add0~7  = CARRY((\REG|DOUT0[3]~7_combout  & (!\SrcB[3]~21_combout  & !\ALU|Add0~5 )) # (!\REG|DOUT0[3]~7_combout  & ((!\ALU|Add0~5 ) # (!\SrcB[3]~21_combout ))))

	.dataa(\REG|DOUT0[3]~7_combout ),
	.datab(\SrcB[3]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~5 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h9617;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
fiftyfivenm_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = ((\SrcB[4]~20_combout  $ (\REG|DOUT0[4]~5_combout  $ (!\ALU|Add0~7 )))) # (GND)
// \ALU|Add0~9  = CARRY((\SrcB[4]~20_combout  & ((\REG|DOUT0[4]~5_combout ) # (!\ALU|Add0~7 ))) # (!\SrcB[4]~20_combout  & (\REG|DOUT0[4]~5_combout  & !\ALU|Add0~7 )))

	.dataa(\SrcB[4]~20_combout ),
	.datab(\REG|DOUT0[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~8_combout ),
	.cout(\ALU|Add0~9 ));
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h698E;
defparam \ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
fiftyfivenm_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = (\SrcB[5]~19_combout  & ((\REG|DOUT0[5]~3_combout  & (\ALU|Add0~9  & VCC)) # (!\REG|DOUT0[5]~3_combout  & (!\ALU|Add0~9 )))) # (!\SrcB[5]~19_combout  & ((\REG|DOUT0[5]~3_combout  & (!\ALU|Add0~9 )) # (!\REG|DOUT0[5]~3_combout  & 
// ((\ALU|Add0~9 ) # (GND)))))
// \ALU|Add0~11  = CARRY((\SrcB[5]~19_combout  & (!\REG|DOUT0[5]~3_combout  & !\ALU|Add0~9 )) # (!\SrcB[5]~19_combout  & ((!\ALU|Add0~9 ) # (!\REG|DOUT0[5]~3_combout ))))

	.dataa(\SrcB[5]~19_combout ),
	.datab(\REG|DOUT0[5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~9 ),
	.combout(\ALU|Add0~10_combout ),
	.cout(\ALU|Add0~11 ));
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'h9617;
defparam \ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
fiftyfivenm_lcell_comb \RAM|Decoder0~5 (
// Equation(s):
// \RAM|Decoder0~5_combout  = (\ALU|Add0~0_combout  & (!\ALU|Add0~10_combout  & (\PC|PMEM|PROGRAM~11_combout  & \DEC|MemRegWriteSelect~11_combout )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~10_combout ),
	.datac(\PC|PMEM|PROGRAM~11_combout ),
	.datad(\DEC|MemRegWriteSelect~11_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~5 .lut_mask = 16'h2000;
defparam \RAM|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
fiftyfivenm_lcell_comb \RAM|Decoder0~7 (
// Equation(s):
// \RAM|Decoder0~7_combout  = (\ALU|Add0~4_combout  & (!\ALU|Add0~2_combout  & \RAM|Decoder0~5_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(\RAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~7 .lut_mask = 16'h2200;
defparam \RAM|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
fiftyfivenm_lcell_comb \RAM|m[13][5]~41 (
// Equation(s):
// \RAM|m[13][5]~41_combout  = (\RST~input_o ) # ((\RAM|Decoder0~7_combout  & (!\ALU|Add0~8_combout  & \ALU|Add0~6_combout )))

	.dataa(\RAM|Decoder0~7_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[13][5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][5]~41 .lut_mask = 16'hF2F0;
defparam \RAM|m[13][5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \RAM|m[13][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][1] .is_wysiwyg = "true";
defparam \RAM|m[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \RAM|m[12][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][1] .is_wysiwyg = "true";
defparam \RAM|m[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
fiftyfivenm_lcell_comb \REG_DIN[1]~107 (
// Equation(s):
// \REG_DIN[1]~107_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & (\RAM|m[13][1]~q )) # (!\ALU|Add0~0_combout  & ((\RAM|m[12][1]~q )))))

	.dataa(\RAM|m[13][1]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][1]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~107_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~107 .lut_mask = 16'hEE30;
defparam \REG_DIN[1]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
fiftyfivenm_lcell_comb \RAM|m[14][1]~feeder (
// Equation(s):
// \RAM|m[14][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \RAM|m[14][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][1] .is_wysiwyg = "true";
defparam \RAM|m[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \RAM|m[15][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][1] .is_wysiwyg = "true";
defparam \RAM|m[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
fiftyfivenm_lcell_comb \REG_DIN[1]~108 (
// Equation(s):
// \REG_DIN[1]~108_combout  = (\REG_DIN[1]~107_combout  & (((\RAM|m[15][1]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[1]~107_combout  & (\RAM|m[14][1]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\REG_DIN[1]~107_combout ),
	.datab(\RAM|m[14][1]~q ),
	.datac(\RAM|m[15][1]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~108_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~108 .lut_mask = 16'hE4AA;
defparam \REG_DIN[1]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \RAM|m[1][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][1] .is_wysiwyg = "true";
defparam \RAM|m[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N7
dffeas \RAM|m[3][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][1] .is_wysiwyg = "true";
defparam \RAM|m[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
fiftyfivenm_lcell_comb \RAM|m[0][1]~feeder (
// Equation(s):
// \RAM|m[0][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~5_combout ),
	.cin(gnd),
	.combout(\RAM|m[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N3
dffeas \RAM|m[0][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][1] .is_wysiwyg = "true";
defparam \RAM|m[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \RAM|m[2][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][1] .is_wysiwyg = "true";
defparam \RAM|m[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
fiftyfivenm_lcell_comb \REG_DIN[1]~104 (
// Equation(s):
// \REG_DIN[1]~104_combout  = (\ALU|Add0~2_combout  & (((\RAM|m[2][1]~q ) # (\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (\RAM|m[0][1]~q  & ((!\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[0][1]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[2][1]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~104_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~104 .lut_mask = 16'hCCE2;
defparam \REG_DIN[1]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
fiftyfivenm_lcell_comb \REG_DIN[1]~105 (
// Equation(s):
// \REG_DIN[1]~105_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[1]~104_combout  & ((\RAM|m[3][1]~q ))) # (!\REG_DIN[1]~104_combout  & (\RAM|m[1][1]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[1]~104_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[1][1]~q ),
	.datac(\RAM|m[3][1]~q ),
	.datad(\REG_DIN[1]~104_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~105_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~105 .lut_mask = 16'hF588;
defparam \REG_DIN[1]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \RAM|m[8][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][1] .is_wysiwyg = "true";
defparam \RAM|m[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
fiftyfivenm_lcell_comb \RAM|m[10][1]~feeder (
// Equation(s):
// \RAM|m[10][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \RAM|m[10][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][1] .is_wysiwyg = "true";
defparam \RAM|m[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
fiftyfivenm_lcell_comb \REG_DIN[1]~102 (
// Equation(s):
// \REG_DIN[1]~102_combout  = (\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout ) # ((\RAM|m[10][1]~q )))) # (!\ALU|Add0~2_combout  & (!\ALU|Add0~0_combout  & (\RAM|m[8][1]~q )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][1]~q ),
	.datad(\RAM|m[10][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~102_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~102 .lut_mask = 16'hBA98;
defparam \REG_DIN[1]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \RAM|m[11][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][1] .is_wysiwyg = "true";
defparam \RAM|m[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \RAM|m[9][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][1] .is_wysiwyg = "true";
defparam \RAM|m[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
fiftyfivenm_lcell_comb \REG_DIN[1]~103 (
// Equation(s):
// \REG_DIN[1]~103_combout  = (\REG_DIN[1]~102_combout  & (((\RAM|m[11][1]~q )) # (!\ALU|Add0~0_combout ))) # (!\REG_DIN[1]~102_combout  & (\ALU|Add0~0_combout  & ((\RAM|m[9][1]~q ))))

	.dataa(\REG_DIN[1]~102_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[11][1]~q ),
	.datad(\RAM|m[9][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~103_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~103 .lut_mask = 16'hE6A2;
defparam \REG_DIN[1]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
fiftyfivenm_lcell_comb \REG_DIN[1]~106 (
// Equation(s):
// \REG_DIN[1]~106_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\REG_DIN[1]~103_combout )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\REG_DIN[1]~105_combout )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\REG_DIN[1]~105_combout ),
	.datad(\REG_DIN[1]~103_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~106_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~106 .lut_mask = 16'hBA98;
defparam \REG_DIN[1]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \RAM|m[4][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][1] .is_wysiwyg = "true";
defparam \RAM|m[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N27
dffeas \RAM|m[5][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][1] .is_wysiwyg = "true";
defparam \RAM|m[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
fiftyfivenm_lcell_comb \REG_DIN[1]~100 (
// Equation(s):
// \REG_DIN[1]~100_combout  = (\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout ) # ((\RAM|m[5][1]~q )))) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_combout  & (\RAM|m[4][1]~q )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][1]~q ),
	.datad(\RAM|m[5][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~100_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~100 .lut_mask = 16'hBA98;
defparam \REG_DIN[1]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \RAM|m[7][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][1] .is_wysiwyg = "true";
defparam \RAM|m[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \RAM|m[6][1]~feeder (
// Equation(s):
// \RAM|m[6][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \RAM|m[6][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][1] .is_wysiwyg = "true";
defparam \RAM|m[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
fiftyfivenm_lcell_comb \REG_DIN[1]~101 (
// Equation(s):
// \REG_DIN[1]~101_combout  = (\REG_DIN[1]~100_combout  & (((\RAM|m[7][1]~q )) # (!\ALU|Add0~2_combout ))) # (!\REG_DIN[1]~100_combout  & (\ALU|Add0~2_combout  & ((\RAM|m[6][1]~q ))))

	.dataa(\REG_DIN[1]~100_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[7][1]~q ),
	.datad(\RAM|m[6][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~101_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~101 .lut_mask = 16'hE6A2;
defparam \REG_DIN[1]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
fiftyfivenm_lcell_comb \REG_DIN[1]~109 (
// Equation(s):
// \REG_DIN[1]~109_combout  = (\REG_DIN[1]~106_combout  & ((\REG_DIN[1]~108_combout ) # ((!\ALU|Add0~4_combout )))) # (!\REG_DIN[1]~106_combout  & (((\REG_DIN[1]~101_combout  & \ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[1]~108_combout ),
	.datab(\REG_DIN[1]~106_combout ),
	.datac(\REG_DIN[1]~101_combout ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~109_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~109 .lut_mask = 16'hB8CC;
defparam \REG_DIN[1]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
fiftyfivenm_lcell_comb \RAM|m[31][1]~feeder (
// Equation(s):
// \RAM|m[31][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~5_combout ),
	.cin(gnd),
	.combout(\RAM|m[31][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[31][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \RAM|m[31][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[31][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][1] .is_wysiwyg = "true";
defparam \RAM|m[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \RAM|m[19][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][1] .is_wysiwyg = "true";
defparam \RAM|m[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
fiftyfivenm_lcell_comb \RAM|m[27][1]~feeder (
// Equation(s):
// \RAM|m[27][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \RAM|m[27][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][1] .is_wysiwyg = "true";
defparam \RAM|m[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
fiftyfivenm_lcell_comb \REG_DIN[1]~117 (
// Equation(s):
// \REG_DIN[1]~117_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[27][1]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[19][1]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][1]~q ),
	.datad(\RAM|m[27][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~117_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~117 .lut_mask = 16'hBA98;
defparam \REG_DIN[1]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \RAM|m[23][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][1] .is_wysiwyg = "true";
defparam \RAM|m[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
fiftyfivenm_lcell_comb \REG_DIN[1]~118 (
// Equation(s):
// \REG_DIN[1]~118_combout  = (\REG_DIN[1]~117_combout  & ((\RAM|m[31][1]~q ) # ((!\ALU|Add0~4_combout )))) # (!\REG_DIN[1]~117_combout  & (((\RAM|m[23][1]~q  & \ALU|Add0~4_combout ))))

	.dataa(\RAM|m[31][1]~q ),
	.datab(\REG_DIN[1]~117_combout ),
	.datac(\RAM|m[23][1]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~118_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~118 .lut_mask = 16'hB8CC;
defparam \REG_DIN[1]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
fiftyfivenm_lcell_comb \RAM|m[21][1]~feeder (
// Equation(s):
// \RAM|m[21][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N29
dffeas \RAM|m[21][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][1] .is_wysiwyg = "true";
defparam \RAM|m[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \RAM|m[29][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][1] .is_wysiwyg = "true";
defparam \RAM|m[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N11
dffeas \RAM|m[17][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][1] .is_wysiwyg = "true";
defparam \RAM|m[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
fiftyfivenm_lcell_comb \RAM|m[25][1]~feeder (
// Equation(s):
// \RAM|m[25][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \RAM|m[25][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][1] .is_wysiwyg = "true";
defparam \RAM|m[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
fiftyfivenm_lcell_comb \REG_DIN[1]~110 (
// Equation(s):
// \REG_DIN[1]~110_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~6_combout )) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\RAM|m[25][1]~q ))) # (!\ALU|Add0~6_combout  & (\RAM|m[17][1]~q ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][1]~q ),
	.datad(\RAM|m[25][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~110_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~110 .lut_mask = 16'hDC98;
defparam \REG_DIN[1]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
fiftyfivenm_lcell_comb \REG_DIN[1]~111 (
// Equation(s):
// \REG_DIN[1]~111_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[1]~110_combout  & ((\RAM|m[29][1]~q ))) # (!\REG_DIN[1]~110_combout  & (\RAM|m[21][1]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[1]~110_combout ))))

	.dataa(\RAM|m[21][1]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[29][1]~q ),
	.datad(\REG_DIN[1]~110_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~111_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~111 .lut_mask = 16'hF388;
defparam \REG_DIN[1]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
fiftyfivenm_lcell_comb \RAM|m[20][1]~feeder (
// Equation(s):
// \RAM|m[20][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~5_combout ),
	.cin(gnd),
	.combout(\RAM|m[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \RAM|m[20][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][1] .is_wysiwyg = "true";
defparam \RAM|m[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \RAM|m[16][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][1] .is_wysiwyg = "true";
defparam \RAM|m[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
fiftyfivenm_lcell_comb \REG_DIN[1]~114 (
// Equation(s):
// \REG_DIN[1]~114_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & (\RAM|m[20][1]~q )) # (!\ALU|Add0~4_combout  & ((\RAM|m[16][1]~q )))))

	.dataa(\RAM|m[20][1]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][1]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~114_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~114 .lut_mask = 16'hEE30;
defparam \REG_DIN[1]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \RAM|m[28][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][1] .is_wysiwyg = "true";
defparam \RAM|m[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
fiftyfivenm_lcell_comb \RAM|m[24][1]~feeder (
// Equation(s):
// \RAM|m[24][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \RAM|m[24][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][1] .is_wysiwyg = "true";
defparam \RAM|m[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
fiftyfivenm_lcell_comb \REG_DIN[1]~115 (
// Equation(s):
// \REG_DIN[1]~115_combout  = (\REG_DIN[1]~114_combout  & (((\RAM|m[28][1]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[1]~114_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[24][1]~q ))))

	.dataa(\REG_DIN[1]~114_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[28][1]~q ),
	.datad(\RAM|m[24][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~115_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~115 .lut_mask = 16'hE6A2;
defparam \REG_DIN[1]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \RAM|m[18][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][1] .is_wysiwyg = "true";
defparam \RAM|m[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
fiftyfivenm_lcell_comb \RAM|m[22][1]~feeder (
// Equation(s):
// \RAM|m[22][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~5_combout ),
	.cin(gnd),
	.combout(\RAM|m[22][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][1]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[22][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \RAM|m[22][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][1] .is_wysiwyg = "true";
defparam \RAM|m[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
fiftyfivenm_lcell_comb \REG_DIN[1]~112 (
// Equation(s):
// \REG_DIN[1]~112_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[22][1]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[18][1]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][1]~q ),
	.datad(\RAM|m[22][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~112_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~112 .lut_mask = 16'hDC98;
defparam \REG_DIN[1]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \RAM|m[30][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][1] .is_wysiwyg = "true";
defparam \RAM|m[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
fiftyfivenm_lcell_comb \RAM|m[26][1]~feeder (
// Equation(s):
// \RAM|m[26][1]~feeder_combout  = \RAM|m~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][1]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N7
dffeas \RAM|m[26][1] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][1] .is_wysiwyg = "true";
defparam \RAM|m[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
fiftyfivenm_lcell_comb \REG_DIN[1]~113 (
// Equation(s):
// \REG_DIN[1]~113_combout  = (\REG_DIN[1]~112_combout  & (((\RAM|m[30][1]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[1]~112_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[26][1]~q ))))

	.dataa(\REG_DIN[1]~112_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[30][1]~q ),
	.datad(\RAM|m[26][1]~q ),
	.cin(gnd),
	.combout(\REG_DIN[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~113 .lut_mask = 16'hE6A2;
defparam \REG_DIN[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
fiftyfivenm_lcell_comb \REG_DIN[1]~116 (
// Equation(s):
// \REG_DIN[1]~116_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\REG_DIN[1]~113_combout ))) # (!\ALU|Add0~2_combout  & (\REG_DIN[1]~115_combout ))))

	.dataa(\REG_DIN[1]~115_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\REG_DIN[1]~113_combout ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~116_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~116 .lut_mask = 16'hFC22;
defparam \REG_DIN[1]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
fiftyfivenm_lcell_comb \REG_DIN[1]~119 (
// Equation(s):
// \REG_DIN[1]~119_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[1]~116_combout  & (\REG_DIN[1]~118_combout )) # (!\REG_DIN[1]~116_combout  & ((\REG_DIN[1]~111_combout ))))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[1]~116_combout ))))

	.dataa(\REG_DIN[1]~118_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\REG_DIN[1]~111_combout ),
	.datad(\REG_DIN[1]~116_combout ),
	.cin(gnd),
	.combout(\REG_DIN[1]~119_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[1]~119 .lut_mask = 16'hBBC0;
defparam \REG_DIN[1]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
fiftyfivenm_lcell_comb \REG|r~42 (
// Equation(s):
// \REG|r~42_combout  = (\REG_DIN[1]~109_combout  & ((\REG|r~30_combout ) # ((\REG|r~31_combout  & \REG_DIN[1]~119_combout )))) # (!\REG_DIN[1]~109_combout  & (\REG|r~31_combout  & (\REG_DIN[1]~119_combout )))

	.dataa(\REG_DIN[1]~109_combout ),
	.datab(\REG|r~31_combout ),
	.datac(\REG_DIN[1]~119_combout ),
	.datad(\REG|r~30_combout ),
	.cin(gnd),
	.combout(\REG|r~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~42 .lut_mask = 16'hEAC0;
defparam \REG|r~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
fiftyfivenm_lcell_comb \REG|r~51 (
// Equation(s):
// \REG|r~51_combout  = (\REG|r~42_combout ) # ((\ALU|Add0~2_combout  & (!\RST~input_o  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\REG|r~42_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~51_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~51 .lut_mask = 16'hAAAE;
defparam \REG|r~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \REG|r[2][1] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][1] .is_wysiwyg = "true";
defparam \REG|r[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
fiftyfivenm_lcell_comb \REG|DOUT0[1]~10 (
// Equation(s):
// \REG|DOUT0[1]~10_combout  = (\PC|COUNTER|count [0] & (((\REG|r[1][1]~q )))) # (!\PC|COUNTER|count [0] & ((\PC|PMEM|PROGRAM~0_combout  & ((\REG|r[3][1]~q ))) # (!\PC|PMEM|PROGRAM~0_combout  & (\REG|r[1][1]~q ))))

	.dataa(\PC|COUNTER|count [0]),
	.datab(\PC|PMEM|PROGRAM~0_combout ),
	.datac(\REG|r[1][1]~q ),
	.datad(\REG|r[3][1]~q ),
	.cin(gnd),
	.combout(\REG|DOUT0[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[1]~10 .lut_mask = 16'hF4B0;
defparam \REG|DOUT0[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
fiftyfivenm_lcell_comb \REG|DOUT0[1]~11 (
// Equation(s):
// \REG|DOUT0[1]~11_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & (\REG|r[2][1]~q ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[1]~10_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|r[2][1]~q ),
	.datad(\REG|DOUT0[1]~10_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[1]~11 .lut_mask = 16'hD580;
defparam \REG|DOUT0[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
fiftyfivenm_lcell_comb \RAM|Decoder0~3 (
// Equation(s):
// \RAM|Decoder0~3_combout  = (\ALU|Add0~2_combout  & (\RAM|Decoder0~0_combout  & !\ALU|Add0~4_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|Decoder0~0_combout ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~3 .lut_mask = 16'h00C0;
defparam \RAM|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
fiftyfivenm_lcell_comb \RAM|m[18][31]~16 (
// Equation(s):
// \RAM|m[18][31]~16_combout  = (\RST~input_o ) # ((\ALU|Add0~8_combout  & (!\ALU|Add0~6_combout  & \RAM|Decoder0~3_combout )))

	.dataa(\ALU|Add0~8_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~3_combout ),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\RAM|m[18][31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[18][31]~16 .lut_mask = 16'hFF20;
defparam \RAM|m[18][31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \RAM|m[18][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][2] .is_wysiwyg = "true";
defparam \RAM|m[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
fiftyfivenm_lcell_comb \RAM|m[26][2]~feeder (
// Equation(s):
// \RAM|m[26][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \RAM|m[26][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][2] .is_wysiwyg = "true";
defparam \RAM|m[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
fiftyfivenm_lcell_comb \REG_DIN[2]~90 (
// Equation(s):
// \REG_DIN[2]~90_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[26][2]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[18][2]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][2]~q ),
	.datad(\RAM|m[26][2]~q ),
	.cin(gnd),
	.combout(\REG_DIN[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~90 .lut_mask = 16'hBA98;
defparam \REG_DIN[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
fiftyfivenm_lcell_comb \REG_DIN[2]~91 (
// Equation(s):
// \REG_DIN[2]~91_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[2]~90_combout  & ((\RAM|m[30][2]~q ))) # (!\REG_DIN[2]~90_combout  & (\RAM|m[22][2]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[2]~90_combout ))))

	.dataa(\RAM|m[22][2]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[30][2]~q ),
	.datad(\REG_DIN[2]~90_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~91 .lut_mask = 16'hF388;
defparam \REG_DIN[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N3
dffeas \RAM|m[31][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][2] .is_wysiwyg = "true";
defparam \RAM|m[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N1
dffeas \RAM|m[27][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][2] .is_wysiwyg = "true";
defparam \RAM|m[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
fiftyfivenm_lcell_comb \RAM|m[23][2]~feeder (
// Equation(s):
// \RAM|m[23][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \RAM|m[23][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][2] .is_wysiwyg = "true";
defparam \RAM|m[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \RAM|m[19][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][2] .is_wysiwyg = "true";
defparam \RAM|m[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
fiftyfivenm_lcell_comb \REG_DIN[2]~97 (
// Equation(s):
// \REG_DIN[2]~97_combout  = (\ALU|Add0~4_combout  & ((\RAM|m[23][2]~q ) # ((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & (((\RAM|m[19][2]~q  & !\ALU|Add0~6_combout ))))

	.dataa(\RAM|m[23][2]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][2]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~97_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~97 .lut_mask = 16'hCCB8;
defparam \REG_DIN[2]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
fiftyfivenm_lcell_comb \REG_DIN[2]~98 (
// Equation(s):
// \REG_DIN[2]~98_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[2]~97_combout  & (\RAM|m[31][2]~q )) # (!\REG_DIN[2]~97_combout  & ((\RAM|m[27][2]~q ))))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[2]~97_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\RAM|m[31][2]~q ),
	.datac(\RAM|m[27][2]~q ),
	.datad(\REG_DIN[2]~97_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~98_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~98 .lut_mask = 16'hDDA0;
defparam \REG_DIN[2]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
fiftyfivenm_lcell_comb \RAM|m[25][2]~feeder (
// Equation(s):
// \RAM|m[25][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \RAM|m[25][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][2] .is_wysiwyg = "true";
defparam \RAM|m[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \RAM|m[29][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][2] .is_wysiwyg = "true";
defparam \RAM|m[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \RAM|m[17][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][2] .is_wysiwyg = "true";
defparam \RAM|m[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
fiftyfivenm_lcell_comb \RAM|m[21][2]~feeder (
// Equation(s):
// \RAM|m[21][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[21][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \RAM|m[21][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][2] .is_wysiwyg = "true";
defparam \RAM|m[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
fiftyfivenm_lcell_comb \REG_DIN[2]~92 (
// Equation(s):
// \REG_DIN[2]~92_combout  = (\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout ) # ((\RAM|m[21][2]~q )))) # (!\ALU|Add0~4_combout  & (!\ALU|Add0~6_combout  & (\RAM|m[17][2]~q )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][2]~q ),
	.datad(\RAM|m[21][2]~q ),
	.cin(gnd),
	.combout(\REG_DIN[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~92 .lut_mask = 16'hBA98;
defparam \REG_DIN[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
fiftyfivenm_lcell_comb \REG_DIN[2]~93 (
// Equation(s):
// \REG_DIN[2]~93_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[2]~92_combout  & ((\RAM|m[29][2]~q ))) # (!\REG_DIN[2]~92_combout  & (\RAM|m[25][2]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[2]~92_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\RAM|m[25][2]~q ),
	.datac(\RAM|m[29][2]~q ),
	.datad(\REG_DIN[2]~92_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~93 .lut_mask = 16'hF588;
defparam \REG_DIN[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
fiftyfivenm_lcell_comb \RAM|m[24][2]~feeder (
// Equation(s):
// \RAM|m[24][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \RAM|m[24][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][2] .is_wysiwyg = "true";
defparam \RAM|m[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \RAM|m[16][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][2] .is_wysiwyg = "true";
defparam \RAM|m[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
fiftyfivenm_lcell_comb \REG_DIN[2]~94 (
// Equation(s):
// \REG_DIN[2]~94_combout  = (\ALU|Add0~6_combout  & ((\RAM|m[24][2]~q ) # ((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (((\RAM|m[16][2]~q  & !\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[24][2]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][2]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~94 .lut_mask = 16'hCCB8;
defparam \REG_DIN[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
fiftyfivenm_lcell_comb \RAM|m[20][2]~feeder (
// Equation(s):
// \RAM|m[20][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N17
dffeas \RAM|m[20][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][2] .is_wysiwyg = "true";
defparam \RAM|m[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \RAM|m[28][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][2] .is_wysiwyg = "true";
defparam \RAM|m[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
fiftyfivenm_lcell_comb \REG_DIN[2]~95 (
// Equation(s):
// \REG_DIN[2]~95_combout  = (\REG_DIN[2]~94_combout  & (((\RAM|m[28][2]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[2]~94_combout  & (\RAM|m[20][2]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[2]~94_combout ),
	.datab(\RAM|m[20][2]~q ),
	.datac(\RAM|m[28][2]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~95 .lut_mask = 16'hE4AA;
defparam \REG_DIN[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
fiftyfivenm_lcell_comb \REG_DIN[2]~96 (
// Equation(s):
// \REG_DIN[2]~96_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[2]~93_combout ) # ((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[2]~95_combout  & !\ALU|Add0~2_combout ))))

	.dataa(\REG_DIN[2]~93_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\REG_DIN[2]~95_combout ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~96_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~96 .lut_mask = 16'hCCB8;
defparam \REG_DIN[2]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
fiftyfivenm_lcell_comb \REG_DIN[2]~99 (
// Equation(s):
// \REG_DIN[2]~99_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[2]~96_combout  & ((\REG_DIN[2]~98_combout ))) # (!\REG_DIN[2]~96_combout  & (\REG_DIN[2]~91_combout )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[2]~96_combout ))))

	.dataa(\REG_DIN[2]~91_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\REG_DIN[2]~98_combout ),
	.datad(\REG_DIN[2]~96_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~99_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~99 .lut_mask = 16'hF388;
defparam \REG_DIN[2]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
fiftyfivenm_lcell_comb \RAM|m[2][2]~feeder (
// Equation(s):
// \RAM|m[2][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \RAM|m[2][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][2] .is_wysiwyg = "true";
defparam \RAM|m[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
fiftyfivenm_lcell_comb \RAM|m[0][2]~feeder (
// Equation(s):
// \RAM|m[0][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N13
dffeas \RAM|m[0][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][2] .is_wysiwyg = "true";
defparam \RAM|m[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \RAM|m[1][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][2] .is_wysiwyg = "true";
defparam \RAM|m[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
fiftyfivenm_lcell_comb \REG_DIN[2]~84 (
// Equation(s):
// \REG_DIN[2]~84_combout  = (\ALU|Add0~0_combout  & (((\RAM|m[1][2]~q ) # (\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (\RAM|m[0][2]~q  & ((!\ALU|Add0~2_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[0][2]~q ),
	.datac(\RAM|m[1][2]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~84 .lut_mask = 16'hAAE4;
defparam \REG_DIN[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \RAM|m[3][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][2] .is_wysiwyg = "true";
defparam \RAM|m[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
fiftyfivenm_lcell_comb \REG_DIN[2]~85 (
// Equation(s):
// \REG_DIN[2]~85_combout  = (\REG_DIN[2]~84_combout  & (((\RAM|m[3][2]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[2]~84_combout  & (\RAM|m[2][2]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[2][2]~q ),
	.datab(\REG_DIN[2]~84_combout ),
	.datac(\RAM|m[3][2]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~85 .lut_mask = 16'hE2CC;
defparam \REG_DIN[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \RAM|m[4][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][2] .is_wysiwyg = "true";
defparam \RAM|m[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
fiftyfivenm_lcell_comb \RAM|m[6][2]~feeder (
// Equation(s):
// \RAM|m[6][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~6_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][2]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \RAM|m[6][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][2] .is_wysiwyg = "true";
defparam \RAM|m[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
fiftyfivenm_lcell_comb \REG_DIN[2]~82 (
// Equation(s):
// \REG_DIN[2]~82_combout  = (\ALU|Add0~0_combout  & (\ALU|Add0~2_combout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\RAM|m[6][2]~q ))) # (!\ALU|Add0~2_combout  & (\RAM|m[4][2]~q ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][2]~q ),
	.datad(\RAM|m[6][2]~q ),
	.cin(gnd),
	.combout(\REG_DIN[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~82 .lut_mask = 16'hDC98;
defparam \REG_DIN[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \RAM|m[7][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][2] .is_wysiwyg = "true";
defparam \RAM|m[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \RAM|m[5][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][2] .is_wysiwyg = "true";
defparam \RAM|m[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
fiftyfivenm_lcell_comb \REG_DIN[2]~83 (
// Equation(s):
// \REG_DIN[2]~83_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[2]~82_combout  & (\RAM|m[7][2]~q )) # (!\REG_DIN[2]~82_combout  & ((\RAM|m[5][2]~q ))))) # (!\ALU|Add0~0_combout  & (\REG_DIN[2]~82_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[2]~82_combout ),
	.datac(\RAM|m[7][2]~q ),
	.datad(\RAM|m[5][2]~q ),
	.cin(gnd),
	.combout(\REG_DIN[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~83 .lut_mask = 16'hE6C4;
defparam \REG_DIN[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
fiftyfivenm_lcell_comb \REG_DIN[2]~86 (
// Equation(s):
// \REG_DIN[2]~86_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\REG_DIN[2]~83_combout ))) # (!\ALU|Add0~4_combout  & (\REG_DIN[2]~85_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[2]~85_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\REG_DIN[2]~83_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~86_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~86 .lut_mask = 16'hF4A4;
defparam \REG_DIN[2]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
fiftyfivenm_lcell_comb \RAM|m[13][2]~feeder (
// Equation(s):
// \RAM|m[13][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \RAM|m[13][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][2] .is_wysiwyg = "true";
defparam \RAM|m[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \RAM|m[15][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][2] .is_wysiwyg = "true";
defparam \RAM|m[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
fiftyfivenm_lcell_comb \RAM|m[14][2]~feeder (
// Equation(s):
// \RAM|m[14][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \RAM|m[14][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][2] .is_wysiwyg = "true";
defparam \RAM|m[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \RAM|m[12][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][2] .is_wysiwyg = "true";
defparam \RAM|m[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
fiftyfivenm_lcell_comb \REG_DIN[2]~87 (
// Equation(s):
// \REG_DIN[2]~87_combout  = (\ALU|Add0~2_combout  & ((\RAM|m[14][2]~q ) # ((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (((\RAM|m[12][2]~q  & !\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[14][2]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][2]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~87_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~87 .lut_mask = 16'hCCB8;
defparam \REG_DIN[2]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
fiftyfivenm_lcell_comb \REG_DIN[2]~88 (
// Equation(s):
// \REG_DIN[2]~88_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[2]~87_combout  & ((\RAM|m[15][2]~q ))) # (!\REG_DIN[2]~87_combout  & (\RAM|m[13][2]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[2]~87_combout ))))

	.dataa(\RAM|m[13][2]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[15][2]~q ),
	.datad(\REG_DIN[2]~87_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~88_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~88 .lut_mask = 16'hF388;
defparam \REG_DIN[2]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \RAM|m[8][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][2] .is_wysiwyg = "true";
defparam \RAM|m[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
fiftyfivenm_lcell_comb \RAM|m[9][2]~feeder (
// Equation(s):
// \RAM|m[9][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \RAM|m[9][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][2] .is_wysiwyg = "true";
defparam \RAM|m[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
fiftyfivenm_lcell_comb \REG_DIN[2]~80 (
// Equation(s):
// \REG_DIN[2]~80_combout  = (\ALU|Add0~2_combout  & (\ALU|Add0~0_combout )) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[9][2]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[8][2]~q ))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][2]~q ),
	.datad(\RAM|m[9][2]~q ),
	.cin(gnd),
	.combout(\REG_DIN[2]~80_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~80 .lut_mask = 16'hDC98;
defparam \REG_DIN[2]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
fiftyfivenm_lcell_comb \RAM|m[10][2]~feeder (
// Equation(s):
// \RAM|m[10][2]~feeder_combout  = \RAM|m~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][2]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \RAM|m[10][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][2] .is_wysiwyg = "true";
defparam \RAM|m[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \RAM|m[11][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][2] .is_wysiwyg = "true";
defparam \RAM|m[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
fiftyfivenm_lcell_comb \REG_DIN[2]~81 (
// Equation(s):
// \REG_DIN[2]~81_combout  = (\REG_DIN[2]~80_combout  & (((\RAM|m[11][2]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[2]~80_combout  & (\RAM|m[10][2]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\REG_DIN[2]~80_combout ),
	.datab(\RAM|m[10][2]~q ),
	.datac(\RAM|m[11][2]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~81 .lut_mask = 16'hE4AA;
defparam \REG_DIN[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
fiftyfivenm_lcell_comb \REG_DIN[2]~89 (
// Equation(s):
// \REG_DIN[2]~89_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[2]~86_combout  & (\REG_DIN[2]~88_combout )) # (!\REG_DIN[2]~86_combout  & ((\REG_DIN[2]~81_combout ))))) # (!\ALU|Add0~6_combout  & (\REG_DIN[2]~86_combout ))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[2]~86_combout ),
	.datac(\REG_DIN[2]~88_combout ),
	.datad(\REG_DIN[2]~81_combout ),
	.cin(gnd),
	.combout(\REG_DIN[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[2]~89 .lut_mask = 16'hE6C4;
defparam \REG_DIN[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
fiftyfivenm_lcell_comb \REG|r~41 (
// Equation(s):
// \REG|r~41_combout  = (\REG_DIN[2]~99_combout  & ((\REG|r~31_combout ) # ((\REG_DIN[2]~89_combout  & \REG|r~30_combout )))) # (!\REG_DIN[2]~99_combout  & (\REG_DIN[2]~89_combout  & (\REG|r~30_combout )))

	.dataa(\REG_DIN[2]~99_combout ),
	.datab(\REG_DIN[2]~89_combout ),
	.datac(\REG|r~30_combout ),
	.datad(\REG|r~31_combout ),
	.cin(gnd),
	.combout(\REG|r~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~41 .lut_mask = 16'hEAC0;
defparam \REG|r~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
fiftyfivenm_lcell_comb \REG|r~50 (
// Equation(s):
// \REG|r~50_combout  = (\REG|r~41_combout ) # ((\ALU|Add0~4_combout  & (!\RST~input_o  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\RST~input_o ),
	.datac(\REG|r~41_combout ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~50_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~50 .lut_mask = 16'hF0F2;
defparam \REG|r~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N25
dffeas \REG|r[1][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][2] .is_wysiwyg = "true";
defparam \REG|r[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \REG|r[0][2] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][2] .is_wysiwyg = "true";
defparam \REG|r[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
fiftyfivenm_lcell_comb \REG|DOUT1[2]~11 (
// Equation(s):
// \REG|DOUT1[2]~11_combout  = (\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout ) # ((\REG|r[0][2]~q )))) # (!\PC|PMEM|PROGRAM~5_combout  & (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][2]~q )))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\PC|PMEM|PROGRAM~4_combout ),
	.datac(\REG|r[1][2]~q ),
	.datad(\REG|r[0][2]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[2]~11 .lut_mask = 16'hBA98;
defparam \REG|DOUT1[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
fiftyfivenm_lcell_comb \REG|DOUT1[2]~12 (
// Equation(s):
// \REG|DOUT1[2]~12_combout  = (\REG|DOUT1[2]~11_combout  & ((\REG|r[2][2]~q ) # ((!\PC|PMEM|PROGRAM~4_combout )))) # (!\REG|DOUT1[2]~11_combout  & (((\REG|r[3][2]~q  & \PC|PMEM|PROGRAM~4_combout ))))

	.dataa(\REG|DOUT1[2]~11_combout ),
	.datab(\REG|r[2][2]~q ),
	.datac(\REG|r[3][2]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[2]~12 .lut_mask = 16'hD8AA;
defparam \REG|DOUT1[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \REG|r[4][2] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][2] .is_wysiwyg = "true";
defparam \REG|r[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
fiftyfivenm_lcell_comb \REG|DOUT1[2]~13 (
// Equation(s):
// \REG|DOUT1[2]~13_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][2]~q ) # ((\REG|DOUT1[2]~12_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[2]~12_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[2]~12_combout ),
	.datac(\REG|r[4][2]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[2]~13 .lut_mask = 16'hA0EC;
defparam \REG|DOUT1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
fiftyfivenm_lcell_comb \SrcB[2]~22 (
// Equation(s):
// \SrcB[2]~22_combout  = (\SrcB[0]~33_combout  & (((\REG|DOUT1[2]~13_combout  & \SrcB[4]~32_combout )) # (!\PC|PMEM|PROGRAM~10_combout ))) # (!\SrcB[0]~33_combout  & (((\REG|DOUT1[2]~13_combout  & \SrcB[4]~32_combout ))))

	.dataa(\SrcB[0]~33_combout ),
	.datab(\PC|PMEM|PROGRAM~10_combout ),
	.datac(\REG|DOUT1[2]~13_combout ),
	.datad(\SrcB[4]~32_combout ),
	.cin(gnd),
	.combout(\SrcB[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[2]~22 .lut_mask = 16'hF222;
defparam \SrcB[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
fiftyfivenm_lcell_comb \RAM|Decoder0~4 (
// Equation(s):
// \RAM|Decoder0~4_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~2_combout  & \RAM|Decoder0~0_combout ))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(\RAM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~4 .lut_mask = 16'h8800;
defparam \RAM|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
fiftyfivenm_lcell_comb \RAM|m[14][8]~42 (
// Equation(s):
// \RAM|m[14][8]~42_combout  = (\RST~input_o ) # ((\ALU|Add0~6_combout  & (\RAM|Decoder0~4_combout  & !\ALU|Add0~8_combout )))

	.dataa(\RST~input_o ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|Decoder0~4_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[14][8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][8]~42 .lut_mask = 16'hAAEA;
defparam \RAM|m[14][8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \RAM|m[14][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][3] .is_wysiwyg = "true";
defparam \RAM|m[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
fiftyfivenm_lcell_comb \RAM|m[13][3]~feeder (
// Equation(s):
// \RAM|m[13][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \RAM|m[13][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][3] .is_wysiwyg = "true";
defparam \RAM|m[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \RAM|m[12][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][3] .is_wysiwyg = "true";
defparam \RAM|m[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
fiftyfivenm_lcell_comb \REG_DIN[3]~67 (
// Equation(s):
// \REG_DIN[3]~67_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & (\RAM|m[13][3]~q )) # (!\ALU|Add0~0_combout  & ((\RAM|m[12][3]~q )))))

	.dataa(\RAM|m[13][3]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][3]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~67 .lut_mask = 16'hEE30;
defparam \REG_DIN[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \RAM|m[15][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][3] .is_wysiwyg = "true";
defparam \RAM|m[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
fiftyfivenm_lcell_comb \REG_DIN[3]~68 (
// Equation(s):
// \REG_DIN[3]~68_combout  = (\REG_DIN[3]~67_combout  & (((\RAM|m[15][3]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[3]~67_combout  & (\RAM|m[14][3]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[14][3]~q ),
	.datab(\REG_DIN[3]~67_combout ),
	.datac(\RAM|m[15][3]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~68 .lut_mask = 16'hE2CC;
defparam \REG_DIN[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
fiftyfivenm_lcell_comb \RAM|m[1][3]~feeder (
// Equation(s):
// \RAM|m[1][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \RAM|m[1][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][3] .is_wysiwyg = "true";
defparam \RAM|m[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \RAM|m[3][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][3] .is_wysiwyg = "true";
defparam \RAM|m[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
fiftyfivenm_lcell_comb \RAM|m[0][3]~feeder (
// Equation(s):
// \RAM|m[0][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N31
dffeas \RAM|m[0][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][3] .is_wysiwyg = "true";
defparam \RAM|m[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \RAM|m[2][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][3] .is_wysiwyg = "true";
defparam \RAM|m[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
fiftyfivenm_lcell_comb \REG_DIN[3]~64 (
// Equation(s):
// \REG_DIN[3]~64_combout  = (\ALU|Add0~2_combout  & (((\RAM|m[2][3]~q ) # (\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (\RAM|m[0][3]~q  & ((!\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[0][3]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[2][3]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~64 .lut_mask = 16'hCCE2;
defparam \REG_DIN[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
fiftyfivenm_lcell_comb \REG_DIN[3]~65 (
// Equation(s):
// \REG_DIN[3]~65_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[3]~64_combout  & ((\RAM|m[3][3]~q ))) # (!\REG_DIN[3]~64_combout  & (\RAM|m[1][3]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[3]~64_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[1][3]~q ),
	.datac(\RAM|m[3][3]~q ),
	.datad(\REG_DIN[3]~64_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~65 .lut_mask = 16'hF588;
defparam \REG_DIN[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \RAM|m[9][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][3] .is_wysiwyg = "true";
defparam \RAM|m[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \RAM|m[11][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][3] .is_wysiwyg = "true";
defparam \RAM|m[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N5
dffeas \RAM|m[8][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][3] .is_wysiwyg = "true";
defparam \RAM|m[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
fiftyfivenm_lcell_comb \RAM|m[10][3]~feeder (
// Equation(s):
// \RAM|m[10][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \RAM|m[10][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][3] .is_wysiwyg = "true";
defparam \RAM|m[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
fiftyfivenm_lcell_comb \REG_DIN[3]~62 (
// Equation(s):
// \REG_DIN[3]~62_combout  = (\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout ) # ((\RAM|m[10][3]~q )))) # (!\ALU|Add0~2_combout  & (!\ALU|Add0~0_combout  & (\RAM|m[8][3]~q )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][3]~q ),
	.datad(\RAM|m[10][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~62 .lut_mask = 16'hBA98;
defparam \REG_DIN[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
fiftyfivenm_lcell_comb \REG_DIN[3]~63 (
// Equation(s):
// \REG_DIN[3]~63_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[3]~62_combout  & ((\RAM|m[11][3]~q ))) # (!\REG_DIN[3]~62_combout  & (\RAM|m[9][3]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[3]~62_combout ))))

	.dataa(\RAM|m[9][3]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[11][3]~q ),
	.datad(\REG_DIN[3]~62_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~63 .lut_mask = 16'hF388;
defparam \REG_DIN[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
fiftyfivenm_lcell_comb \REG_DIN[3]~66 (
// Equation(s):
// \REG_DIN[3]~66_combout  = (\ALU|Add0~4_combout  & (((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\REG_DIN[3]~63_combout ))) # (!\ALU|Add0~6_combout  & (\REG_DIN[3]~65_combout ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\REG_DIN[3]~65_combout ),
	.datac(\REG_DIN[3]~63_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~66 .lut_mask = 16'hFA44;
defparam \REG_DIN[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \RAM|m[4][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][3] .is_wysiwyg = "true";
defparam \RAM|m[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
fiftyfivenm_lcell_comb \RAM|m[5][3]~feeder (
// Equation(s):
// \RAM|m[5][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~7_combout ),
	.cin(gnd),
	.combout(\RAM|m[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][3]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \RAM|m[5][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][3] .is_wysiwyg = "true";
defparam \RAM|m[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
fiftyfivenm_lcell_comb \REG_DIN[3]~60 (
// Equation(s):
// \REG_DIN[3]~60_combout  = (\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout ) # ((\RAM|m[5][3]~q )))) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_combout  & (\RAM|m[4][3]~q )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][3]~q ),
	.datad(\RAM|m[5][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~60 .lut_mask = 16'hBA98;
defparam \REG_DIN[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \RAM|m[7][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][3] .is_wysiwyg = "true";
defparam \RAM|m[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
fiftyfivenm_lcell_comb \RAM|m[6][3]~feeder (
// Equation(s):
// \RAM|m[6][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \RAM|m[6][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][3] .is_wysiwyg = "true";
defparam \RAM|m[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
fiftyfivenm_lcell_comb \REG_DIN[3]~61 (
// Equation(s):
// \REG_DIN[3]~61_combout  = (\REG_DIN[3]~60_combout  & (((\RAM|m[7][3]~q )) # (!\ALU|Add0~2_combout ))) # (!\REG_DIN[3]~60_combout  & (\ALU|Add0~2_combout  & ((\RAM|m[6][3]~q ))))

	.dataa(\REG_DIN[3]~60_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[7][3]~q ),
	.datad(\RAM|m[6][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~61 .lut_mask = 16'hE6A2;
defparam \REG_DIN[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
fiftyfivenm_lcell_comb \REG_DIN[3]~69 (
// Equation(s):
// \REG_DIN[3]~69_combout  = (\REG_DIN[3]~66_combout  & ((\REG_DIN[3]~68_combout ) # ((!\ALU|Add0~4_combout )))) # (!\REG_DIN[3]~66_combout  & (((\ALU|Add0~4_combout  & \REG_DIN[3]~61_combout ))))

	.dataa(\REG_DIN[3]~68_combout ),
	.datab(\REG_DIN[3]~66_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\REG_DIN[3]~61_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~69 .lut_mask = 16'hBC8C;
defparam \REG_DIN[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
fiftyfivenm_lcell_comb \RAM|m[31][3]~feeder (
// Equation(s):
// \RAM|m[31][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[31][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[31][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \RAM|m[31][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[31][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][3] .is_wysiwyg = "true";
defparam \RAM|m[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N19
dffeas \RAM|m[23][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][3] .is_wysiwyg = "true";
defparam \RAM|m[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \RAM|m[19][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][3] .is_wysiwyg = "true";
defparam \RAM|m[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
fiftyfivenm_lcell_comb \RAM|m[27][3]~feeder (
// Equation(s):
// \RAM|m[27][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \RAM|m[27][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][3] .is_wysiwyg = "true";
defparam \RAM|m[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
fiftyfivenm_lcell_comb \REG_DIN[3]~77 (
// Equation(s):
// \REG_DIN[3]~77_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[27][3]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[19][3]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][3]~q ),
	.datad(\RAM|m[27][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~77 .lut_mask = 16'hBA98;
defparam \REG_DIN[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
fiftyfivenm_lcell_comb \REG_DIN[3]~78 (
// Equation(s):
// \REG_DIN[3]~78_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[3]~77_combout  & (\RAM|m[31][3]~q )) # (!\REG_DIN[3]~77_combout  & ((\RAM|m[23][3]~q ))))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[3]~77_combout ))))

	.dataa(\RAM|m[31][3]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[23][3]~q ),
	.datad(\REG_DIN[3]~77_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~78 .lut_mask = 16'hBBC0;
defparam \REG_DIN[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
fiftyfivenm_lcell_comb \RAM|m[26][3]~feeder (
// Equation(s):
// \RAM|m[26][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N1
dffeas \RAM|m[26][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][3] .is_wysiwyg = "true";
defparam \RAM|m[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \RAM|m[18][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][3] .is_wysiwyg = "true";
defparam \RAM|m[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
fiftyfivenm_lcell_comb \RAM|m[22][3]~feeder (
// Equation(s):
// \RAM|m[22][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \RAM|m[22][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][3] .is_wysiwyg = "true";
defparam \RAM|m[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
fiftyfivenm_lcell_comb \REG_DIN[3]~72 (
// Equation(s):
// \REG_DIN[3]~72_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[22][3]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[18][3]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][3]~q ),
	.datad(\RAM|m[22][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~72 .lut_mask = 16'hDC98;
defparam \REG_DIN[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \RAM|m[30][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][3] .is_wysiwyg = "true";
defparam \RAM|m[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
fiftyfivenm_lcell_comb \REG_DIN[3]~73 (
// Equation(s):
// \REG_DIN[3]~73_combout  = (\REG_DIN[3]~72_combout  & (((\RAM|m[30][3]~q ) # (!\ALU|Add0~6_combout )))) # (!\REG_DIN[3]~72_combout  & (\RAM|m[26][3]~q  & ((\ALU|Add0~6_combout ))))

	.dataa(\RAM|m[26][3]~q ),
	.datab(\REG_DIN[3]~72_combout ),
	.datac(\RAM|m[30][3]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~73 .lut_mask = 16'hE2CC;
defparam \REG_DIN[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
fiftyfivenm_lcell_comb \RAM|m[24][3]~feeder (
// Equation(s):
// \RAM|m[24][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \RAM|m[24][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][3] .is_wysiwyg = "true";
defparam \RAM|m[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \RAM|m[28][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][3] .is_wysiwyg = "true";
defparam \RAM|m[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
fiftyfivenm_lcell_comb \RAM|m[20][3]~feeder (
// Equation(s):
// \RAM|m[20][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N13
dffeas \RAM|m[20][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][3] .is_wysiwyg = "true";
defparam \RAM|m[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \RAM|m[16][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][3] .is_wysiwyg = "true";
defparam \RAM|m[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
fiftyfivenm_lcell_comb \REG_DIN[3]~74 (
// Equation(s):
// \REG_DIN[3]~74_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & (\RAM|m[20][3]~q )) # (!\ALU|Add0~4_combout  & ((\RAM|m[16][3]~q )))))

	.dataa(\RAM|m[20][3]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][3]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~74 .lut_mask = 16'hEE30;
defparam \REG_DIN[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
fiftyfivenm_lcell_comb \REG_DIN[3]~75 (
// Equation(s):
// \REG_DIN[3]~75_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[3]~74_combout  & ((\RAM|m[28][3]~q ))) # (!\REG_DIN[3]~74_combout  & (\RAM|m[24][3]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[3]~74_combout ))))

	.dataa(\RAM|m[24][3]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[28][3]~q ),
	.datad(\REG_DIN[3]~74_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~75 .lut_mask = 16'hF388;
defparam \REG_DIN[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
fiftyfivenm_lcell_comb \REG_DIN[3]~76 (
// Equation(s):
// \REG_DIN[3]~76_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[3]~73_combout ) # ((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[3]~75_combout  & !\ALU|Add0~0_combout ))))

	.dataa(\REG_DIN[3]~73_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\REG_DIN[3]~75_combout ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~76 .lut_mask = 16'hCCB8;
defparam \REG_DIN[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N5
dffeas \RAM|m[17][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][3] .is_wysiwyg = "true";
defparam \RAM|m[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
fiftyfivenm_lcell_comb \RAM|m[25][3]~feeder (
// Equation(s):
// \RAM|m[25][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N19
dffeas \RAM|m[25][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][3] .is_wysiwyg = "true";
defparam \RAM|m[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
fiftyfivenm_lcell_comb \REG_DIN[3]~70 (
// Equation(s):
// \REG_DIN[3]~70_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~6_combout )) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\RAM|m[25][3]~q ))) # (!\ALU|Add0~6_combout  & (\RAM|m[17][3]~q ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][3]~q ),
	.datad(\RAM|m[25][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~70 .lut_mask = 16'hDC98;
defparam \REG_DIN[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \RAM|m[29][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][3] .is_wysiwyg = "true";
defparam \RAM|m[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
fiftyfivenm_lcell_comb \RAM|m[21][3]~feeder (
// Equation(s):
// \RAM|m[21][3]~feeder_combout  = \RAM|m~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \RAM|m[21][3] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][3] .is_wysiwyg = "true";
defparam \RAM|m[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
fiftyfivenm_lcell_comb \REG_DIN[3]~71 (
// Equation(s):
// \REG_DIN[3]~71_combout  = (\REG_DIN[3]~70_combout  & (((\RAM|m[29][3]~q )) # (!\ALU|Add0~4_combout ))) # (!\REG_DIN[3]~70_combout  & (\ALU|Add0~4_combout  & ((\RAM|m[21][3]~q ))))

	.dataa(\REG_DIN[3]~70_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[29][3]~q ),
	.datad(\RAM|m[21][3]~q ),
	.cin(gnd),
	.combout(\REG_DIN[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~71 .lut_mask = 16'hE6A2;
defparam \REG_DIN[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
fiftyfivenm_lcell_comb \REG_DIN[3]~79 (
// Equation(s):
// \REG_DIN[3]~79_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[3]~76_combout  & (\REG_DIN[3]~78_combout )) # (!\REG_DIN[3]~76_combout  & ((\REG_DIN[3]~71_combout ))))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[3]~76_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[3]~78_combout ),
	.datac(\REG_DIN[3]~76_combout ),
	.datad(\REG_DIN[3]~71_combout ),
	.cin(gnd),
	.combout(\REG_DIN[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[3]~79 .lut_mask = 16'hDAD0;
defparam \REG_DIN[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
fiftyfivenm_lcell_comb \REG|r~40 (
// Equation(s):
// \REG|r~40_combout  = (\REG|r~30_combout  & ((\REG_DIN[3]~69_combout ) # ((\REG|r~31_combout  & \REG_DIN[3]~79_combout )))) # (!\REG|r~30_combout  & (((\REG|r~31_combout  & \REG_DIN[3]~79_combout ))))

	.dataa(\REG|r~30_combout ),
	.datab(\REG_DIN[3]~69_combout ),
	.datac(\REG|r~31_combout ),
	.datad(\REG_DIN[3]~79_combout ),
	.cin(gnd),
	.combout(\REG|r~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~40 .lut_mask = 16'hF888;
defparam \REG|r~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
fiftyfivenm_lcell_comb \REG|r~49 (
// Equation(s):
// \REG|r~49_combout  = (\REG|r~40_combout ) # ((!\DEC|MemRegWriteSelect~9_combout  & (!\RST~input_o  & \ALU|Add0~6_combout )))

	.dataa(\DEC|MemRegWriteSelect~9_combout ),
	.datab(\RST~input_o ),
	.datac(\REG|r~40_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG|r~49_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~49 .lut_mask = 16'hF1F0;
defparam \REG|r~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \REG|r[2][3] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][3] .is_wysiwyg = "true";
defparam \REG|r[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
fiftyfivenm_lcell_comb \REG|DOUT0[3]~6 (
// Equation(s):
// \REG|DOUT0[3]~6_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][3]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][3]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][3]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][3]~q ),
	.datac(\REG|r[1][3]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[3]~6 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
fiftyfivenm_lcell_comb \REG|DOUT0[3]~7 (
// Equation(s):
// \REG|DOUT0[3]~7_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\REG|r[2][3]~q  & (\PC|PMEM|PROGRAM~6_combout ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[3]~6_combout ))))

	.dataa(\REG|r[2][3]~q ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\PC|PMEM|PROGRAM~8_combout ),
	.datad(\REG|DOUT0[3]~6_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[3]~7 .lut_mask = 16'h8F80;
defparam \REG|DOUT0[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
fiftyfivenm_lcell_comb \RAM|Decoder0~2 (
// Equation(s):
// \RAM|Decoder0~2_combout  = (!\ALU|Add0~6_combout  & (\ALU|Add0~4_combout  & \ALU|Add0~8_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~6_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\RAM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|Decoder0~2 .lut_mask = 16'h3000;
defparam \RAM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
fiftyfivenm_lcell_comb \RAM|m[22][27]~14 (
// Equation(s):
// \RAM|m[22][27]~14_combout  = (\RST~input_o ) # ((\RAM|Decoder0~2_combout  & (\ALU|Add0~2_combout  & \RAM|Decoder0~0_combout )))

	.dataa(\RST~input_o ),
	.datab(\RAM|Decoder0~2_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\RAM|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RAM|m[22][27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][27]~14 .lut_mask = 16'hEAAA;
defparam \RAM|m[22][27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \RAM|m[22][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][4] .is_wysiwyg = "true";
defparam \RAM|m[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N15
dffeas \RAM|m[30][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][4] .is_wysiwyg = "true";
defparam \RAM|m[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \RAM|m[18][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][4] .is_wysiwyg = "true";
defparam \RAM|m[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
fiftyfivenm_lcell_comb \RAM|m[26][4]~feeder (
// Equation(s):
// \RAM|m[26][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N17
dffeas \RAM|m[26][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][4] .is_wysiwyg = "true";
defparam \RAM|m[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
fiftyfivenm_lcell_comb \REG_DIN[4]~40 (
// Equation(s):
// \REG_DIN[4]~40_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[26][4]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[18][4]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][4]~q ),
	.datad(\RAM|m[26][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~40 .lut_mask = 16'hBA98;
defparam \REG_DIN[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
fiftyfivenm_lcell_comb \REG_DIN[4]~41 (
// Equation(s):
// \REG_DIN[4]~41_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[4]~40_combout  & ((\RAM|m[30][4]~q ))) # (!\REG_DIN[4]~40_combout  & (\RAM|m[22][4]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[4]~40_combout ))))

	.dataa(\RAM|m[22][4]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[30][4]~q ),
	.datad(\REG_DIN[4]~40_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~41 .lut_mask = 16'hF388;
defparam \REG_DIN[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
fiftyfivenm_lcell_comb \RAM|m[27][4]~feeder (
// Equation(s):
// \RAM|m[27][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \RAM|m[27][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][4] .is_wysiwyg = "true";
defparam \RAM|m[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \RAM|m[31][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][4] .is_wysiwyg = "true";
defparam \RAM|m[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
fiftyfivenm_lcell_comb \RAM|m[23][4]~feeder (
// Equation(s):
// \RAM|m[23][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \RAM|m[23][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][4] .is_wysiwyg = "true";
defparam \RAM|m[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \RAM|m[19][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][4] .is_wysiwyg = "true";
defparam \RAM|m[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
fiftyfivenm_lcell_comb \REG_DIN[4]~47 (
// Equation(s):
// \REG_DIN[4]~47_combout  = (\ALU|Add0~4_combout  & ((\RAM|m[23][4]~q ) # ((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & (((\RAM|m[19][4]~q  & !\ALU|Add0~6_combout ))))

	.dataa(\RAM|m[23][4]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][4]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~47 .lut_mask = 16'hCCB8;
defparam \REG_DIN[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
fiftyfivenm_lcell_comb \REG_DIN[4]~48 (
// Equation(s):
// \REG_DIN[4]~48_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[4]~47_combout  & ((\RAM|m[31][4]~q ))) # (!\REG_DIN[4]~47_combout  & (\RAM|m[27][4]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[4]~47_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\RAM|m[27][4]~q ),
	.datac(\RAM|m[31][4]~q ),
	.datad(\REG_DIN[4]~47_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~48 .lut_mask = 16'hF588;
defparam \REG_DIN[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
fiftyfivenm_lcell_comb \RAM|m[24][4]~feeder (
// Equation(s):
// \RAM|m[24][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \RAM|m[24][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][4] .is_wysiwyg = "true";
defparam \RAM|m[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \RAM|m[16][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][4] .is_wysiwyg = "true";
defparam \RAM|m[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
fiftyfivenm_lcell_comb \REG_DIN[4]~44 (
// Equation(s):
// \REG_DIN[4]~44_combout  = (\ALU|Add0~6_combout  & ((\RAM|m[24][4]~q ) # ((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (((\RAM|m[16][4]~q  & !\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[24][4]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][4]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~44 .lut_mask = 16'hCCB8;
defparam \REG_DIN[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
fiftyfivenm_lcell_comb \RAM|m[20][4]~feeder (
// Equation(s):
// \RAM|m[20][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \RAM|m[20][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][4] .is_wysiwyg = "true";
defparam \RAM|m[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \RAM|m[28][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][4] .is_wysiwyg = "true";
defparam \RAM|m[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
fiftyfivenm_lcell_comb \REG_DIN[4]~45 (
// Equation(s):
// \REG_DIN[4]~45_combout  = (\REG_DIN[4]~44_combout  & (((\RAM|m[28][4]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[4]~44_combout  & (\RAM|m[20][4]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[4]~44_combout ),
	.datab(\RAM|m[20][4]~q ),
	.datac(\RAM|m[28][4]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~45 .lut_mask = 16'hE4AA;
defparam \REG_DIN[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N31
dffeas \RAM|m[17][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][4] .is_wysiwyg = "true";
defparam \RAM|m[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
fiftyfivenm_lcell_comb \RAM|m[21][4]~feeder (
// Equation(s):
// \RAM|m[21][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \RAM|m[21][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][4] .is_wysiwyg = "true";
defparam \RAM|m[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
fiftyfivenm_lcell_comb \REG_DIN[4]~42 (
// Equation(s):
// \REG_DIN[4]~42_combout  = (\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout ) # ((\RAM|m[21][4]~q )))) # (!\ALU|Add0~4_combout  & (!\ALU|Add0~6_combout  & (\RAM|m[17][4]~q )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][4]~q ),
	.datad(\RAM|m[21][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~42 .lut_mask = 16'hBA98;
defparam \REG_DIN[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \RAM|m[29][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][4] .is_wysiwyg = "true";
defparam \RAM|m[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
fiftyfivenm_lcell_comb \RAM|m[25][4]~feeder (
// Equation(s):
// \RAM|m[25][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \RAM|m[25][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][4] .is_wysiwyg = "true";
defparam \RAM|m[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
fiftyfivenm_lcell_comb \REG_DIN[4]~43 (
// Equation(s):
// \REG_DIN[4]~43_combout  = (\REG_DIN[4]~42_combout  & (((\RAM|m[29][4]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[4]~42_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[25][4]~q ))))

	.dataa(\REG_DIN[4]~42_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[29][4]~q ),
	.datad(\RAM|m[25][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~43 .lut_mask = 16'hE6A2;
defparam \REG_DIN[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
fiftyfivenm_lcell_comb \REG_DIN[4]~46 (
// Equation(s):
// \REG_DIN[4]~46_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\REG_DIN[4]~43_combout ))) # (!\ALU|Add0~0_combout  & (\REG_DIN[4]~45_combout ))))

	.dataa(\REG_DIN[4]~45_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\REG_DIN[4]~43_combout ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~46 .lut_mask = 16'hFC22;
defparam \REG_DIN[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
fiftyfivenm_lcell_comb \REG_DIN[4]~49 (
// Equation(s):
// \REG_DIN[4]~49_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[4]~46_combout  & ((\REG_DIN[4]~48_combout ))) # (!\REG_DIN[4]~46_combout  & (\REG_DIN[4]~41_combout )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[4]~46_combout ))))

	.dataa(\REG_DIN[4]~41_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\REG_DIN[4]~48_combout ),
	.datad(\REG_DIN[4]~46_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~49 .lut_mask = 16'hF388;
defparam \REG_DIN[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
fiftyfivenm_lcell_comb \REG|r~38 (
// Equation(s):
// \REG|r~38_combout  = (\ALU|Add0~8_combout  & (!\RST~input_o  & ((\REG_DIN[4]~49_combout ) # (!\DEC|MemRegWriteSelect~9_combout ))))

	.dataa(\REG_DIN[4]~49_combout ),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~38 .lut_mask = 16'h080C;
defparam \REG|r~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \RAM|m[8][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][4] .is_wysiwyg = "true";
defparam \RAM|m[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
fiftyfivenm_lcell_comb \RAM|m[9][4]~feeder (
// Equation(s):
// \RAM|m[9][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \RAM|m[9][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][4] .is_wysiwyg = "true";
defparam \RAM|m[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
fiftyfivenm_lcell_comb \REG_DIN[4]~50 (
// Equation(s):
// \REG_DIN[4]~50_combout  = (\ALU|Add0~2_combout  & (\ALU|Add0~0_combout )) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[9][4]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[8][4]~q ))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][4]~q ),
	.datad(\RAM|m[9][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~50 .lut_mask = 16'hDC98;
defparam \REG_DIN[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
fiftyfivenm_lcell_comb \RAM|m[10][4]~feeder (
// Equation(s):
// \RAM|m[10][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \RAM|m[10][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][4] .is_wysiwyg = "true";
defparam \RAM|m[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \RAM|m[11][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][4] .is_wysiwyg = "true";
defparam \RAM|m[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
fiftyfivenm_lcell_comb \REG_DIN[4]~51 (
// Equation(s):
// \REG_DIN[4]~51_combout  = (\REG_DIN[4]~50_combout  & (((\RAM|m[11][4]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[4]~50_combout  & (\RAM|m[10][4]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\REG_DIN[4]~50_combout ),
	.datab(\RAM|m[10][4]~q ),
	.datac(\RAM|m[11][4]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~51 .lut_mask = 16'hE4AA;
defparam \REG_DIN[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
fiftyfivenm_lcell_comb \RAM|m[15][4]~feeder (
// Equation(s):
// \RAM|m[15][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[15][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \RAM|m[15][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][4] .is_wysiwyg = "true";
defparam \RAM|m[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
fiftyfivenm_lcell_comb \RAM|m[14][4]~feeder (
// Equation(s):
// \RAM|m[14][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \RAM|m[14][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][4] .is_wysiwyg = "true";
defparam \RAM|m[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \RAM|m[12][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][4] .is_wysiwyg = "true";
defparam \RAM|m[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
fiftyfivenm_lcell_comb \REG_DIN[4]~57 (
// Equation(s):
// \REG_DIN[4]~57_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & (\RAM|m[14][4]~q )) # (!\ALU|Add0~2_combout  & ((\RAM|m[12][4]~q )))))

	.dataa(\RAM|m[14][4]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[12][4]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~57 .lut_mask = 16'hEE30;
defparam \REG_DIN[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \RAM|m[13][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][4] .is_wysiwyg = "true";
defparam \RAM|m[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
fiftyfivenm_lcell_comb \REG_DIN[4]~58 (
// Equation(s):
// \REG_DIN[4]~58_combout  = (\REG_DIN[4]~57_combout  & ((\RAM|m[15][4]~q ) # ((!\ALU|Add0~0_combout )))) # (!\REG_DIN[4]~57_combout  & (((\RAM|m[13][4]~q  & \ALU|Add0~0_combout ))))

	.dataa(\RAM|m[15][4]~q ),
	.datab(\REG_DIN[4]~57_combout ),
	.datac(\RAM|m[13][4]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~58 .lut_mask = 16'hB8CC;
defparam \REG_DIN[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
fiftyfivenm_lcell_comb \RAM|m[2][4]~feeder (
// Equation(s):
// \RAM|m[2][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \RAM|m[2][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][4] .is_wysiwyg = "true";
defparam \RAM|m[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
fiftyfivenm_lcell_comb \RAM|m[0][4]~feeder (
// Equation(s):
// \RAM|m[0][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][4]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N25
dffeas \RAM|m[0][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][4] .is_wysiwyg = "true";
defparam \RAM|m[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \RAM|m[1][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][4] .is_wysiwyg = "true";
defparam \RAM|m[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
fiftyfivenm_lcell_comb \REG_DIN[4]~54 (
// Equation(s):
// \REG_DIN[4]~54_combout  = (\ALU|Add0~0_combout  & (((\RAM|m[1][4]~q ) # (\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (\RAM|m[0][4]~q  & ((!\ALU|Add0~2_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[0][4]~q ),
	.datac(\RAM|m[1][4]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~54 .lut_mask = 16'hAAE4;
defparam \REG_DIN[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \RAM|m[3][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][4] .is_wysiwyg = "true";
defparam \RAM|m[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
fiftyfivenm_lcell_comb \REG_DIN[4]~55 (
// Equation(s):
// \REG_DIN[4]~55_combout  = (\REG_DIN[4]~54_combout  & (((\RAM|m[3][4]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[4]~54_combout  & (\RAM|m[2][4]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[2][4]~q ),
	.datab(\REG_DIN[4]~54_combout ),
	.datac(\RAM|m[3][4]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~55 .lut_mask = 16'hE2CC;
defparam \REG_DIN[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \RAM|m[4][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][4] .is_wysiwyg = "true";
defparam \RAM|m[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
fiftyfivenm_lcell_comb \RAM|m[6][4]~feeder (
// Equation(s):
// \RAM|m[6][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N11
dffeas \RAM|m[6][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][4] .is_wysiwyg = "true";
defparam \RAM|m[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
fiftyfivenm_lcell_comb \REG_DIN[4]~52 (
// Equation(s):
// \REG_DIN[4]~52_combout  = (\ALU|Add0~0_combout  & (\ALU|Add0~2_combout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\RAM|m[6][4]~q ))) # (!\ALU|Add0~2_combout  & (\RAM|m[4][4]~q ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][4]~q ),
	.datad(\RAM|m[6][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~52 .lut_mask = 16'hDC98;
defparam \REG_DIN[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N9
dffeas \RAM|m[7][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][4] .is_wysiwyg = "true";
defparam \RAM|m[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
fiftyfivenm_lcell_comb \RAM|m[5][4]~feeder (
// Equation(s):
// \RAM|m[5][4]~feeder_combout  = \RAM|m~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~8_combout ),
	.cin(gnd),
	.combout(\RAM|m[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][4]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \RAM|m[5][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][4] .is_wysiwyg = "true";
defparam \RAM|m[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
fiftyfivenm_lcell_comb \REG_DIN[4]~53 (
// Equation(s):
// \REG_DIN[4]~53_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[4]~52_combout  & (\RAM|m[7][4]~q )) # (!\REG_DIN[4]~52_combout  & ((\RAM|m[5][4]~q ))))) # (!\ALU|Add0~0_combout  & (\REG_DIN[4]~52_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[4]~52_combout ),
	.datac(\RAM|m[7][4]~q ),
	.datad(\RAM|m[5][4]~q ),
	.cin(gnd),
	.combout(\REG_DIN[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~53 .lut_mask = 16'hE6C4;
defparam \REG_DIN[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
fiftyfivenm_lcell_comb \REG_DIN[4]~56 (
// Equation(s):
// \REG_DIN[4]~56_combout  = (\ALU|Add0~4_combout  & (((\REG_DIN[4]~53_combout ) # (\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & (\REG_DIN[4]~55_combout  & ((!\ALU|Add0~6_combout ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\REG_DIN[4]~55_combout ),
	.datac(\REG_DIN[4]~53_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~56 .lut_mask = 16'hAAE4;
defparam \REG_DIN[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
fiftyfivenm_lcell_comb \REG_DIN[4]~59 (
// Equation(s):
// \REG_DIN[4]~59_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[4]~56_combout  & ((\REG_DIN[4]~58_combout ))) # (!\REG_DIN[4]~56_combout  & (\REG_DIN[4]~51_combout )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[4]~56_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[4]~51_combout ),
	.datac(\REG_DIN[4]~58_combout ),
	.datad(\REG_DIN[4]~56_combout ),
	.cin(gnd),
	.combout(\REG_DIN[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[4]~59 .lut_mask = 16'hF588;
defparam \REG_DIN[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
fiftyfivenm_lcell_comb \REG|r~39 (
// Equation(s):
// \REG|r~39_combout  = (\REG|r~38_combout ) # ((\REG|r~30_combout  & \REG_DIN[4]~59_combout ))

	.dataa(\REG|r~38_combout ),
	.datab(\REG|r~30_combout ),
	.datac(gnd),
	.datad(\REG_DIN[4]~59_combout ),
	.cin(gnd),
	.combout(\REG|r~39_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~39 .lut_mask = 16'hEEAA;
defparam \REG|r~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \REG|r[2][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][4] .is_wysiwyg = "true";
defparam \REG|r[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N27
dffeas \REG|r[0][4] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][4] .is_wysiwyg = "true";
defparam \REG|r[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
fiftyfivenm_lcell_comb \REG|DOUT1[4]~6 (
// Equation(s):
// \REG|DOUT1[4]~6_combout  = (\PC|PMEM|PROGRAM~4_combout  & (((\PC|PMEM|PROGRAM~5_combout )))) # (!\PC|PMEM|PROGRAM~4_combout  & ((\PC|PMEM|PROGRAM~5_combout  & (\REG|r[0][4]~q )) # (!\PC|PMEM|PROGRAM~5_combout  & ((\REG|r[1][4]~q )))))

	.dataa(\REG|r[0][4]~q ),
	.datab(\PC|PMEM|PROGRAM~4_combout ),
	.datac(\REG|r[1][4]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[4]~6 .lut_mask = 16'hEE30;
defparam \REG|DOUT1[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
fiftyfivenm_lcell_comb \REG|DOUT1[4]~7 (
// Equation(s):
// \REG|DOUT1[4]~7_combout  = (\REG|DOUT1[4]~6_combout  & ((\REG|r[2][4]~q ) # ((!\PC|PMEM|PROGRAM~4_combout )))) # (!\REG|DOUT1[4]~6_combout  & (((\REG|r[3][4]~q  & \PC|PMEM|PROGRAM~4_combout ))))

	.dataa(\REG|r[2][4]~q ),
	.datab(\REG|DOUT1[4]~6_combout ),
	.datac(\REG|r[3][4]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[4]~7 .lut_mask = 16'hB8CC;
defparam \REG|DOUT1[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \REG|r[4][4] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][4] .is_wysiwyg = "true";
defparam \REG|r[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
fiftyfivenm_lcell_comb \RAM|m~3 (
// Equation(s):
// \RAM|m~3_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][4]~q ) # ((\REG|DOUT1[4]~7_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[4]~7_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[4]~7_combout ),
	.datac(\REG|r[4][4]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\RAM|m~3_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~3 .lut_mask = 16'hA0EC;
defparam \RAM|m~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
fiftyfivenm_lcell_comb \SrcB[4]~20 (
// Equation(s):
// \SrcB[4]~20_combout  = (\SrcB[4]~32_combout  & \RAM|m~3_combout )

	.dataa(\SrcB[4]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~3_combout ),
	.cin(gnd),
	.combout(\SrcB[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[4]~20 .lut_mask = 16'hAA00;
defparam \SrcB[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
fiftyfivenm_lcell_comb \REG|r~31 (
// Equation(s):
// \REG|r~31_combout  = (\ALU|Add0~8_combout  & (!\RST~input_o  & \DEC|MemRegWriteSelect~9_combout ))

	.dataa(gnd),
	.datab(\ALU|Add0~8_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~31 .lut_mask = 16'h0C00;
defparam \REG|r~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
fiftyfivenm_lcell_comb \RAM|m[23][0]~feeder (
// Equation(s):
// \RAM|m[23][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \RAM|m[23][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][0] .is_wysiwyg = "true";
defparam \RAM|m[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N27
dffeas \RAM|m[19][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][0] .is_wysiwyg = "true";
defparam \RAM|m[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
fiftyfivenm_lcell_comb \REG_DIN[0]~7 (
// Equation(s):
// \REG_DIN[0]~7_combout  = (\ALU|Add0~4_combout  & ((\RAM|m[23][0]~q ) # ((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & (((\RAM|m[19][0]~q  & !\ALU|Add0~6_combout ))))

	.dataa(\RAM|m[23][0]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][0]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~7 .lut_mask = 16'hCCB8;
defparam \REG_DIN[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \RAM|m[31][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][0] .is_wysiwyg = "true";
defparam \RAM|m[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
fiftyfivenm_lcell_comb \RAM|m[27][0]~feeder (
// Equation(s):
// \RAM|m[27][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \RAM|m[27][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][0] .is_wysiwyg = "true";
defparam \RAM|m[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
fiftyfivenm_lcell_comb \REG_DIN[0]~8 (
// Equation(s):
// \REG_DIN[0]~8_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[0]~7_combout  & (\RAM|m[31][0]~q )) # (!\REG_DIN[0]~7_combout  & ((\RAM|m[27][0]~q ))))) # (!\ALU|Add0~6_combout  & (\REG_DIN[0]~7_combout ))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[0]~7_combout ),
	.datac(\RAM|m[31][0]~q ),
	.datad(\RAM|m[27][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~8 .lut_mask = 16'hE6C4;
defparam \REG_DIN[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \RAM|m[18][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][0] .is_wysiwyg = "true";
defparam \RAM|m[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
fiftyfivenm_lcell_comb \RAM|m[26][0]~feeder (
// Equation(s):
// \RAM|m[26][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \RAM|m[26][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][0] .is_wysiwyg = "true";
defparam \RAM|m[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
fiftyfivenm_lcell_comb \REG_DIN[0]~0 (
// Equation(s):
// \REG_DIN[0]~0_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[26][0]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[18][0]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][0]~q ),
	.datad(\RAM|m[26][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~0 .lut_mask = 16'hBA98;
defparam \REG_DIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
fiftyfivenm_lcell_comb \RAM|m[22][0]~feeder (
// Equation(s):
// \RAM|m[22][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \RAM|m[22][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][0] .is_wysiwyg = "true";
defparam \RAM|m[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \RAM|m[30][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][0] .is_wysiwyg = "true";
defparam \RAM|m[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
fiftyfivenm_lcell_comb \REG_DIN[0]~1 (
// Equation(s):
// \REG_DIN[0]~1_combout  = (\REG_DIN[0]~0_combout  & (((\RAM|m[30][0]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[0]~0_combout  & (\RAM|m[22][0]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[0]~0_combout ),
	.datab(\RAM|m[22][0]~q ),
	.datac(\RAM|m[30][0]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~1 .lut_mask = 16'hE4AA;
defparam \REG_DIN[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
fiftyfivenm_lcell_comb \RAM|m[24][0]~feeder (
// Equation(s):
// \RAM|m[24][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \RAM|m[24][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][0] .is_wysiwyg = "true";
defparam \RAM|m[24][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \RAM|m[16][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][0] .is_wysiwyg = "true";
defparam \RAM|m[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
fiftyfivenm_lcell_comb \REG_DIN[0]~4 (
// Equation(s):
// \REG_DIN[0]~4_combout  = (\ALU|Add0~6_combout  & ((\RAM|m[24][0]~q ) # ((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (((\RAM|m[16][0]~q  & !\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[24][0]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][0]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~4 .lut_mask = 16'hCCB8;
defparam \REG_DIN[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
fiftyfivenm_lcell_comb \RAM|m[20][0]~feeder (
// Equation(s):
// \RAM|m[20][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \RAM|m[20][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][0] .is_wysiwyg = "true";
defparam \RAM|m[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \RAM|m[28][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][0] .is_wysiwyg = "true";
defparam \RAM|m[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
fiftyfivenm_lcell_comb \REG_DIN[0]~5 (
// Equation(s):
// \REG_DIN[0]~5_combout  = (\REG_DIN[0]~4_combout  & (((\RAM|m[28][0]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[0]~4_combout  & (\RAM|m[20][0]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[0]~4_combout ),
	.datab(\RAM|m[20][0]~q ),
	.datac(\RAM|m[28][0]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~5 .lut_mask = 16'hE4AA;
defparam \REG_DIN[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
fiftyfivenm_lcell_comb \RAM|m[25][0]~feeder (
// Equation(s):
// \RAM|m[25][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \RAM|m[25][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][0] .is_wysiwyg = "true";
defparam \RAM|m[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \RAM|m[29][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][0] .is_wysiwyg = "true";
defparam \RAM|m[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \RAM|m[17][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][0] .is_wysiwyg = "true";
defparam \RAM|m[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
fiftyfivenm_lcell_comb \RAM|m[21][0]~feeder (
// Equation(s):
// \RAM|m[21][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \RAM|m[21][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][0] .is_wysiwyg = "true";
defparam \RAM|m[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
fiftyfivenm_lcell_comb \REG_DIN[0]~2 (
// Equation(s):
// \REG_DIN[0]~2_combout  = (\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout ) # ((\RAM|m[21][0]~q )))) # (!\ALU|Add0~4_combout  & (!\ALU|Add0~6_combout  & (\RAM|m[17][0]~q )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][0]~q ),
	.datad(\RAM|m[21][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~2 .lut_mask = 16'hBA98;
defparam \REG_DIN[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
fiftyfivenm_lcell_comb \REG_DIN[0]~3 (
// Equation(s):
// \REG_DIN[0]~3_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[0]~2_combout  & ((\RAM|m[29][0]~q ))) # (!\REG_DIN[0]~2_combout  & (\RAM|m[25][0]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[0]~2_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\RAM|m[25][0]~q ),
	.datac(\RAM|m[29][0]~q ),
	.datad(\REG_DIN[0]~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~3 .lut_mask = 16'hF588;
defparam \REG_DIN[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
fiftyfivenm_lcell_comb \REG_DIN[0]~6 (
// Equation(s):
// \REG_DIN[0]~6_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout ) # (\REG_DIN[0]~3_combout )))) # (!\ALU|Add0~0_combout  & (\REG_DIN[0]~5_combout  & (!\ALU|Add0~2_combout )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[0]~5_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\REG_DIN[0]~3_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~6 .lut_mask = 16'hAEA4;
defparam \REG_DIN[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
fiftyfivenm_lcell_comb \REG_DIN[0]~9 (
// Equation(s):
// \REG_DIN[0]~9_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[0]~6_combout  & (\REG_DIN[0]~8_combout )) # (!\REG_DIN[0]~6_combout  & ((\REG_DIN[0]~1_combout ))))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[0]~6_combout ))))

	.dataa(\REG_DIN[0]~8_combout ),
	.datab(\REG_DIN[0]~1_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\REG_DIN[0]~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~9 .lut_mask = 16'hAFC0;
defparam \REG_DIN[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
fiftyfivenm_lcell_comb \RAM|m[10][0]~feeder (
// Equation(s):
// \RAM|m[10][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \RAM|m[10][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][0] .is_wysiwyg = "true";
defparam \RAM|m[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \RAM|m[8][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][0] .is_wysiwyg = "true";
defparam \RAM|m[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
fiftyfivenm_lcell_comb \RAM|m[9][0]~feeder (
// Equation(s):
// \RAM|m[9][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N3
dffeas \RAM|m[9][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][0] .is_wysiwyg = "true";
defparam \RAM|m[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
fiftyfivenm_lcell_comb \REG_DIN[0]~10 (
// Equation(s):
// \REG_DIN[0]~10_combout  = (\ALU|Add0~2_combout  & (\ALU|Add0~0_combout )) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[9][0]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[8][0]~q ))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][0]~q ),
	.datad(\RAM|m[9][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~10 .lut_mask = 16'hDC98;
defparam \REG_DIN[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \RAM|m[11][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][0] .is_wysiwyg = "true";
defparam \RAM|m[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
fiftyfivenm_lcell_comb \REG_DIN[0]~11 (
// Equation(s):
// \REG_DIN[0]~11_combout  = (\REG_DIN[0]~10_combout  & (((\RAM|m[11][0]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[0]~10_combout  & (\RAM|m[10][0]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[10][0]~q ),
	.datab(\REG_DIN[0]~10_combout ),
	.datac(\RAM|m[11][0]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~11 .lut_mask = 16'hE2CC;
defparam \REG_DIN[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
fiftyfivenm_lcell_comb \RAM|m[2][0]~feeder (
// Equation(s):
// \RAM|m[2][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \RAM|m[2][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][0] .is_wysiwyg = "true";
defparam \RAM|m[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \RAM|m[1][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][0] .is_wysiwyg = "true";
defparam \RAM|m[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
fiftyfivenm_lcell_comb \REG_DIN[0]~14 (
// Equation(s):
// \REG_DIN[0]~14_combout  = (\ALU|Add0~0_combout  & (((\RAM|m[1][0]~q ) # (\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (\RAM|m[0][0]~q  & ((!\ALU|Add0~2_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[0][0]~q ),
	.datac(\RAM|m[1][0]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~14 .lut_mask = 16'hAAE4;
defparam \REG_DIN[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \RAM|m[3][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][0] .is_wysiwyg = "true";
defparam \RAM|m[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
fiftyfivenm_lcell_comb \REG_DIN[0]~15 (
// Equation(s):
// \REG_DIN[0]~15_combout  = (\REG_DIN[0]~14_combout  & (((\RAM|m[3][0]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[0]~14_combout  & (\RAM|m[2][0]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[2][0]~q ),
	.datab(\REG_DIN[0]~14_combout ),
	.datac(\RAM|m[3][0]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~15 .lut_mask = 16'hE2CC;
defparam \REG_DIN[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \RAM|m[4][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][0] .is_wysiwyg = "true";
defparam \RAM|m[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
fiftyfivenm_lcell_comb \RAM|m[6][0]~feeder (
// Equation(s):
// \RAM|m[6][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \RAM|m[6][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][0] .is_wysiwyg = "true";
defparam \RAM|m[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
fiftyfivenm_lcell_comb \REG_DIN[0]~12 (
// Equation(s):
// \REG_DIN[0]~12_combout  = (\ALU|Add0~0_combout  & (\ALU|Add0~2_combout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\RAM|m[6][0]~q ))) # (!\ALU|Add0~2_combout  & (\RAM|m[4][0]~q ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][0]~q ),
	.datad(\RAM|m[6][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~12 .lut_mask = 16'hDC98;
defparam \REG_DIN[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \RAM|m[7][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][0] .is_wysiwyg = "true";
defparam \RAM|m[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
fiftyfivenm_lcell_comb \RAM|m[5][0]~feeder (
// Equation(s):
// \RAM|m[5][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \RAM|m[5][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][0] .is_wysiwyg = "true";
defparam \RAM|m[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
fiftyfivenm_lcell_comb \REG_DIN[0]~13 (
// Equation(s):
// \REG_DIN[0]~13_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[0]~12_combout  & (\RAM|m[7][0]~q )) # (!\REG_DIN[0]~12_combout  & ((\RAM|m[5][0]~q ))))) # (!\ALU|Add0~0_combout  & (\REG_DIN[0]~12_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[0]~12_combout ),
	.datac(\RAM|m[7][0]~q ),
	.datad(\RAM|m[5][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~13 .lut_mask = 16'hE6C4;
defparam \REG_DIN[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
fiftyfivenm_lcell_comb \REG_DIN[0]~16 (
// Equation(s):
// \REG_DIN[0]~16_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\REG_DIN[0]~13_combout ))) # (!\ALU|Add0~4_combout  & (\REG_DIN[0]~15_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[0]~15_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\REG_DIN[0]~13_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~16 .lut_mask = 16'hF4A4;
defparam \REG_DIN[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \RAM|m[12][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][0] .is_wysiwyg = "true";
defparam \RAM|m[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
fiftyfivenm_lcell_comb \RAM|m[14][0]~feeder (
// Equation(s):
// \RAM|m[14][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \RAM|m[14][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][0] .is_wysiwyg = "true";
defparam \RAM|m[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
fiftyfivenm_lcell_comb \REG_DIN[0]~17 (
// Equation(s):
// \REG_DIN[0]~17_combout  = (\ALU|Add0~0_combout  & (\ALU|Add0~2_combout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\RAM|m[14][0]~q ))) # (!\ALU|Add0~2_combout  & (\RAM|m[12][0]~q ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][0]~q ),
	.datad(\RAM|m[14][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~17 .lut_mask = 16'hDC98;
defparam \REG_DIN[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \RAM|m[13][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][0] .is_wysiwyg = "true";
defparam \RAM|m[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
fiftyfivenm_lcell_comb \RAM|m[15][0]~feeder (
// Equation(s):
// \RAM|m[15][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[15][0]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \RAM|m[15][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][0] .is_wysiwyg = "true";
defparam \RAM|m[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
fiftyfivenm_lcell_comb \REG_DIN[0]~18 (
// Equation(s):
// \REG_DIN[0]~18_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[0]~17_combout  & ((\RAM|m[15][0]~q ))) # (!\REG_DIN[0]~17_combout  & (\RAM|m[13][0]~q )))) # (!\ALU|Add0~0_combout  & (\REG_DIN[0]~17_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[0]~17_combout ),
	.datac(\RAM|m[13][0]~q ),
	.datad(\RAM|m[15][0]~q ),
	.cin(gnd),
	.combout(\REG_DIN[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~18 .lut_mask = 16'hEC64;
defparam \REG_DIN[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
fiftyfivenm_lcell_comb \REG_DIN[0]~19 (
// Equation(s):
// \REG_DIN[0]~19_combout  = (\REG_DIN[0]~16_combout  & (((\REG_DIN[0]~18_combout ) # (!\ALU|Add0~6_combout )))) # (!\REG_DIN[0]~16_combout  & (\REG_DIN[0]~11_combout  & ((\ALU|Add0~6_combout ))))

	.dataa(\REG_DIN[0]~11_combout ),
	.datab(\REG_DIN[0]~16_combout ),
	.datac(\REG_DIN[0]~18_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[0]~19 .lut_mask = 16'hE2CC;
defparam \REG_DIN[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
fiftyfivenm_lcell_comb \REG|r~32 (
// Equation(s):
// \REG|r~32_combout  = (\REG|r~31_combout  & ((\REG_DIN[0]~9_combout ) # ((\REG|r~30_combout  & \REG_DIN[0]~19_combout )))) # (!\REG|r~31_combout  & (((\REG|r~30_combout  & \REG_DIN[0]~19_combout ))))

	.dataa(\REG|r~31_combout ),
	.datab(\REG_DIN[0]~9_combout ),
	.datac(\REG|r~30_combout ),
	.datad(\REG_DIN[0]~19_combout ),
	.cin(gnd),
	.combout(\REG|r~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~32 .lut_mask = 16'hF888;
defparam \REG|r~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
fiftyfivenm_lcell_comb \REG|r~47 (
// Equation(s):
// \REG|r~47_combout  = (\REG|r~32_combout ) # ((\ALU|Add0~0_combout  & (!\RST~input_o  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\REG|r~32_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~47_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~47 .lut_mask = 16'hAAAE;
defparam \REG|r~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \REG|r[0][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][0] .is_wysiwyg = "true";
defparam \REG|r[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
fiftyfivenm_lcell_comb \REG|DOUT1[0]~1 (
// Equation(s):
// \REG|DOUT1[0]~1_combout  = (\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout ) # ((\REG|r[0][0]~q )))) # (!\PC|PMEM|PROGRAM~5_combout  & (!\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[1][0]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\PC|PMEM|PROGRAM~4_combout ),
	.datac(\REG|r[0][0]~q ),
	.datad(\REG|r[1][0]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[0]~1 .lut_mask = 16'hB9A8;
defparam \REG|DOUT1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
fiftyfivenm_lcell_comb \REG|DOUT1[0]~2 (
// Equation(s):
// \REG|DOUT1[0]~2_combout  = (\PC|PMEM|PROGRAM~4_combout  & ((\REG|DOUT1[0]~1_combout  & ((\REG|r[2][0]~q ))) # (!\REG|DOUT1[0]~1_combout  & (\REG|r[3][0]~q )))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|DOUT1[0]~1_combout ))

	.dataa(\PC|PMEM|PROGRAM~4_combout ),
	.datab(\REG|DOUT1[0]~1_combout ),
	.datac(\REG|r[3][0]~q ),
	.datad(\REG|r[2][0]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[0]~2 .lut_mask = 16'hEC64;
defparam \REG|DOUT1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \REG|r[4][0] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][0] .is_wysiwyg = "true";
defparam \REG|r[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
fiftyfivenm_lcell_comb \REG|DOUT1[0]~3 (
// Equation(s):
// \REG|DOUT1[0]~3_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][0]~q ) # ((\REG|DOUT1[0]~2_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[0]~2_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[0]~2_combout ),
	.datac(\REG|r[4][0]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[0]~3 .lut_mask = 16'hA0EC;
defparam \REG|DOUT1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
fiftyfivenm_lcell_comb \RAM|m~1 (
// Equation(s):
// \RAM|m~1_combout  = (!\RAM|m~0_combout  & \REG|DOUT1[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~0_combout ),
	.datad(\REG|DOUT1[0]~3_combout ),
	.cin(gnd),
	.combout(\RAM|m~1_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~1 .lut_mask = 16'h0F00;
defparam \RAM|m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
fiftyfivenm_lcell_comb \RAM|m[0][0]~feeder (
// Equation(s):
// \RAM|m[0][0]~feeder_combout  = \RAM|m~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~1_combout ),
	.cin(gnd),
	.combout(\RAM|m[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][0]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \RAM|m[0][0] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][0] .is_wysiwyg = "true";
defparam \RAM|m[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
fiftyfivenm_lcell_comb \RAM|m[2][6]~feeder (
// Equation(s):
// \RAM|m[2][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \RAM|m[2][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][6] .is_wysiwyg = "true";
defparam \RAM|m[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \RAM|m[1][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][6] .is_wysiwyg = "true";
defparam \RAM|m[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
fiftyfivenm_lcell_comb \REG_DIN[6]~124 (
// Equation(s):
// \REG_DIN[6]~124_combout  = (\ALU|Add0~0_combout  & (((\RAM|m[1][6]~q ) # (\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (\RAM|m[0][6]~q  & ((!\ALU|Add0~2_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\RAM|m[0][6]~q ),
	.datac(\RAM|m[1][6]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~124_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~124 .lut_mask = 16'hAAE4;
defparam \REG_DIN[6]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \RAM|m[3][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][6] .is_wysiwyg = "true";
defparam \RAM|m[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
fiftyfivenm_lcell_comb \REG_DIN[6]~125 (
// Equation(s):
// \REG_DIN[6]~125_combout  = (\REG_DIN[6]~124_combout  & (((\RAM|m[3][6]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[6]~124_combout  & (\RAM|m[2][6]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[2][6]~q ),
	.datab(\REG_DIN[6]~124_combout ),
	.datac(\RAM|m[3][6]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~125_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~125 .lut_mask = 16'hE2CC;
defparam \REG_DIN[6]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \RAM|m[4][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][6] .is_wysiwyg = "true";
defparam \RAM|m[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
fiftyfivenm_lcell_comb \RAM|m[6][6]~feeder (
// Equation(s):
// \RAM|m[6][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \RAM|m[6][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][6] .is_wysiwyg = "true";
defparam \RAM|m[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
fiftyfivenm_lcell_comb \REG_DIN[6]~122 (
// Equation(s):
// \REG_DIN[6]~122_combout  = (\ALU|Add0~0_combout  & (\ALU|Add0~2_combout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\RAM|m[6][6]~q ))) # (!\ALU|Add0~2_combout  & (\RAM|m[4][6]~q ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][6]~q ),
	.datad(\RAM|m[6][6]~q ),
	.cin(gnd),
	.combout(\REG_DIN[6]~122_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~122 .lut_mask = 16'hDC98;
defparam \REG_DIN[6]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \RAM|m[7][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][6] .is_wysiwyg = "true";
defparam \RAM|m[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
fiftyfivenm_lcell_comb \RAM|m[5][6]~feeder (
// Equation(s):
// \RAM|m[5][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \RAM|m[5][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][6] .is_wysiwyg = "true";
defparam \RAM|m[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
fiftyfivenm_lcell_comb \REG_DIN[6]~123 (
// Equation(s):
// \REG_DIN[6]~123_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[6]~122_combout  & (\RAM|m[7][6]~q )) # (!\REG_DIN[6]~122_combout  & ((\RAM|m[5][6]~q ))))) # (!\ALU|Add0~0_combout  & (\REG_DIN[6]~122_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[6]~122_combout ),
	.datac(\RAM|m[7][6]~q ),
	.datad(\RAM|m[5][6]~q ),
	.cin(gnd),
	.combout(\REG_DIN[6]~123_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~123 .lut_mask = 16'hE6C4;
defparam \REG_DIN[6]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
fiftyfivenm_lcell_comb \REG_DIN[6]~126 (
// Equation(s):
// \REG_DIN[6]~126_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\REG_DIN[6]~123_combout ))) # (!\ALU|Add0~4_combout  & (\REG_DIN[6]~125_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\REG_DIN[6]~125_combout ),
	.datad(\REG_DIN[6]~123_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~126_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~126 .lut_mask = 16'hDC98;
defparam \REG_DIN[6]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
fiftyfivenm_lcell_comb \RAM|m[14][6]~feeder (
// Equation(s):
// \RAM|m[14][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \RAM|m[14][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][6] .is_wysiwyg = "true";
defparam \RAM|m[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \RAM|m[12][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][6] .is_wysiwyg = "true";
defparam \RAM|m[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
fiftyfivenm_lcell_comb \REG_DIN[6]~127 (
// Equation(s):
// \REG_DIN[6]~127_combout  = (\ALU|Add0~2_combout  & ((\RAM|m[14][6]~q ) # ((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (((\RAM|m[12][6]~q  & !\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[14][6]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][6]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~127_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~127 .lut_mask = 16'hCCB8;
defparam \REG_DIN[6]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
fiftyfivenm_lcell_comb \RAM|m[13][6]~feeder (
// Equation(s):
// \RAM|m[13][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \RAM|m[13][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][6] .is_wysiwyg = "true";
defparam \RAM|m[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \RAM|m[15][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][6] .is_wysiwyg = "true";
defparam \RAM|m[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
fiftyfivenm_lcell_comb \REG_DIN[6]~128 (
// Equation(s):
// \REG_DIN[6]~128_combout  = (\REG_DIN[6]~127_combout  & (((\RAM|m[15][6]~q ) # (!\ALU|Add0~0_combout )))) # (!\REG_DIN[6]~127_combout  & (\RAM|m[13][6]~q  & ((\ALU|Add0~0_combout ))))

	.dataa(\REG_DIN[6]~127_combout ),
	.datab(\RAM|m[13][6]~q ),
	.datac(\RAM|m[15][6]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~128_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~128 .lut_mask = 16'hE4AA;
defparam \REG_DIN[6]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
fiftyfivenm_lcell_comb \RAM|m[10][6]~feeder (
// Equation(s):
// \RAM|m[10][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \RAM|m[10][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][6] .is_wysiwyg = "true";
defparam \RAM|m[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \RAM|m[11][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][6] .is_wysiwyg = "true";
defparam \RAM|m[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \RAM|m[8][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][6] .is_wysiwyg = "true";
defparam \RAM|m[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
fiftyfivenm_lcell_comb \RAM|m[9][6]~feeder (
// Equation(s):
// \RAM|m[9][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \RAM|m[9][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][6] .is_wysiwyg = "true";
defparam \RAM|m[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
fiftyfivenm_lcell_comb \REG_DIN[6]~120 (
// Equation(s):
// \REG_DIN[6]~120_combout  = (\ALU|Add0~2_combout  & (\ALU|Add0~0_combout )) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[9][6]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[8][6]~q ))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][6]~q ),
	.datad(\RAM|m[9][6]~q ),
	.cin(gnd),
	.combout(\REG_DIN[6]~120_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~120 .lut_mask = 16'hDC98;
defparam \REG_DIN[6]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
fiftyfivenm_lcell_comb \REG_DIN[6]~121 (
// Equation(s):
// \REG_DIN[6]~121_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[6]~120_combout  & ((\RAM|m[11][6]~q ))) # (!\REG_DIN[6]~120_combout  & (\RAM|m[10][6]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[6]~120_combout ))))

	.dataa(\RAM|m[10][6]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[11][6]~q ),
	.datad(\REG_DIN[6]~120_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~121_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~121 .lut_mask = 16'hF388;
defparam \REG_DIN[6]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
fiftyfivenm_lcell_comb \REG_DIN[6]~129 (
// Equation(s):
// \REG_DIN[6]~129_combout  = (\REG_DIN[6]~126_combout  & ((\REG_DIN[6]~128_combout ) # ((!\ALU|Add0~6_combout )))) # (!\REG_DIN[6]~126_combout  & (((\REG_DIN[6]~121_combout  & \ALU|Add0~6_combout ))))

	.dataa(\REG_DIN[6]~126_combout ),
	.datab(\REG_DIN[6]~128_combout ),
	.datac(\REG_DIN[6]~121_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~129_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~129 .lut_mask = 16'hD8AA;
defparam \REG_DIN[6]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
fiftyfivenm_lcell_comb \RAM|m[31][6]~feeder (
// Equation(s):
// \RAM|m[31][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[31][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[31][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \RAM|m[31][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[31][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][6] .is_wysiwyg = "true";
defparam \RAM|m[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
fiftyfivenm_lcell_comb \RAM|m[23][6]~feeder (
// Equation(s):
// \RAM|m[23][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \RAM|m[23][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][6] .is_wysiwyg = "true";
defparam \RAM|m[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \RAM|m[19][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][6] .is_wysiwyg = "true";
defparam \RAM|m[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
fiftyfivenm_lcell_comb \REG_DIN[6]~137 (
// Equation(s):
// \REG_DIN[6]~137_combout  = (\ALU|Add0~4_combout  & ((\RAM|m[23][6]~q ) # ((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & (((\RAM|m[19][6]~q  & !\ALU|Add0~6_combout ))))

	.dataa(\RAM|m[23][6]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][6]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~137 .lut_mask = 16'hCCB8;
defparam \REG_DIN[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \RAM|m[27][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][6] .is_wysiwyg = "true";
defparam \RAM|m[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
fiftyfivenm_lcell_comb \REG_DIN[6]~138 (
// Equation(s):
// \REG_DIN[6]~138_combout  = (\REG_DIN[6]~137_combout  & ((\RAM|m[31][6]~q ) # ((!\ALU|Add0~6_combout )))) # (!\REG_DIN[6]~137_combout  & (((\RAM|m[27][6]~q  & \ALU|Add0~6_combout ))))

	.dataa(\RAM|m[31][6]~q ),
	.datab(\REG_DIN[6]~137_combout ),
	.datac(\RAM|m[27][6]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~138 .lut_mask = 16'hB8CC;
defparam \REG_DIN[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
fiftyfivenm_lcell_comb \RAM|m[22][6]~feeder (
// Equation(s):
// \RAM|m[22][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \RAM|m[22][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][6] .is_wysiwyg = "true";
defparam \RAM|m[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \RAM|m[30][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][6] .is_wysiwyg = "true";
defparam \RAM|m[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \RAM|m[18][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][6] .is_wysiwyg = "true";
defparam \RAM|m[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
fiftyfivenm_lcell_comb \RAM|m[26][6]~feeder (
// Equation(s):
// \RAM|m[26][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \RAM|m[26][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][6] .is_wysiwyg = "true";
defparam \RAM|m[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
fiftyfivenm_lcell_comb \REG_DIN[6]~130 (
// Equation(s):
// \REG_DIN[6]~130_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[26][6]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[18][6]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][6]~q ),
	.datad(\RAM|m[26][6]~q ),
	.cin(gnd),
	.combout(\REG_DIN[6]~130_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~130 .lut_mask = 16'hBA98;
defparam \REG_DIN[6]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
fiftyfivenm_lcell_comb \REG_DIN[6]~131 (
// Equation(s):
// \REG_DIN[6]~131_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[6]~130_combout  & ((\RAM|m[30][6]~q ))) # (!\REG_DIN[6]~130_combout  & (\RAM|m[22][6]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[6]~130_combout ))))

	.dataa(\RAM|m[22][6]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[30][6]~q ),
	.datad(\REG_DIN[6]~130_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~131_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~131 .lut_mask = 16'hF388;
defparam \REG_DIN[6]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
fiftyfivenm_lcell_comb \RAM|m[24][6]~feeder (
// Equation(s):
// \RAM|m[24][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \RAM|m[24][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][6] .is_wysiwyg = "true";
defparam \RAM|m[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \RAM|m[16][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][6] .is_wysiwyg = "true";
defparam \RAM|m[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
fiftyfivenm_lcell_comb \REG_DIN[6]~134 (
// Equation(s):
// \REG_DIN[6]~134_combout  = (\ALU|Add0~6_combout  & ((\RAM|m[24][6]~q ) # ((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (((\RAM|m[16][6]~q  & !\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[24][6]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][6]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~134 .lut_mask = 16'hCCB8;
defparam \REG_DIN[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
fiftyfivenm_lcell_comb \RAM|m[20][6]~feeder (
// Equation(s):
// \RAM|m[20][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N1
dffeas \RAM|m[20][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][6] .is_wysiwyg = "true";
defparam \RAM|m[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \RAM|m[28][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][6] .is_wysiwyg = "true";
defparam \RAM|m[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
fiftyfivenm_lcell_comb \REG_DIN[6]~135 (
// Equation(s):
// \REG_DIN[6]~135_combout  = (\REG_DIN[6]~134_combout  & (((\RAM|m[28][6]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[6]~134_combout  & (\RAM|m[20][6]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[6]~134_combout ),
	.datab(\RAM|m[20][6]~q ),
	.datac(\RAM|m[28][6]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~135 .lut_mask = 16'hE4AA;
defparam \REG_DIN[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \RAM|m[17][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][6] .is_wysiwyg = "true";
defparam \RAM|m[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
fiftyfivenm_lcell_comb \RAM|m[21][6]~feeder (
// Equation(s):
// \RAM|m[21][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][6]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \RAM|m[21][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][6] .is_wysiwyg = "true";
defparam \RAM|m[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
fiftyfivenm_lcell_comb \REG_DIN[6]~132 (
// Equation(s):
// \REG_DIN[6]~132_combout  = (\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout ) # ((\RAM|m[21][6]~q )))) # (!\ALU|Add0~4_combout  & (!\ALU|Add0~6_combout  & (\RAM|m[17][6]~q )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][6]~q ),
	.datad(\RAM|m[21][6]~q ),
	.cin(gnd),
	.combout(\REG_DIN[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~132 .lut_mask = 16'hBA98;
defparam \REG_DIN[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
fiftyfivenm_lcell_comb \RAM|m[25][6]~feeder (
// Equation(s):
// \RAM|m[25][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \RAM|m[25][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][6] .is_wysiwyg = "true";
defparam \RAM|m[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \RAM|m[29][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][6] .is_wysiwyg = "true";
defparam \RAM|m[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
fiftyfivenm_lcell_comb \REG_DIN[6]~133 (
// Equation(s):
// \REG_DIN[6]~133_combout  = (\REG_DIN[6]~132_combout  & (((\RAM|m[29][6]~q ) # (!\ALU|Add0~6_combout )))) # (!\REG_DIN[6]~132_combout  & (\RAM|m[25][6]~q  & ((\ALU|Add0~6_combout ))))

	.dataa(\REG_DIN[6]~132_combout ),
	.datab(\RAM|m[25][6]~q ),
	.datac(\RAM|m[29][6]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~133 .lut_mask = 16'hE4AA;
defparam \REG_DIN[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
fiftyfivenm_lcell_comb \REG_DIN[6]~136 (
// Equation(s):
// \REG_DIN[6]~136_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\REG_DIN[6]~133_combout ))) # (!\ALU|Add0~0_combout  & (\REG_DIN[6]~135_combout ))))

	.dataa(\REG_DIN[6]~135_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\ALU|Add0~0_combout ),
	.datad(\REG_DIN[6]~133_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~136 .lut_mask = 16'hF2C2;
defparam \REG_DIN[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
fiftyfivenm_lcell_comb \REG_DIN[6]~139 (
// Equation(s):
// \REG_DIN[6]~139_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[6]~136_combout  & (\REG_DIN[6]~138_combout )) # (!\REG_DIN[6]~136_combout  & ((\REG_DIN[6]~131_combout ))))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[6]~136_combout ))))

	.dataa(\REG_DIN[6]~138_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\REG_DIN[6]~131_combout ),
	.datad(\REG_DIN[6]~136_combout ),
	.cin(gnd),
	.combout(\REG_DIN[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[6]~139 .lut_mask = 16'hBBC0;
defparam \REG_DIN[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
fiftyfivenm_lcell_comb \REG|r~43 (
// Equation(s):
// \REG|r~43_combout  = (\REG|r~31_combout  & ((\REG_DIN[6]~139_combout ) # ((\REG_DIN[6]~129_combout  & \REG|r~30_combout )))) # (!\REG|r~31_combout  & (\REG_DIN[6]~129_combout  & (\REG|r~30_combout )))

	.dataa(\REG|r~31_combout ),
	.datab(\REG_DIN[6]~129_combout ),
	.datac(\REG|r~30_combout ),
	.datad(\REG_DIN[6]~139_combout ),
	.cin(gnd),
	.combout(\REG|r~43_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~43 .lut_mask = 16'hEAC0;
defparam \REG|r~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
fiftyfivenm_lcell_comb \SrcB[6]~28 (
// Equation(s):
// \SrcB[6]~28_combout  = (\SrcB[6]~24_combout  & \SrcB[4]~32_combout )

	.dataa(gnd),
	.datab(\SrcB[6]~24_combout ),
	.datac(gnd),
	.datad(\SrcB[4]~32_combout ),
	.cin(gnd),
	.combout(\SrcB[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[6]~28 .lut_mask = 16'hCC00;
defparam \SrcB[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \REG|r[2][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][6] .is_wysiwyg = "true";
defparam \REG|r[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \REG|r[3][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][6] .is_wysiwyg = "true";
defparam \REG|r[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N9
dffeas \REG|r[1][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][6] .is_wysiwyg = "true";
defparam \REG|r[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
fiftyfivenm_lcell_comb \REG|DOUT0[6]~12 (
// Equation(s):
// \REG|DOUT0[6]~12_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][6]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][6]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][6]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][6]~q ),
	.datac(\REG|r[1][6]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[6]~12 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
fiftyfivenm_lcell_comb \REG|DOUT0[6]~13 (
// Equation(s):
// \REG|DOUT0[6]~13_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\REG|r[2][6]~q  & (\PC|PMEM|PROGRAM~6_combout ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[6]~12_combout ))))

	.dataa(\REG|r[2][6]~q ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\PC|PMEM|PROGRAM~8_combout ),
	.datad(\REG|DOUT0[6]~12_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[6]~13 .lut_mask = 16'h8F80;
defparam \REG|DOUT0[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
fiftyfivenm_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\SrcB[6]~28_combout  $ (\REG|DOUT0[6]~13_combout  $ (!\ALU|Add0~11 )))) # (GND)
// \ALU|Add0~13  = CARRY((\SrcB[6]~28_combout  & ((\REG|DOUT0[6]~13_combout ) # (!\ALU|Add0~11 ))) # (!\SrcB[6]~28_combout  & (\REG|DOUT0[6]~13_combout  & !\ALU|Add0~11 )))

	.dataa(\SrcB[6]~28_combout ),
	.datab(\REG|DOUT0[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~11 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
fiftyfivenm_lcell_comb \REG|r~52 (
// Equation(s):
// \REG|r~52_combout  = (\REG|r~43_combout ) # ((!\RST~input_o  & (!\DEC|MemRegWriteSelect~9_combout  & \ALU|Add0~12_combout )))

	.dataa(\RST~input_o ),
	.datab(\REG|r~43_combout ),
	.datac(\DEC|MemRegWriteSelect~9_combout ),
	.datad(\ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\REG|r~52_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~52 .lut_mask = 16'hCDCC;
defparam \REG|r~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N31
dffeas \REG|r[0][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][6] .is_wysiwyg = "true";
defparam \REG|r[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
fiftyfivenm_lcell_comb \REG|DOUT1[6]~17 (
// Equation(s):
// \REG|DOUT1[6]~17_combout  = (\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout ) # ((\REG|r[0][6]~q )))) # (!\PC|PMEM|PROGRAM~5_combout  & (!\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[1][6]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\PC|PMEM|PROGRAM~4_combout ),
	.datac(\REG|r[0][6]~q ),
	.datad(\REG|r[1][6]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[6]~17 .lut_mask = 16'hB9A8;
defparam \REG|DOUT1[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
fiftyfivenm_lcell_comb \REG|DOUT1[6]~18 (
// Equation(s):
// \REG|DOUT1[6]~18_combout  = (\REG|DOUT1[6]~17_combout  & ((\REG|r[2][6]~q ) # ((!\PC|PMEM|PROGRAM~4_combout )))) # (!\REG|DOUT1[6]~17_combout  & (((\REG|r[3][6]~q  & \PC|PMEM|PROGRAM~4_combout ))))

	.dataa(\REG|DOUT1[6]~17_combout ),
	.datab(\REG|r[2][6]~q ),
	.datac(\REG|r[3][6]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[6]~18 .lut_mask = 16'hD8AA;
defparam \REG|DOUT1[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \REG|r[4][6] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][6] .is_wysiwyg = "true";
defparam \REG|r[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
fiftyfivenm_lcell_comb \SrcB[6]~24 (
// Equation(s):
// \SrcB[6]~24_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][6]~q ) # ((\REG|DOUT1[6]~18_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[6]~18_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[6]~18_combout ),
	.datac(\REG|r[4][6]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\SrcB[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[6]~24 .lut_mask = 16'hA0EC;
defparam \SrcB[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
fiftyfivenm_lcell_comb \RAM|m~10 (
// Equation(s):
// \RAM|m~10_combout  = (\SrcB[6]~24_combout  & !\RAM|m~0_combout )

	.dataa(gnd),
	.datab(\SrcB[6]~24_combout ),
	.datac(gnd),
	.datad(\RAM|m~0_combout ),
	.cin(gnd),
	.combout(\RAM|m~10_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~10 .lut_mask = 16'h00CC;
defparam \RAM|m~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
fiftyfivenm_lcell_comb \RAM|m[0][6]~feeder (
// Equation(s):
// \RAM|m[0][6]~feeder_combout  = \RAM|m~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~10_combout ),
	.cin(gnd),
	.combout(\RAM|m[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][6]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N29
dffeas \RAM|m[0][6] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][6] .is_wysiwyg = "true";
defparam \RAM|m[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \RAM|m[31][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][7] .is_wysiwyg = "true";
defparam \RAM|m[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N17
dffeas \RAM|m[23][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][7] .is_wysiwyg = "true";
defparam \RAM|m[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
fiftyfivenm_lcell_comb \RAM|m[27][7]~feeder (
// Equation(s):
// \RAM|m[27][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \RAM|m[27][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][7] .is_wysiwyg = "true";
defparam \RAM|m[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \RAM|m[19][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][7] .is_wysiwyg = "true";
defparam \RAM|m[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
fiftyfivenm_lcell_comb \REG_DIN[7]~157 (
// Equation(s):
// \REG_DIN[7]~157_combout  = (\ALU|Add0~4_combout  & (((\ALU|Add0~6_combout )))) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & (\RAM|m[27][7]~q )) # (!\ALU|Add0~6_combout  & ((\RAM|m[19][7]~q )))))

	.dataa(\RAM|m[27][7]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][7]~q ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~157_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~157 .lut_mask = 16'hEE30;
defparam \REG_DIN[7]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
fiftyfivenm_lcell_comb \REG_DIN[7]~158 (
// Equation(s):
// \REG_DIN[7]~158_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[7]~157_combout  & (\RAM|m[31][7]~q )) # (!\REG_DIN[7]~157_combout  & ((\RAM|m[23][7]~q ))))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[7]~157_combout ))))

	.dataa(\RAM|m[31][7]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[23][7]~q ),
	.datad(\REG_DIN[7]~157_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~158_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~158 .lut_mask = 16'hBBC0;
defparam \REG_DIN[7]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
fiftyfivenm_lcell_comb \RAM|m[20][7]~feeder (
// Equation(s):
// \RAM|m[20][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~11_combout ),
	.cin(gnd),
	.combout(\RAM|m[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][7]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \RAM|m[20][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][7] .is_wysiwyg = "true";
defparam \RAM|m[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N15
dffeas \RAM|m[16][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][7] .is_wysiwyg = "true";
defparam \RAM|m[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
fiftyfivenm_lcell_comb \REG_DIN[7]~154 (
// Equation(s):
// \REG_DIN[7]~154_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & (\RAM|m[20][7]~q )) # (!\ALU|Add0~4_combout  & ((\RAM|m[16][7]~q )))))

	.dataa(\RAM|m[20][7]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][7]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~154_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~154 .lut_mask = 16'hEE30;
defparam \REG_DIN[7]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \RAM|m[28][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][7] .is_wysiwyg = "true";
defparam \RAM|m[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
fiftyfivenm_lcell_comb \RAM|m[24][7]~feeder (
// Equation(s):
// \RAM|m[24][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~11_combout ),
	.cin(gnd),
	.combout(\RAM|m[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][7]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \RAM|m[24][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][7] .is_wysiwyg = "true";
defparam \RAM|m[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
fiftyfivenm_lcell_comb \REG_DIN[7]~155 (
// Equation(s):
// \REG_DIN[7]~155_combout  = (\REG_DIN[7]~154_combout  & (((\RAM|m[28][7]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[7]~154_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[24][7]~q ))))

	.dataa(\REG_DIN[7]~154_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[28][7]~q ),
	.datad(\RAM|m[24][7]~q ),
	.cin(gnd),
	.combout(\REG_DIN[7]~155_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~155 .lut_mask = 16'hE6A2;
defparam \REG_DIN[7]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \RAM|m[18][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][7] .is_wysiwyg = "true";
defparam \RAM|m[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
fiftyfivenm_lcell_comb \RAM|m[22][7]~feeder (
// Equation(s):
// \RAM|m[22][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \RAM|m[22][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][7] .is_wysiwyg = "true";
defparam \RAM|m[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
fiftyfivenm_lcell_comb \REG_DIN[7]~152 (
// Equation(s):
// \REG_DIN[7]~152_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[22][7]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[18][7]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][7]~q ),
	.datad(\RAM|m[22][7]~q ),
	.cin(gnd),
	.combout(\REG_DIN[7]~152_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~152 .lut_mask = 16'hDC98;
defparam \REG_DIN[7]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N31
dffeas \RAM|m[30][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][7] .is_wysiwyg = "true";
defparam \RAM|m[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
fiftyfivenm_lcell_comb \RAM|m[26][7]~feeder (
// Equation(s):
// \RAM|m[26][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N29
dffeas \RAM|m[26][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][7] .is_wysiwyg = "true";
defparam \RAM|m[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
fiftyfivenm_lcell_comb \REG_DIN[7]~153 (
// Equation(s):
// \REG_DIN[7]~153_combout  = (\REG_DIN[7]~152_combout  & (((\RAM|m[30][7]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[7]~152_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[26][7]~q ))))

	.dataa(\REG_DIN[7]~152_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[30][7]~q ),
	.datad(\RAM|m[26][7]~q ),
	.cin(gnd),
	.combout(\REG_DIN[7]~153_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~153 .lut_mask = 16'hE6A2;
defparam \REG_DIN[7]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
fiftyfivenm_lcell_comb \REG_DIN[7]~156 (
// Equation(s):
// \REG_DIN[7]~156_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\REG_DIN[7]~153_combout ))) # (!\ALU|Add0~2_combout  & (\REG_DIN[7]~155_combout ))))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[7]~155_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\REG_DIN[7]~153_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~156_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~156 .lut_mask = 16'hF4A4;
defparam \REG_DIN[7]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
fiftyfivenm_lcell_comb \RAM|m[21][7]~feeder (
// Equation(s):
// \RAM|m[21][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \RAM|m[21][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][7] .is_wysiwyg = "true";
defparam \RAM|m[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N9
dffeas \RAM|m[17][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][7] .is_wysiwyg = "true";
defparam \RAM|m[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
fiftyfivenm_lcell_comb \RAM|m[25][7]~feeder (
// Equation(s):
// \RAM|m[25][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \RAM|m[25][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][7] .is_wysiwyg = "true";
defparam \RAM|m[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
fiftyfivenm_lcell_comb \REG_DIN[7]~150 (
// Equation(s):
// \REG_DIN[7]~150_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~6_combout )) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\RAM|m[25][7]~q ))) # (!\ALU|Add0~6_combout  & (\RAM|m[17][7]~q ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][7]~q ),
	.datad(\RAM|m[25][7]~q ),
	.cin(gnd),
	.combout(\REG_DIN[7]~150_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~150 .lut_mask = 16'hDC98;
defparam \REG_DIN[7]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \RAM|m[29][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][7] .is_wysiwyg = "true";
defparam \RAM|m[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
fiftyfivenm_lcell_comb \REG_DIN[7]~151 (
// Equation(s):
// \REG_DIN[7]~151_combout  = (\REG_DIN[7]~150_combout  & (((\RAM|m[29][7]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[7]~150_combout  & (\RAM|m[21][7]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[21][7]~q ),
	.datab(\REG_DIN[7]~150_combout ),
	.datac(\RAM|m[29][7]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~151_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~151 .lut_mask = 16'hE2CC;
defparam \REG_DIN[7]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
fiftyfivenm_lcell_comb \REG_DIN[7]~159 (
// Equation(s):
// \REG_DIN[7]~159_combout  = (\REG_DIN[7]~156_combout  & ((\REG_DIN[7]~158_combout ) # ((!\ALU|Add0~0_combout )))) # (!\REG_DIN[7]~156_combout  & (((\ALU|Add0~0_combout  & \REG_DIN[7]~151_combout ))))

	.dataa(\REG_DIN[7]~158_combout ),
	.datab(\REG_DIN[7]~156_combout ),
	.datac(\ALU|Add0~0_combout ),
	.datad(\REG_DIN[7]~151_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~159_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~159 .lut_mask = 16'hBC8C;
defparam \REG_DIN[7]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
fiftyfivenm_lcell_comb \RAM|m[1][7]~feeder (
// Equation(s):
// \RAM|m[1][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \RAM|m[1][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][7] .is_wysiwyg = "true";
defparam \RAM|m[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \RAM|m[3][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][7] .is_wysiwyg = "true";
defparam \RAM|m[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \RAM|m[2][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][7] .is_wysiwyg = "true";
defparam \RAM|m[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
fiftyfivenm_lcell_comb \REG_DIN[7]~144 (
// Equation(s):
// \REG_DIN[7]~144_combout  = (\ALU|Add0~2_combout  & (((\RAM|m[2][7]~q ) # (\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (\RAM|m[0][7]~q  & ((!\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[0][7]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[2][7]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~144_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~144 .lut_mask = 16'hCCE2;
defparam \REG_DIN[7]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
fiftyfivenm_lcell_comb \REG_DIN[7]~145 (
// Equation(s):
// \REG_DIN[7]~145_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[7]~144_combout  & ((\RAM|m[3][7]~q ))) # (!\REG_DIN[7]~144_combout  & (\RAM|m[1][7]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[7]~144_combout ))))

	.dataa(\RAM|m[1][7]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[3][7]~q ),
	.datad(\REG_DIN[7]~144_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~145_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~145 .lut_mask = 16'hF388;
defparam \REG_DIN[7]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
fiftyfivenm_lcell_comb \RAM|m[9][7]~feeder (
// Equation(s):
// \RAM|m[9][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \RAM|m[9][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][7] .is_wysiwyg = "true";
defparam \RAM|m[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \RAM|m[11][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][7] .is_wysiwyg = "true";
defparam \RAM|m[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \RAM|m[8][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][7] .is_wysiwyg = "true";
defparam \RAM|m[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
fiftyfivenm_lcell_comb \RAM|m[10][7]~feeder (
// Equation(s):
// \RAM|m[10][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N1
dffeas \RAM|m[10][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][7] .is_wysiwyg = "true";
defparam \RAM|m[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
fiftyfivenm_lcell_comb \REG_DIN[7]~142 (
// Equation(s):
// \REG_DIN[7]~142_combout  = (\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout ) # ((\RAM|m[10][7]~q )))) # (!\ALU|Add0~2_combout  & (!\ALU|Add0~0_combout  & (\RAM|m[8][7]~q )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][7]~q ),
	.datad(\RAM|m[10][7]~q ),
	.cin(gnd),
	.combout(\REG_DIN[7]~142_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~142 .lut_mask = 16'hBA98;
defparam \REG_DIN[7]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
fiftyfivenm_lcell_comb \REG_DIN[7]~143 (
// Equation(s):
// \REG_DIN[7]~143_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[7]~142_combout  & ((\RAM|m[11][7]~q ))) # (!\REG_DIN[7]~142_combout  & (\RAM|m[9][7]~q )))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[7]~142_combout ))))

	.dataa(\RAM|m[9][7]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[11][7]~q ),
	.datad(\REG_DIN[7]~142_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~143_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~143 .lut_mask = 16'hF388;
defparam \REG_DIN[7]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
fiftyfivenm_lcell_comb \REG_DIN[7]~146 (
// Equation(s):
// \REG_DIN[7]~146_combout  = (\ALU|Add0~6_combout  & (((\REG_DIN[7]~143_combout ) # (\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (\REG_DIN[7]~145_combout  & ((!\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[7]~145_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\REG_DIN[7]~143_combout ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~146_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~146 .lut_mask = 16'hCCE2;
defparam \REG_DIN[7]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
fiftyfivenm_lcell_comb \RAM|m[6][7]~feeder (
// Equation(s):
// \RAM|m[6][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N7
dffeas \RAM|m[6][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][7] .is_wysiwyg = "true";
defparam \RAM|m[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \RAM|m[7][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][7] .is_wysiwyg = "true";
defparam \RAM|m[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
fiftyfivenm_lcell_comb \RAM|m[5][7]~feeder (
// Equation(s):
// \RAM|m[5][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \RAM|m[5][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][7] .is_wysiwyg = "true";
defparam \RAM|m[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N31
dffeas \RAM|m[4][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][7] .is_wysiwyg = "true";
defparam \RAM|m[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
fiftyfivenm_lcell_comb \REG_DIN[7]~140 (
// Equation(s):
// \REG_DIN[7]~140_combout  = (\ALU|Add0~0_combout  & ((\RAM|m[5][7]~q ) # ((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & (((\RAM|m[4][7]~q  & !\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[5][7]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[4][7]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~140_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~140 .lut_mask = 16'hCCB8;
defparam \REG_DIN[7]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \REG_DIN[7]~141 (
// Equation(s):
// \REG_DIN[7]~141_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[7]~140_combout  & ((\RAM|m[7][7]~q ))) # (!\REG_DIN[7]~140_combout  & (\RAM|m[6][7]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[7]~140_combout ))))

	.dataa(\RAM|m[6][7]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[7][7]~q ),
	.datad(\REG_DIN[7]~140_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~141 .lut_mask = 16'hF388;
defparam \REG_DIN[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
fiftyfivenm_lcell_comb \RAM|m[14][7]~feeder (
// Equation(s):
// \RAM|m[14][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \RAM|m[14][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][7] .is_wysiwyg = "true";
defparam \RAM|m[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
fiftyfivenm_lcell_comb \RAM|m[13][7]~feeder (
// Equation(s):
// \RAM|m[13][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~11_combout ),
	.cin(gnd),
	.combout(\RAM|m[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][7]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \RAM|m[13][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][7] .is_wysiwyg = "true";
defparam \RAM|m[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \RAM|m[12][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][7] .is_wysiwyg = "true";
defparam \RAM|m[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
fiftyfivenm_lcell_comb \REG_DIN[7]~147 (
// Equation(s):
// \REG_DIN[7]~147_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & (\RAM|m[13][7]~q )) # (!\ALU|Add0~0_combout  & ((\RAM|m[12][7]~q )))))

	.dataa(\RAM|m[13][7]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][7]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~147_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~147 .lut_mask = 16'hEE30;
defparam \REG_DIN[7]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \RAM|m[15][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][7] .is_wysiwyg = "true";
defparam \RAM|m[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
fiftyfivenm_lcell_comb \REG_DIN[7]~148 (
// Equation(s):
// \REG_DIN[7]~148_combout  = (\REG_DIN[7]~147_combout  & (((\RAM|m[15][7]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[7]~147_combout  & (\RAM|m[14][7]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[14][7]~q ),
	.datab(\REG_DIN[7]~147_combout ),
	.datac(\RAM|m[15][7]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~148_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~148 .lut_mask = 16'hE2CC;
defparam \REG_DIN[7]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
fiftyfivenm_lcell_comb \REG_DIN[7]~149 (
// Equation(s):
// \REG_DIN[7]~149_combout  = (\REG_DIN[7]~146_combout  & (((\REG_DIN[7]~148_combout ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[7]~146_combout  & (\REG_DIN[7]~141_combout  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[7]~146_combout ),
	.datab(\REG_DIN[7]~141_combout ),
	.datac(\REG_DIN[7]~148_combout ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[7]~149_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[7]~149 .lut_mask = 16'hE4AA;
defparam \REG_DIN[7]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
fiftyfivenm_lcell_comb \REG|r~44 (
// Equation(s):
// \REG|r~44_combout  = (\REG|r~31_combout  & ((\REG_DIN[7]~159_combout ) # ((\REG|r~30_combout  & \REG_DIN[7]~149_combout )))) # (!\REG|r~31_combout  & (((\REG|r~30_combout  & \REG_DIN[7]~149_combout ))))

	.dataa(\REG|r~31_combout ),
	.datab(\REG_DIN[7]~159_combout ),
	.datac(\REG|r~30_combout ),
	.datad(\REG_DIN[7]~149_combout ),
	.cin(gnd),
	.combout(\REG|r~44_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~44 .lut_mask = 16'hF888;
defparam \REG|r~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \REG|r[2][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][7] .is_wysiwyg = "true";
defparam \REG|r[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \REG|r[3][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][7] .is_wysiwyg = "true";
defparam \REG|r[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
fiftyfivenm_lcell_comb \REG|DOUT0[7]~14 (
// Equation(s):
// \REG|DOUT0[7]~14_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][7]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][7]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][7]~q ))))

	.dataa(\REG|r[3][7]~q ),
	.datab(\PC|PMEM|PROGRAM~0_combout ),
	.datac(\REG|r[1][7]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[7]~14 .lut_mask = 16'hF0B8;
defparam \REG|DOUT0[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
fiftyfivenm_lcell_comb \REG|DOUT0[7]~15 (
// Equation(s):
// \REG|DOUT0[7]~15_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & (\REG|r[2][7]~q ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[7]~14_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|r[2][7]~q ),
	.datad(\REG|DOUT0[7]~14_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[7]~15 .lut_mask = 16'hD580;
defparam \REG|DOUT0[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
fiftyfivenm_lcell_comb \SrcB[7]~29 (
// Equation(s):
// \SrcB[7]~29_combout  = (\SrcB[7]~25_combout  & \SrcB[4]~32_combout )

	.dataa(gnd),
	.datab(\SrcB[7]~25_combout ),
	.datac(gnd),
	.datad(\SrcB[4]~32_combout ),
	.cin(gnd),
	.combout(\SrcB[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[7]~29 .lut_mask = 16'hCC00;
defparam \SrcB[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
fiftyfivenm_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = (\REG|DOUT0[7]~15_combout  & ((\SrcB[7]~29_combout  & (\ALU|Add0~13  & VCC)) # (!\SrcB[7]~29_combout  & (!\ALU|Add0~13 )))) # (!\REG|DOUT0[7]~15_combout  & ((\SrcB[7]~29_combout  & (!\ALU|Add0~13 )) # (!\SrcB[7]~29_combout  & 
// ((\ALU|Add0~13 ) # (GND)))))
// \ALU|Add0~15  = CARRY((\REG|DOUT0[7]~15_combout  & (!\SrcB[7]~29_combout  & !\ALU|Add0~13 )) # (!\REG|DOUT0[7]~15_combout  & ((!\ALU|Add0~13 ) # (!\SrcB[7]~29_combout ))))

	.dataa(\REG|DOUT0[7]~15_combout ),
	.datab(\SrcB[7]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~14_combout ),
	.cout(\ALU|Add0~15 ));
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h9617;
defparam \ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
fiftyfivenm_lcell_comb \REG|r~53 (
// Equation(s):
// \REG|r~53_combout  = (\REG|r~44_combout ) # ((!\DEC|MemRegWriteSelect~9_combout  & (!\RST~input_o  & \ALU|Add0~14_combout )))

	.dataa(\DEC|MemRegWriteSelect~9_combout ),
	.datab(\REG|r~44_combout ),
	.datac(\RST~input_o ),
	.datad(\ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\REG|r~53_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~53 .lut_mask = 16'hCDCC;
defparam \REG|r~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \REG|r[1][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][7] .is_wysiwyg = "true";
defparam \REG|r[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
fiftyfivenm_lcell_comb \REG|DOUT1[7]~19 (
// Equation(s):
// \REG|DOUT1[7]~19_combout  = (\PC|PMEM|PROGRAM~5_combout  & (((\PC|PMEM|PROGRAM~4_combout )))) # (!\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[3][7]~q ))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][7]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\REG|r[1][7]~q ),
	.datac(\REG|r[3][7]~q ),
	.datad(\PC|PMEM|PROGRAM~4_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[7]~19 .lut_mask = 16'hFA44;
defparam \REG|DOUT1[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \REG|r[0][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][7] .is_wysiwyg = "true";
defparam \REG|r[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
fiftyfivenm_lcell_comb \REG|DOUT1[7]~20 (
// Equation(s):
// \REG|DOUT1[7]~20_combout  = (\REG|DOUT1[7]~19_combout  & (((\REG|r[2][7]~q )) # (!\PC|PMEM|PROGRAM~5_combout ))) # (!\REG|DOUT1[7]~19_combout  & (\PC|PMEM|PROGRAM~5_combout  & (\REG|r[0][7]~q )))

	.dataa(\REG|DOUT1[7]~19_combout ),
	.datab(\PC|PMEM|PROGRAM~5_combout ),
	.datac(\REG|r[0][7]~q ),
	.datad(\REG|r[2][7]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[7]~20 .lut_mask = 16'hEA62;
defparam \REG|DOUT1[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \REG|r[4][7] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][7] .is_wysiwyg = "true";
defparam \REG|r[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
fiftyfivenm_lcell_comb \SrcB[7]~25 (
// Equation(s):
// \SrcB[7]~25_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][7]~q ) # ((\REG|DOUT1[7]~20_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[7]~20_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[7]~20_combout ),
	.datac(\REG|r[4][7]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\SrcB[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[7]~25 .lut_mask = 16'hA0EC;
defparam \SrcB[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
fiftyfivenm_lcell_comb \RAM|m~11 (
// Equation(s):
// \RAM|m~11_combout  = (\SrcB[7]~25_combout  & !\RAM|m~0_combout )

	.dataa(\SrcB[7]~25_combout ),
	.datab(gnd),
	.datac(\RAM|m~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m~11_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~11 .lut_mask = 16'h0A0A;
defparam \RAM|m~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
fiftyfivenm_lcell_comb \RAM|m[0][7]~feeder (
// Equation(s):
// \RAM|m[0][7]~feeder_combout  = \RAM|m~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][7]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N15
dffeas \RAM|m[0][7] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][7] .is_wysiwyg = "true";
defparam \RAM|m[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
fiftyfivenm_lcell_comb \SrcB[8]~30 (
// Equation(s):
// \SrcB[8]~30_combout  = (\SrcB[4]~32_combout  & \SrcB[8]~26_combout )

	.dataa(gnd),
	.datab(\SrcB[4]~32_combout ),
	.datac(gnd),
	.datad(\SrcB[8]~26_combout ),
	.cin(gnd),
	.combout(\SrcB[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[8]~30 .lut_mask = 16'hCC00;
defparam \SrcB[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N7
dffeas \REG|r[3][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][8] .is_wysiwyg = "true";
defparam \REG|r[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \REG|r[1][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][8] .is_wysiwyg = "true";
defparam \REG|r[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
fiftyfivenm_lcell_comb \REG|DOUT0[8]~16 (
// Equation(s):
// \REG|DOUT0[8]~16_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & ((\REG|r[1][8]~q ))) # (!\PC|COUNTER|count [0] & (\REG|r[3][8]~q )))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][8]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\REG|r[3][8]~q ),
	.datac(\REG|r[1][8]~q ),
	.datad(\PC|COUNTER|count [0]),
	.cin(gnd),
	.combout(\REG|DOUT0[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[8]~16 .lut_mask = 16'hF0D8;
defparam \REG|DOUT0[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
fiftyfivenm_lcell_comb \REG|DOUT0[8]~17 (
// Equation(s):
// \REG|DOUT0[8]~17_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\PC|PMEM|PROGRAM~6_combout  & (\REG|r[2][8]~q ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[8]~16_combout ))))

	.dataa(\PC|PMEM|PROGRAM~8_combout ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\REG|r[2][8]~q ),
	.datad(\REG|DOUT0[8]~16_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[8]~17 .lut_mask = 16'hD580;
defparam \REG|DOUT0[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
fiftyfivenm_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = ((\SrcB[8]~30_combout  $ (\REG|DOUT0[8]~17_combout  $ (!\ALU|Add0~15 )))) # (GND)
// \ALU|Add0~17  = CARRY((\SrcB[8]~30_combout  & ((\REG|DOUT0[8]~17_combout ) # (!\ALU|Add0~15 ))) # (!\SrcB[8]~30_combout  & (\REG|DOUT0[8]~17_combout  & !\ALU|Add0~15 )))

	.dataa(\SrcB[8]~30_combout ),
	.datab(\REG|DOUT0[8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|Add0~15 ),
	.combout(\ALU|Add0~16_combout ),
	.cout(\ALU|Add0~17 ));
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'h698E;
defparam \ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
fiftyfivenm_lcell_comb \RAM|m[2][8]~feeder (
// Equation(s):
// \RAM|m[2][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \RAM|m[2][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][8] .is_wysiwyg = "true";
defparam \RAM|m[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \RAM|m[3][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][8] .is_wysiwyg = "true";
defparam \RAM|m[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \RAM|m[1][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][8] .is_wysiwyg = "true";
defparam \RAM|m[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
fiftyfivenm_lcell_comb \REG_DIN[8]~164 (
// Equation(s):
// \REG_DIN[8]~164_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[1][8]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[0][8]~q ))))

	.dataa(\RAM|m[0][8]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[1][8]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~164_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~164 .lut_mask = 16'hFC22;
defparam \REG_DIN[8]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
fiftyfivenm_lcell_comb \REG_DIN[8]~165 (
// Equation(s):
// \REG_DIN[8]~165_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[8]~164_combout  & ((\RAM|m[3][8]~q ))) # (!\REG_DIN[8]~164_combout  & (\RAM|m[2][8]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[8]~164_combout ))))

	.dataa(\RAM|m[2][8]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[3][8]~q ),
	.datad(\REG_DIN[8]~164_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~165_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~165 .lut_mask = 16'hF388;
defparam \REG_DIN[8]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \RAM|m[6][8]~feeder (
// Equation(s):
// \RAM|m[6][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \RAM|m[6][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][8] .is_wysiwyg = "true";
defparam \RAM|m[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \RAM|m[4][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][8] .is_wysiwyg = "true";
defparam \RAM|m[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
fiftyfivenm_lcell_comb \REG_DIN[8]~162 (
// Equation(s):
// \REG_DIN[8]~162_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & (\RAM|m[6][8]~q )) # (!\ALU|Add0~2_combout  & ((\RAM|m[4][8]~q )))))

	.dataa(\RAM|m[6][8]~q ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[4][8]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~162_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~162 .lut_mask = 16'hEE30;
defparam \REG_DIN[8]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
fiftyfivenm_lcell_comb \RAM|m[5][8]~feeder (
// Equation(s):
// \RAM|m[5][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[5][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \RAM|m[5][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][8] .is_wysiwyg = "true";
defparam \RAM|m[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N19
dffeas \RAM|m[7][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][8] .is_wysiwyg = "true";
defparam \RAM|m[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
fiftyfivenm_lcell_comb \REG_DIN[8]~163 (
// Equation(s):
// \REG_DIN[8]~163_combout  = (\REG_DIN[8]~162_combout  & (((\RAM|m[7][8]~q ) # (!\ALU|Add0~0_combout )))) # (!\REG_DIN[8]~162_combout  & (\RAM|m[5][8]~q  & ((\ALU|Add0~0_combout ))))

	.dataa(\REG_DIN[8]~162_combout ),
	.datab(\RAM|m[5][8]~q ),
	.datac(\RAM|m[7][8]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~163_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~163 .lut_mask = 16'hE4AA;
defparam \REG_DIN[8]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
fiftyfivenm_lcell_comb \REG_DIN[8]~166 (
// Equation(s):
// \REG_DIN[8]~166_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\REG_DIN[8]~163_combout ))) # (!\ALU|Add0~4_combout  & (\REG_DIN[8]~165_combout ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\REG_DIN[8]~165_combout ),
	.datad(\REG_DIN[8]~163_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~166_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~166 .lut_mask = 16'hDC98;
defparam \REG_DIN[8]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
fiftyfivenm_lcell_comb \RAM|m[14][8]~feeder (
// Equation(s):
// \RAM|m[14][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \RAM|m[14][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][8] .is_wysiwyg = "true";
defparam \RAM|m[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \RAM|m[12][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][8] .is_wysiwyg = "true";
defparam \RAM|m[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
fiftyfivenm_lcell_comb \REG_DIN[8]~167 (
// Equation(s):
// \REG_DIN[8]~167_combout  = (\ALU|Add0~2_combout  & ((\RAM|m[14][8]~q ) # ((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (((\RAM|m[12][8]~q  & !\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[14][8]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][8]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~167_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~167 .lut_mask = 16'hCCB8;
defparam \REG_DIN[8]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
fiftyfivenm_lcell_comb \RAM|m[13][8]~feeder (
// Equation(s):
// \RAM|m[13][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[13][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \RAM|m[13][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][8] .is_wysiwyg = "true";
defparam \RAM|m[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \RAM|m[15][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][8] .is_wysiwyg = "true";
defparam \RAM|m[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
fiftyfivenm_lcell_comb \REG_DIN[8]~168 (
// Equation(s):
// \REG_DIN[8]~168_combout  = (\REG_DIN[8]~167_combout  & (((\RAM|m[15][8]~q ) # (!\ALU|Add0~0_combout )))) # (!\REG_DIN[8]~167_combout  & (\RAM|m[13][8]~q  & ((\ALU|Add0~0_combout ))))

	.dataa(\REG_DIN[8]~167_combout ),
	.datab(\RAM|m[13][8]~q ),
	.datac(\RAM|m[15][8]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~168 .lut_mask = 16'hE4AA;
defparam \REG_DIN[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
fiftyfivenm_lcell_comb \RAM|m[10][8]~feeder (
// Equation(s):
// \RAM|m[10][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \RAM|m[10][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][8] .is_wysiwyg = "true";
defparam \RAM|m[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \RAM|m[11][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][8] .is_wysiwyg = "true";
defparam \RAM|m[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \RAM|m[8][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][8] .is_wysiwyg = "true";
defparam \RAM|m[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
fiftyfivenm_lcell_comb \RAM|m[9][8]~feeder (
// Equation(s):
// \RAM|m[9][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \RAM|m[9][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][8] .is_wysiwyg = "true";
defparam \RAM|m[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
fiftyfivenm_lcell_comb \REG_DIN[8]~160 (
// Equation(s):
// \REG_DIN[8]~160_combout  = (\ALU|Add0~2_combout  & (\ALU|Add0~0_combout )) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & ((\RAM|m[9][8]~q ))) # (!\ALU|Add0~0_combout  & (\RAM|m[8][8]~q ))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][8]~q ),
	.datad(\RAM|m[9][8]~q ),
	.cin(gnd),
	.combout(\REG_DIN[8]~160_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~160 .lut_mask = 16'hDC98;
defparam \REG_DIN[8]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
fiftyfivenm_lcell_comb \REG_DIN[8]~161 (
// Equation(s):
// \REG_DIN[8]~161_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[8]~160_combout  & ((\RAM|m[11][8]~q ))) # (!\REG_DIN[8]~160_combout  & (\RAM|m[10][8]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[8]~160_combout ))))

	.dataa(\RAM|m[10][8]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[11][8]~q ),
	.datad(\REG_DIN[8]~160_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~161_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~161 .lut_mask = 16'hF388;
defparam \REG_DIN[8]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
fiftyfivenm_lcell_comb \REG_DIN[8]~169 (
// Equation(s):
// \REG_DIN[8]~169_combout  = (\REG_DIN[8]~166_combout  & ((\REG_DIN[8]~168_combout ) # ((!\ALU|Add0~6_combout )))) # (!\REG_DIN[8]~166_combout  & (((\REG_DIN[8]~161_combout  & \ALU|Add0~6_combout ))))

	.dataa(\REG_DIN[8]~166_combout ),
	.datab(\REG_DIN[8]~168_combout ),
	.datac(\REG_DIN[8]~161_combout ),
	.datad(\ALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~169 .lut_mask = 16'hD8AA;
defparam \REG_DIN[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \RAM|m[17][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][8] .is_wysiwyg = "true";
defparam \RAM|m[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
fiftyfivenm_lcell_comb \RAM|m[21][8]~feeder (
// Equation(s):
// \RAM|m[21][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[21][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[21][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N19
dffeas \RAM|m[21][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][8] .is_wysiwyg = "true";
defparam \RAM|m[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
fiftyfivenm_lcell_comb \REG_DIN[8]~172 (
// Equation(s):
// \REG_DIN[8]~172_combout  = (\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout ) # ((\RAM|m[21][8]~q )))) # (!\ALU|Add0~4_combout  & (!\ALU|Add0~6_combout  & (\RAM|m[17][8]~q )))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][8]~q ),
	.datad(\RAM|m[21][8]~q ),
	.cin(gnd),
	.combout(\REG_DIN[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~172 .lut_mask = 16'hBA98;
defparam \REG_DIN[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \RAM|m[29][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][8] .is_wysiwyg = "true";
defparam \RAM|m[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
fiftyfivenm_lcell_comb \RAM|m[25][8]~feeder (
// Equation(s):
// \RAM|m[25][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \RAM|m[25][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][8] .is_wysiwyg = "true";
defparam \RAM|m[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
fiftyfivenm_lcell_comb \REG_DIN[8]~173 (
// Equation(s):
// \REG_DIN[8]~173_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[8]~172_combout  & (\RAM|m[29][8]~q )) # (!\REG_DIN[8]~172_combout  & ((\RAM|m[25][8]~q ))))) # (!\ALU|Add0~6_combout  & (\REG_DIN[8]~172_combout ))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[8]~172_combout ),
	.datac(\RAM|m[29][8]~q ),
	.datad(\RAM|m[25][8]~q ),
	.cin(gnd),
	.combout(\REG_DIN[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~173 .lut_mask = 16'hE6C4;
defparam \REG_DIN[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
fiftyfivenm_lcell_comb \RAM|m[24][8]~feeder (
// Equation(s):
// \RAM|m[24][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \RAM|m[24][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][8] .is_wysiwyg = "true";
defparam \RAM|m[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \RAM|m[16][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][8] .is_wysiwyg = "true";
defparam \RAM|m[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
fiftyfivenm_lcell_comb \REG_DIN[8]~174 (
// Equation(s):
// \REG_DIN[8]~174_combout  = (\ALU|Add0~6_combout  & ((\RAM|m[24][8]~q ) # ((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & (((\RAM|m[16][8]~q  & !\ALU|Add0~4_combout ))))

	.dataa(\RAM|m[24][8]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][8]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~174 .lut_mask = 16'hCCB8;
defparam \REG_DIN[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
fiftyfivenm_lcell_comb \RAM|m[20][8]~feeder (
// Equation(s):
// \RAM|m[20][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \RAM|m[20][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][8] .is_wysiwyg = "true";
defparam \RAM|m[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \RAM|m[28][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][8] .is_wysiwyg = "true";
defparam \RAM|m[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
fiftyfivenm_lcell_comb \REG_DIN[8]~175 (
// Equation(s):
// \REG_DIN[8]~175_combout  = (\REG_DIN[8]~174_combout  & (((\RAM|m[28][8]~q ) # (!\ALU|Add0~4_combout )))) # (!\REG_DIN[8]~174_combout  & (\RAM|m[20][8]~q  & ((\ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[8]~174_combout ),
	.datab(\RAM|m[20][8]~q ),
	.datac(\RAM|m[28][8]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~175 .lut_mask = 16'hE4AA;
defparam \REG_DIN[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
fiftyfivenm_lcell_comb \REG_DIN[8]~176 (
// Equation(s):
// \REG_DIN[8]~176_combout  = (\ALU|Add0~2_combout  & (((\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout  & (\REG_DIN[8]~173_combout )) # (!\ALU|Add0~0_combout  & ((\REG_DIN[8]~175_combout )))))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\REG_DIN[8]~173_combout ),
	.datac(\ALU|Add0~0_combout ),
	.datad(\REG_DIN[8]~175_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~176 .lut_mask = 16'hE5E0;
defparam \REG_DIN[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
fiftyfivenm_lcell_comb \RAM|m[31][8]~feeder (
// Equation(s):
// \RAM|m[31][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[31][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[31][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N11
dffeas \RAM|m[31][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[31][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][8] .is_wysiwyg = "true";
defparam \RAM|m[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \RAM|m[27][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][8] .is_wysiwyg = "true";
defparam \RAM|m[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \RAM|m[19][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][8] .is_wysiwyg = "true";
defparam \RAM|m[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
fiftyfivenm_lcell_comb \RAM|m[23][8]~feeder (
// Equation(s):
// \RAM|m[23][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[23][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \RAM|m[23][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][8] .is_wysiwyg = "true";
defparam \RAM|m[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
fiftyfivenm_lcell_comb \REG_DIN[8]~177 (
// Equation(s):
// \REG_DIN[8]~177_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[23][8]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[19][8]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][8]~q ),
	.datad(\RAM|m[23][8]~q ),
	.cin(gnd),
	.combout(\REG_DIN[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~177 .lut_mask = 16'hDC98;
defparam \REG_DIN[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
fiftyfivenm_lcell_comb \REG_DIN[8]~178 (
// Equation(s):
// \REG_DIN[8]~178_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[8]~177_combout  & (\RAM|m[31][8]~q )) # (!\REG_DIN[8]~177_combout  & ((\RAM|m[27][8]~q ))))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[8]~177_combout ))))

	.dataa(\RAM|m[31][8]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[27][8]~q ),
	.datad(\REG_DIN[8]~177_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~178 .lut_mask = 16'hBBC0;
defparam \REG_DIN[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
fiftyfivenm_lcell_comb \RAM|m[22][8]~feeder (
// Equation(s):
// \RAM|m[22][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~12_combout ),
	.cin(gnd),
	.combout(\RAM|m[22][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][8]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[22][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N7
dffeas \RAM|m[22][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][8] .is_wysiwyg = "true";
defparam \RAM|m[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \RAM|m[30][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][8] .is_wysiwyg = "true";
defparam \RAM|m[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \RAM|m[18][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][8] .is_wysiwyg = "true";
defparam \RAM|m[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \RAM|m[26][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][8] .is_wysiwyg = "true";
defparam \RAM|m[26][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
fiftyfivenm_lcell_comb \REG_DIN[8]~170 (
// Equation(s):
// \REG_DIN[8]~170_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[26][8]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[18][8]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][8]~q ),
	.datad(\RAM|m[26][8]~q ),
	.cin(gnd),
	.combout(\REG_DIN[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~170 .lut_mask = 16'hBA98;
defparam \REG_DIN[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
fiftyfivenm_lcell_comb \REG_DIN[8]~171 (
// Equation(s):
// \REG_DIN[8]~171_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[8]~170_combout  & ((\RAM|m[30][8]~q ))) # (!\REG_DIN[8]~170_combout  & (\RAM|m[22][8]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[8]~170_combout ))))

	.dataa(\RAM|m[22][8]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[30][8]~q ),
	.datad(\REG_DIN[8]~170_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~171 .lut_mask = 16'hF388;
defparam \REG_DIN[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
fiftyfivenm_lcell_comb \REG_DIN[8]~179 (
// Equation(s):
// \REG_DIN[8]~179_combout  = (\REG_DIN[8]~176_combout  & ((\REG_DIN[8]~178_combout ) # ((!\ALU|Add0~2_combout )))) # (!\REG_DIN[8]~176_combout  & (((\ALU|Add0~2_combout  & \REG_DIN[8]~171_combout ))))

	.dataa(\REG_DIN[8]~176_combout ),
	.datab(\REG_DIN[8]~178_combout ),
	.datac(\ALU|Add0~2_combout ),
	.datad(\REG_DIN[8]~171_combout ),
	.cin(gnd),
	.combout(\REG_DIN[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[8]~179 .lut_mask = 16'hDA8A;
defparam \REG_DIN[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
fiftyfivenm_lcell_comb \REG|r~45 (
// Equation(s):
// \REG|r~45_combout  = (\REG|r~31_combout  & ((\REG_DIN[8]~179_combout ) # ((\REG_DIN[8]~169_combout  & \REG|r~30_combout )))) # (!\REG|r~31_combout  & (\REG_DIN[8]~169_combout  & (\REG|r~30_combout )))

	.dataa(\REG|r~31_combout ),
	.datab(\REG_DIN[8]~169_combout ),
	.datac(\REG|r~30_combout ),
	.datad(\REG_DIN[8]~179_combout ),
	.cin(gnd),
	.combout(\REG|r~45_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~45 .lut_mask = 16'hEAC0;
defparam \REG|r~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
fiftyfivenm_lcell_comb \REG|r~54 (
// Equation(s):
// \REG|r~54_combout  = (\REG|r~45_combout ) # ((!\RST~input_o  & (\ALU|Add0~16_combout  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\RST~input_o ),
	.datab(\ALU|Add0~16_combout ),
	.datac(\DEC|MemRegWriteSelect~9_combout ),
	.datad(\REG|r~45_combout ),
	.cin(gnd),
	.combout(\REG|r~54_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~54 .lut_mask = 16'hFF04;
defparam \REG|r~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \REG|r[2][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][8] .is_wysiwyg = "true";
defparam \REG|r[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \REG|r[0][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][8] .is_wysiwyg = "true";
defparam \REG|r[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
fiftyfivenm_lcell_comb \REG|DOUT1[8]~21 (
// Equation(s):
// \REG|DOUT1[8]~21_combout  = (\PC|PMEM|PROGRAM~5_combout  & ((\PC|PMEM|PROGRAM~4_combout ) # ((\REG|r[0][8]~q )))) # (!\PC|PMEM|PROGRAM~5_combout  & (!\PC|PMEM|PROGRAM~4_combout  & ((\REG|r[1][8]~q ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\PC|PMEM|PROGRAM~4_combout ),
	.datac(\REG|r[0][8]~q ),
	.datad(\REG|r[1][8]~q ),
	.cin(gnd),
	.combout(\REG|DOUT1[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[8]~21 .lut_mask = 16'hB9A8;
defparam \REG|DOUT1[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
fiftyfivenm_lcell_comb \REG|DOUT1[8]~22 (
// Equation(s):
// \REG|DOUT1[8]~22_combout  = (\PC|PMEM|PROGRAM~4_combout  & ((\REG|DOUT1[8]~21_combout  & (\REG|r[2][8]~q )) # (!\REG|DOUT1[8]~21_combout  & ((\REG|r[3][8]~q ))))) # (!\PC|PMEM|PROGRAM~4_combout  & (((\REG|DOUT1[8]~21_combout ))))

	.dataa(\PC|PMEM|PROGRAM~4_combout ),
	.datab(\REG|r[2][8]~q ),
	.datac(\REG|r[3][8]~q ),
	.datad(\REG|DOUT1[8]~21_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[8]~22 .lut_mask = 16'hDDA0;
defparam \REG|DOUT1[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \REG|r[4][8] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][8] .is_wysiwyg = "true";
defparam \REG|r[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
fiftyfivenm_lcell_comb \SrcB[8]~26 (
// Equation(s):
// \SrcB[8]~26_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][8]~q ) # ((\REG|DOUT1[8]~22_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[8]~22_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[8]~22_combout ),
	.datac(\REG|r[4][8]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\SrcB[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[8]~26 .lut_mask = 16'hA0EC;
defparam \SrcB[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
fiftyfivenm_lcell_comb \RAM|m~12 (
// Equation(s):
// \RAM|m~12_combout  = (!\RAM|m~0_combout  & \SrcB[8]~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~0_combout ),
	.datad(\SrcB[8]~26_combout ),
	.cin(gnd),
	.combout(\RAM|m~12_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~12 .lut_mask = 16'h0F00;
defparam \RAM|m~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
fiftyfivenm_lcell_comb \RAM|m[0][8]~feeder (
// Equation(s):
// \RAM|m[0][8]~feeder_combout  = \RAM|m~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][8]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N17
dffeas \RAM|m[0][8] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][8] .is_wysiwyg = "true";
defparam \RAM|m[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y44_N11
dffeas \REG|r[1][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[1][4]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[1][9] .is_wysiwyg = "true";
defparam \REG|r[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N25
dffeas \REG|r[3][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[3][24]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[3][9] .is_wysiwyg = "true";
defparam \REG|r[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
fiftyfivenm_lcell_comb \REG|DOUT0[9]~18 (
// Equation(s):
// \REG|DOUT0[9]~18_combout  = (\PC|PMEM|PROGRAM~0_combout  & ((\PC|COUNTER|count [0] & (\REG|r[1][9]~q )) # (!\PC|COUNTER|count [0] & ((\REG|r[3][9]~q ))))) # (!\PC|PMEM|PROGRAM~0_combout  & (((\REG|r[1][9]~q ))))

	.dataa(\PC|PMEM|PROGRAM~0_combout ),
	.datab(\PC|COUNTER|count [0]),
	.datac(\REG|r[1][9]~q ),
	.datad(\REG|r[3][9]~q ),
	.cin(gnd),
	.combout(\REG|DOUT0[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[9]~18 .lut_mask = 16'hF2D0;
defparam \REG|DOUT0[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
fiftyfivenm_lcell_comb \REG|DOUT0[9]~19 (
// Equation(s):
// \REG|DOUT0[9]~19_combout  = (\PC|PMEM|PROGRAM~8_combout  & (\REG|r[2][9]~q  & (\PC|PMEM|PROGRAM~6_combout ))) # (!\PC|PMEM|PROGRAM~8_combout  & (((\REG|DOUT0[9]~18_combout ))))

	.dataa(\REG|r[2][9]~q ),
	.datab(\PC|PMEM|PROGRAM~6_combout ),
	.datac(\PC|PMEM|PROGRAM~8_combout ),
	.datad(\REG|DOUT0[9]~18_combout ),
	.cin(gnd),
	.combout(\REG|DOUT0[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT0[9]~19 .lut_mask = 16'h8F80;
defparam \REG|DOUT0[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
fiftyfivenm_lcell_comb \SrcB[9]~31 (
// Equation(s):
// \SrcB[9]~31_combout  = (\SrcB[4]~32_combout  & \SrcB[9]~27_combout )

	.dataa(\SrcB[4]~32_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SrcB[9]~27_combout ),
	.cin(gnd),
	.combout(\SrcB[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[9]~31 .lut_mask = 16'hAA00;
defparam \SrcB[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
fiftyfivenm_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = \REG|DOUT0[9]~19_combout  $ (\SrcB[9]~31_combout  $ (\ALU|Add0~17 ))

	.dataa(\REG|DOUT0[9]~19_combout ),
	.datab(\SrcB[9]~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\ALU|Add0~17 ),
	.combout(\ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h9696;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \RAM|m[19][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[19][24]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[19][9] .is_wysiwyg = "true";
defparam \RAM|m[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
fiftyfivenm_lcell_comb \RAM|m[27][9]~feeder (
// Equation(s):
// \RAM|m[27][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[27][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[27][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[27][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \RAM|m[27][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[27][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[27][27]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[27][9] .is_wysiwyg = "true";
defparam \RAM|m[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
fiftyfivenm_lcell_comb \REG_DIN[9]~197 (
// Equation(s):
// \REG_DIN[9]~197_combout  = (\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout ) # ((\RAM|m[27][9]~q )))) # (!\ALU|Add0~6_combout  & (!\ALU|Add0~4_combout  & (\RAM|m[19][9]~q )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[19][9]~q ),
	.datad(\RAM|m[27][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~197_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~197 .lut_mask = 16'hBA98;
defparam \REG_DIN[9]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
fiftyfivenm_lcell_comb \RAM|m[31][9]~feeder (
// Equation(s):
// \RAM|m[31][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[31][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[31][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[31][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N9
dffeas \RAM|m[31][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[31][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[31][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[31][9] .is_wysiwyg = "true";
defparam \RAM|m[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N23
dffeas \RAM|m[23][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[23][27]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[23][9] .is_wysiwyg = "true";
defparam \RAM|m[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
fiftyfivenm_lcell_comb \REG_DIN[9]~198 (
// Equation(s):
// \REG_DIN[9]~198_combout  = (\REG_DIN[9]~197_combout  & ((\RAM|m[31][9]~q ) # ((!\ALU|Add0~4_combout )))) # (!\REG_DIN[9]~197_combout  & (((\RAM|m[23][9]~q  & \ALU|Add0~4_combout ))))

	.dataa(\REG_DIN[9]~197_combout ),
	.datab(\RAM|m[31][9]~q ),
	.datac(\RAM|m[23][9]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~198_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~198 .lut_mask = 16'hD8AA;
defparam \REG_DIN[9]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
fiftyfivenm_lcell_comb \RAM|m[21][9]~feeder (
// Equation(s):
// \RAM|m[21][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[21][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \RAM|m[21][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[21][27]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[21][9] .is_wysiwyg = "true";
defparam \RAM|m[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \RAM|m[29][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[29][27]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[29][9] .is_wysiwyg = "true";
defparam \RAM|m[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \RAM|m[17][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[17][22]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[17][9] .is_wysiwyg = "true";
defparam \RAM|m[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
fiftyfivenm_lcell_comb \RAM|m[25][9]~feeder (
// Equation(s):
// \RAM|m[25][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[25][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N29
dffeas \RAM|m[25][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[25][27]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[25][9] .is_wysiwyg = "true";
defparam \RAM|m[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
fiftyfivenm_lcell_comb \REG_DIN[9]~190 (
// Equation(s):
// \REG_DIN[9]~190_combout  = (\ALU|Add0~4_combout  & (\ALU|Add0~6_combout )) # (!\ALU|Add0~4_combout  & ((\ALU|Add0~6_combout  & ((\RAM|m[25][9]~q ))) # (!\ALU|Add0~6_combout  & (\RAM|m[17][9]~q ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[17][9]~q ),
	.datad(\RAM|m[25][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~190_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~190 .lut_mask = 16'hDC98;
defparam \REG_DIN[9]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
fiftyfivenm_lcell_comb \REG_DIN[9]~191 (
// Equation(s):
// \REG_DIN[9]~191_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[9]~190_combout  & ((\RAM|m[29][9]~q ))) # (!\REG_DIN[9]~190_combout  & (\RAM|m[21][9]~q )))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[9]~190_combout ))))

	.dataa(\RAM|m[21][9]~q ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[29][9]~q ),
	.datad(\REG_DIN[9]~190_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~191_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~191 .lut_mask = 16'hF388;
defparam \REG_DIN[9]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
fiftyfivenm_lcell_comb \RAM|m[24][9]~feeder (
// Equation(s):
// \RAM|m[24][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[24][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \RAM|m[24][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[24][27]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[24][9] .is_wysiwyg = "true";
defparam \RAM|m[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \RAM|m[28][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[28][27]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[28][9] .is_wysiwyg = "true";
defparam \RAM|m[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
fiftyfivenm_lcell_comb \RAM|m[20][9]~feeder (
// Equation(s):
// \RAM|m[20][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~13_combout ),
	.cin(gnd),
	.combout(\RAM|m[20][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[20][9]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[20][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \RAM|m[20][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[20][27]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[20][9] .is_wysiwyg = "true";
defparam \RAM|m[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \RAM|m[16][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[16][17]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[16][9] .is_wysiwyg = "true";
defparam \RAM|m[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
fiftyfivenm_lcell_comb \REG_DIN[9]~194 (
// Equation(s):
// \REG_DIN[9]~194_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout )))) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & (\RAM|m[20][9]~q )) # (!\ALU|Add0~4_combout  & ((\RAM|m[16][9]~q )))))

	.dataa(\RAM|m[20][9]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[16][9]~q ),
	.datad(\ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~194_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~194 .lut_mask = 16'hEE30;
defparam \REG_DIN[9]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
fiftyfivenm_lcell_comb \REG_DIN[9]~195 (
// Equation(s):
// \REG_DIN[9]~195_combout  = (\ALU|Add0~6_combout  & ((\REG_DIN[9]~194_combout  & ((\RAM|m[28][9]~q ))) # (!\REG_DIN[9]~194_combout  & (\RAM|m[24][9]~q )))) # (!\ALU|Add0~6_combout  & (((\REG_DIN[9]~194_combout ))))

	.dataa(\RAM|m[24][9]~q ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[28][9]~q ),
	.datad(\REG_DIN[9]~194_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~195_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~195 .lut_mask = 16'hF388;
defparam \REG_DIN[9]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \RAM|m[18][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[18][31]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[18][9] .is_wysiwyg = "true";
defparam \RAM|m[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
fiftyfivenm_lcell_comb \RAM|m[22][9]~feeder (
// Equation(s):
// \RAM|m[22][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[22][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[22][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[22][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \RAM|m[22][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[22][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[22][27]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[22][9] .is_wysiwyg = "true";
defparam \RAM|m[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
fiftyfivenm_lcell_comb \REG_DIN[9]~192 (
// Equation(s):
// \REG_DIN[9]~192_combout  = (\ALU|Add0~6_combout  & (\ALU|Add0~4_combout )) # (!\ALU|Add0~6_combout  & ((\ALU|Add0~4_combout  & ((\RAM|m[22][9]~q ))) # (!\ALU|Add0~4_combout  & (\RAM|m[18][9]~q ))))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\ALU|Add0~4_combout ),
	.datac(\RAM|m[18][9]~q ),
	.datad(\RAM|m[22][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~192_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~192 .lut_mask = 16'hDC98;
defparam \REG_DIN[9]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N21
dffeas \RAM|m[30][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[30][27]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[30][9] .is_wysiwyg = "true";
defparam \RAM|m[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
fiftyfivenm_lcell_comb \RAM|m[26][9]~feeder (
// Equation(s):
// \RAM|m[26][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[26][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \RAM|m[26][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[26][27]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[26][9] .is_wysiwyg = "true";
defparam \RAM|m[26][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
fiftyfivenm_lcell_comb \REG_DIN[9]~193 (
// Equation(s):
// \REG_DIN[9]~193_combout  = (\REG_DIN[9]~192_combout  & (((\RAM|m[30][9]~q )) # (!\ALU|Add0~6_combout ))) # (!\REG_DIN[9]~192_combout  & (\ALU|Add0~6_combout  & ((\RAM|m[26][9]~q ))))

	.dataa(\REG_DIN[9]~192_combout ),
	.datab(\ALU|Add0~6_combout ),
	.datac(\RAM|m[30][9]~q ),
	.datad(\RAM|m[26][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~193_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~193 .lut_mask = 16'hE6A2;
defparam \REG_DIN[9]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
fiftyfivenm_lcell_comb \REG_DIN[9]~196 (
// Equation(s):
// \REG_DIN[9]~196_combout  = (\ALU|Add0~0_combout  & (((\ALU|Add0~2_combout )))) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout  & ((\REG_DIN[9]~193_combout ))) # (!\ALU|Add0~2_combout  & (\REG_DIN[9]~195_combout ))))

	.dataa(\REG_DIN[9]~195_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\REG_DIN[9]~193_combout ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~196_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~196 .lut_mask = 16'hFC22;
defparam \REG_DIN[9]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
fiftyfivenm_lcell_comb \REG_DIN[9]~199 (
// Equation(s):
// \REG_DIN[9]~199_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[9]~196_combout  & (\REG_DIN[9]~198_combout )) # (!\REG_DIN[9]~196_combout  & ((\REG_DIN[9]~191_combout ))))) # (!\ALU|Add0~0_combout  & (((\REG_DIN[9]~196_combout ))))

	.dataa(\REG_DIN[9]~198_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\REG_DIN[9]~191_combout ),
	.datad(\REG_DIN[9]~196_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~199_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~199 .lut_mask = 16'hBBC0;
defparam \REG_DIN[9]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
fiftyfivenm_lcell_comb \RAM|m[14][9]~feeder (
// Equation(s):
// \RAM|m[14][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[14][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \RAM|m[14][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[14][8]~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[14][9] .is_wysiwyg = "true";
defparam \RAM|m[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \RAM|m[12][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[12][24]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[12][9] .is_wysiwyg = "true";
defparam \RAM|m[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \RAM|m[13][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[13][5]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[13][9] .is_wysiwyg = "true";
defparam \RAM|m[13][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
fiftyfivenm_lcell_comb \REG_DIN[9]~187 (
// Equation(s):
// \REG_DIN[9]~187_combout  = (\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout ) # ((\RAM|m[13][9]~q )))) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_combout  & (\RAM|m[12][9]~q )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[12][9]~q ),
	.datad(\RAM|m[13][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~187_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~187 .lut_mask = 16'hBA98;
defparam \REG_DIN[9]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \RAM|m[15][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[15][29]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[15][9] .is_wysiwyg = "true";
defparam \RAM|m[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
fiftyfivenm_lcell_comb \REG_DIN[9]~188 (
// Equation(s):
// \REG_DIN[9]~188_combout  = (\REG_DIN[9]~187_combout  & (((\RAM|m[15][9]~q ) # (!\ALU|Add0~2_combout )))) # (!\REG_DIN[9]~187_combout  & (\RAM|m[14][9]~q  & ((\ALU|Add0~2_combout ))))

	.dataa(\RAM|m[14][9]~q ),
	.datab(\REG_DIN[9]~187_combout ),
	.datac(\RAM|m[15][9]~q ),
	.datad(\ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~188_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~188 .lut_mask = 16'hE2CC;
defparam \REG_DIN[9]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \RAM|m[2][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[2][7]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[2][9] .is_wysiwyg = "true";
defparam \RAM|m[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
fiftyfivenm_lcell_comb \REG_DIN[9]~184 (
// Equation(s):
// \REG_DIN[9]~184_combout  = (\ALU|Add0~2_combout  & (((\RAM|m[2][9]~q ) # (\ALU|Add0~0_combout )))) # (!\ALU|Add0~2_combout  & (\RAM|m[0][9]~q  & ((!\ALU|Add0~0_combout ))))

	.dataa(\RAM|m[0][9]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[2][9]~q ),
	.datad(\ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~184_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~184 .lut_mask = 16'hCCE2;
defparam \REG_DIN[9]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \RAM|m[3][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[3][30]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[3][9] .is_wysiwyg = "true";
defparam \RAM|m[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
fiftyfivenm_lcell_comb \RAM|m[1][9]~feeder (
// Equation(s):
// \RAM|m[1][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM|m~13_combout ),
	.cin(gnd),
	.combout(\RAM|m[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[1][9]~feeder .lut_mask = 16'hFF00;
defparam \RAM|m[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \RAM|m[1][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[1][20]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[1][9] .is_wysiwyg = "true";
defparam \RAM|m[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
fiftyfivenm_lcell_comb \REG_DIN[9]~185 (
// Equation(s):
// \REG_DIN[9]~185_combout  = (\ALU|Add0~0_combout  & ((\REG_DIN[9]~184_combout  & (\RAM|m[3][9]~q )) # (!\REG_DIN[9]~184_combout  & ((\RAM|m[1][9]~q ))))) # (!\ALU|Add0~0_combout  & (\REG_DIN[9]~184_combout ))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\REG_DIN[9]~184_combout ),
	.datac(\RAM|m[3][9]~q ),
	.datad(\RAM|m[1][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~185_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~185 .lut_mask = 16'hE6C4;
defparam \REG_DIN[9]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \RAM|m[8][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[8][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[8][9] .is_wysiwyg = "true";
defparam \RAM|m[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
fiftyfivenm_lcell_comb \RAM|m[10][9]~feeder (
// Equation(s):
// \RAM|m[10][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[10][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \RAM|m[10][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[10][18]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[10][9] .is_wysiwyg = "true";
defparam \RAM|m[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
fiftyfivenm_lcell_comb \REG_DIN[9]~182 (
// Equation(s):
// \REG_DIN[9]~182_combout  = (\ALU|Add0~2_combout  & ((\ALU|Add0~0_combout ) # ((\RAM|m[10][9]~q )))) # (!\ALU|Add0~2_combout  & (!\ALU|Add0~0_combout  & (\RAM|m[8][9]~q )))

	.dataa(\ALU|Add0~2_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[8][9]~q ),
	.datad(\RAM|m[10][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~182_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~182 .lut_mask = 16'hBA98;
defparam \REG_DIN[9]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \RAM|m[11][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[11][13]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[11][9] .is_wysiwyg = "true";
defparam \RAM|m[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
fiftyfivenm_lcell_comb \RAM|m[9][9]~feeder (
// Equation(s):
// \RAM|m[9][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[9][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \RAM|m[9][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[9][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[9][9] .is_wysiwyg = "true";
defparam \RAM|m[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
fiftyfivenm_lcell_comb \REG_DIN[9]~183 (
// Equation(s):
// \REG_DIN[9]~183_combout  = (\REG_DIN[9]~182_combout  & (((\RAM|m[11][9]~q )) # (!\ALU|Add0~0_combout ))) # (!\REG_DIN[9]~182_combout  & (\ALU|Add0~0_combout  & ((\RAM|m[9][9]~q ))))

	.dataa(\REG_DIN[9]~182_combout ),
	.datab(\ALU|Add0~0_combout ),
	.datac(\RAM|m[11][9]~q ),
	.datad(\RAM|m[9][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~183_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~183 .lut_mask = 16'hE6A2;
defparam \REG_DIN[9]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
fiftyfivenm_lcell_comb \REG_DIN[9]~186 (
// Equation(s):
// \REG_DIN[9]~186_combout  = (\ALU|Add0~6_combout  & (((\ALU|Add0~4_combout ) # (\REG_DIN[9]~183_combout )))) # (!\ALU|Add0~6_combout  & (\REG_DIN[9]~185_combout  & (!\ALU|Add0~4_combout )))

	.dataa(\ALU|Add0~6_combout ),
	.datab(\REG_DIN[9]~185_combout ),
	.datac(\ALU|Add0~4_combout ),
	.datad(\REG_DIN[9]~183_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~186_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~186 .lut_mask = 16'hAEA4;
defparam \REG_DIN[9]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
fiftyfivenm_lcell_comb \RAM|m[6][9]~feeder (
// Equation(s):
// \RAM|m[6][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N21
dffeas \RAM|m[6][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[6][29]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[6][9] .is_wysiwyg = "true";
defparam \RAM|m[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \RAM|m[7][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[7][4]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[7][9] .is_wysiwyg = "true";
defparam \RAM|m[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \RAM|m[4][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[4][19]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[4][9] .is_wysiwyg = "true";
defparam \RAM|m[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N5
dffeas \RAM|m[5][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\RAM|m~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM|m[5][1]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[5][9] .is_wysiwyg = "true";
defparam \RAM|m[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
fiftyfivenm_lcell_comb \REG_DIN[9]~180 (
// Equation(s):
// \REG_DIN[9]~180_combout  = (\ALU|Add0~0_combout  & ((\ALU|Add0~2_combout ) # ((\RAM|m[5][9]~q )))) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_combout  & (\RAM|m[4][9]~q )))

	.dataa(\ALU|Add0~0_combout ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[4][9]~q ),
	.datad(\RAM|m[5][9]~q ),
	.cin(gnd),
	.combout(\REG_DIN[9]~180_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~180 .lut_mask = 16'hBA98;
defparam \REG_DIN[9]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
fiftyfivenm_lcell_comb \REG_DIN[9]~181 (
// Equation(s):
// \REG_DIN[9]~181_combout  = (\ALU|Add0~2_combout  & ((\REG_DIN[9]~180_combout  & ((\RAM|m[7][9]~q ))) # (!\REG_DIN[9]~180_combout  & (\RAM|m[6][9]~q )))) # (!\ALU|Add0~2_combout  & (((\REG_DIN[9]~180_combout ))))

	.dataa(\RAM|m[6][9]~q ),
	.datab(\ALU|Add0~2_combout ),
	.datac(\RAM|m[7][9]~q ),
	.datad(\REG_DIN[9]~180_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~181_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~181 .lut_mask = 16'hF388;
defparam \REG_DIN[9]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
fiftyfivenm_lcell_comb \REG_DIN[9]~189 (
// Equation(s):
// \REG_DIN[9]~189_combout  = (\ALU|Add0~4_combout  & ((\REG_DIN[9]~186_combout  & (\REG_DIN[9]~188_combout )) # (!\REG_DIN[9]~186_combout  & ((\REG_DIN[9]~181_combout ))))) # (!\ALU|Add0~4_combout  & (((\REG_DIN[9]~186_combout ))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\REG_DIN[9]~188_combout ),
	.datac(\REG_DIN[9]~186_combout ),
	.datad(\REG_DIN[9]~181_combout ),
	.cin(gnd),
	.combout(\REG_DIN[9]~189_combout ),
	.cout());
// synopsys translate_off
defparam \REG_DIN[9]~189 .lut_mask = 16'hDAD0;
defparam \REG_DIN[9]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
fiftyfivenm_lcell_comb \REG|r~46 (
// Equation(s):
// \REG|r~46_combout  = (\REG|r~31_combout  & ((\REG_DIN[9]~199_combout ) # ((\REG_DIN[9]~189_combout  & \REG|r~30_combout )))) # (!\REG|r~31_combout  & (((\REG_DIN[9]~189_combout  & \REG|r~30_combout ))))

	.dataa(\REG|r~31_combout ),
	.datab(\REG_DIN[9]~199_combout ),
	.datac(\REG_DIN[9]~189_combout ),
	.datad(\REG|r~30_combout ),
	.cin(gnd),
	.combout(\REG|r~46_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~46 .lut_mask = 16'hF888;
defparam \REG|r~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
fiftyfivenm_lcell_comb \REG|r~55 (
// Equation(s):
// \REG|r~55_combout  = (\REG|r~46_combout ) # ((\ALU|Add0~18_combout  & (!\RST~input_o  & !\DEC|MemRegWriteSelect~9_combout )))

	.dataa(\ALU|Add0~18_combout ),
	.datab(\REG|r~46_combout ),
	.datac(\RST~input_o ),
	.datad(\DEC|MemRegWriteSelect~9_combout ),
	.cin(gnd),
	.combout(\REG|r~55_combout ),
	.cout());
// synopsys translate_off
defparam \REG|r~55 .lut_mask = 16'hCCCE;
defparam \REG|r~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N5
dffeas \REG|r[2][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\REG|r~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG|r[2][0]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[2][9] .is_wysiwyg = "true";
defparam \REG|r[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \REG|r[0][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[0][29]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[0][9] .is_wysiwyg = "true";
defparam \REG|r[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
fiftyfivenm_lcell_comb \REG|DOUT1[9]~23 (
// Equation(s):
// \REG|DOUT1[9]~23_combout  = (\PC|PMEM|PROGRAM~4_combout  & (((\REG|r[3][9]~q ) # (\PC|PMEM|PROGRAM~5_combout )))) # (!\PC|PMEM|PROGRAM~4_combout  & (\REG|r[1][9]~q  & ((!\PC|PMEM|PROGRAM~5_combout ))))

	.dataa(\PC|PMEM|PROGRAM~4_combout ),
	.datab(\REG|r[1][9]~q ),
	.datac(\REG|r[3][9]~q ),
	.datad(\PC|PMEM|PROGRAM~5_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[9]~23 .lut_mask = 16'hAAE4;
defparam \REG|DOUT1[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
fiftyfivenm_lcell_comb \REG|DOUT1[9]~24 (
// Equation(s):
// \REG|DOUT1[9]~24_combout  = (\PC|PMEM|PROGRAM~5_combout  & ((\REG|DOUT1[9]~23_combout  & (\REG|r[2][9]~q )) # (!\REG|DOUT1[9]~23_combout  & ((\REG|r[0][9]~q ))))) # (!\PC|PMEM|PROGRAM~5_combout  & (((\REG|DOUT1[9]~23_combout ))))

	.dataa(\PC|PMEM|PROGRAM~5_combout ),
	.datab(\REG|r[2][9]~q ),
	.datac(\REG|r[0][9]~q ),
	.datad(\REG|DOUT1[9]~23_combout ),
	.cin(gnd),
	.combout(\REG|DOUT1[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG|DOUT1[9]~24 .lut_mask = 16'hDDA0;
defparam \REG|DOUT1[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \REG|r[4][9] (
	.clk(!\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\REG|r~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG|r[4][0]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG|r[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG|r[4][9] .is_wysiwyg = "true";
defparam \REG|r[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
fiftyfivenm_lcell_comb \SrcB[9]~27 (
// Equation(s):
// \SrcB[9]~27_combout  = (\REG|DOUT1[3]~0_combout  & ((\REG|r[4][9]~q ) # ((\REG|DOUT1[9]~24_combout  & !\PC|PMEM|PROGRAM~1_combout )))) # (!\REG|DOUT1[3]~0_combout  & (\REG|DOUT1[9]~24_combout  & ((!\PC|PMEM|PROGRAM~1_combout ))))

	.dataa(\REG|DOUT1[3]~0_combout ),
	.datab(\REG|DOUT1[9]~24_combout ),
	.datac(\REG|r[4][9]~q ),
	.datad(\PC|PMEM|PROGRAM~1_combout ),
	.cin(gnd),
	.combout(\SrcB[9]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SrcB[9]~27 .lut_mask = 16'hA0EC;
defparam \SrcB[9]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
fiftyfivenm_lcell_comb \RAM|m~13 (
// Equation(s):
// \RAM|m~13_combout  = (!\RAM|m~0_combout  & \SrcB[9]~27_combout )

	.dataa(\RAM|m~0_combout ),
	.datab(\SrcB[9]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m~13_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m~13 .lut_mask = 16'h4444;
defparam \RAM|m~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
fiftyfivenm_lcell_comb \RAM|m[0][9]~feeder (
// Equation(s):
// \RAM|m[0][9]~feeder_combout  = \RAM|m~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM|m~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM|m[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM|m[0][9]~feeder .lut_mask = 16'hF0F0;
defparam \RAM|m[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N27
dffeas \RAM|m[0][9] (
	.clk(!\KEY[0]~input_o ),
	.d(\RAM|m[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM|m[0][21]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|m[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|m[0][9] .is_wysiwyg = "true";
defparam \RAM|m[0][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .listen_to_nsleep_signal = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
