

================================================================
== Vitis HLS Report for 'compute_tile'
================================================================
* Date:           Fri Feb 20 16:04:18 2026

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj_cosim
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      386|      386|  1.285 us|  1.285 us|  386|  386|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COMPUTE_LOOP_I_COMPUTE_LOOP_J  |      384|      384|       130|          1|          1|   256|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 130


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 132
* Pipeline : 1
  Pipeline-0 : II = 1, D = 130, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 132 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 2 
132 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha" [mm_kernel.cpp:22]   --->   Operation 133 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln28 = br void" [mm_kernel.cpp:28]   --->   Operation 134 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 0, void, i9 %add_ln28_1, void %.split2" [mm_kernel.cpp:28]   --->   Operation 135 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i5 0, void, i5 %select_ln28_1, void %.split2" [mm_kernel.cpp:28]   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%j = phi i5 0, void, i5 %add_ln29, void %.split2" [mm_kernel.cpp:29]   --->   Operation 137 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.71ns)   --->   "%add_ln28_1 = add i9 %indvar_flatten, i9 1" [mm_kernel.cpp:28]   --->   Operation 138 'add' 'add_ln28_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.59ns)   --->   "%icmp_ln28 = icmp_eq  i9 %indvar_flatten, i9 256" [mm_kernel.cpp:28]   --->   Operation 139 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split2, void" [mm_kernel.cpp:28]   --->   Operation 140 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln28 = add i5 %i, i5 1" [mm_kernel.cpp:28]   --->   Operation 141 'add' 'add_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.63ns)   --->   "%icmp_ln29 = icmp_eq  i5 %j, i5 16" [mm_kernel.cpp:29]   --->   Operation 142 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.27ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i5 0, i5 %j" [mm_kernel.cpp:28]   --->   Operation 143 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.27ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i5 %add_ln28, i5 %i" [mm_kernel.cpp:28]   --->   Operation 144 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %select_ln28_1" [mm_kernel.cpp:36]   --->   Operation 145 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln36, i4 0" [mm_kernel.cpp:28]   --->   Operation 146 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %add_ln28" [mm_kernel.cpp:28]   --->   Operation 147 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i5 %i" [mm_kernel.cpp:28]   --->   Operation 148 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.35ns)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i4 %trunc_ln28, i4 %trunc_ln28_1" [mm_kernel.cpp:28]   --->   Operation 149 'select' 'select_ln28_3' <Predicate = (!icmp_ln28)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln28_3" [mm_kernel.cpp:28]   --->   Operation 150 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %zext_ln28" [mm_kernel.cpp:34]   --->   Operation 151 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (0.69ns)   --->   "%buff_A_0_load = load i4 %buff_A_0_addr" [mm_kernel.cpp:28]   --->   Operation 152 'load' 'buff_A_0_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %select_ln28" [mm_kernel.cpp:29]   --->   Operation 153 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %select_ln28" [mm_kernel.cpp:36]   --->   Operation 154 'zext' 'zext_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln36 = add i8 %tmp_cast, i8 %zext_ln36" [mm_kernel.cpp:36]   --->   Operation 155 'add' 'add_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%buff_B_0_addr = getelementptr i32 %buff_B_0, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 156 'getelementptr' 'buff_B_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (0.69ns)   --->   "%buff_B_0_load = load i4 %buff_B_0_addr" [mm_kernel.cpp:34]   --->   Operation 157 'load' 'buff_B_0_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln29 = add i5 %select_ln28, i5 1" [mm_kernel.cpp:29]   --->   Operation 158 'add' 'add_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 159 [1/2] (0.69ns)   --->   "%buff_A_0_load = load i4 %buff_A_0_addr" [mm_kernel.cpp:28]   --->   Operation 159 'load' 'buff_A_0_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 160 [1/2] (0.69ns)   --->   "%buff_B_0_load = load i4 %buff_B_0_addr" [mm_kernel.cpp:34]   --->   Operation 160 'load' 'buff_B_0_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 161 [4/4] (2.32ns)   --->   "%mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load" [mm_kernel.cpp:34]   --->   Operation 161 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 162 [3/4] (2.32ns)   --->   "%mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load" [mm_kernel.cpp:34]   --->   Operation 162 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 163 [2/4] (2.32ns)   --->   "%mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load" [mm_kernel.cpp:34]   --->   Operation 163 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 164 [1/4] (2.32ns)   --->   "%mul = fmul i32 %buff_A_0_load, i32 %buff_B_0_load" [mm_kernel.cpp:34]   --->   Operation 164 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 165 [7/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 165 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 166 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 167 [2/2] (0.69ns)   --->   "%buff_A_1_load = load i4 %buff_A_1_addr" [mm_kernel.cpp:28]   --->   Operation 167 'load' 'buff_A_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 168 [6/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 168 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 169 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (0.69ns)   --->   "%buff_B_1_load = load i4 %buff_B_1_addr" [mm_kernel.cpp:34]   --->   Operation 170 'load' 'buff_B_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 171 [1/2] (0.69ns)   --->   "%buff_A_1_load = load i4 %buff_A_1_addr" [mm_kernel.cpp:28]   --->   Operation 171 'load' 'buff_A_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 172 [5/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 172 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/2] (0.69ns)   --->   "%buff_B_1_load = load i4 %buff_B_1_addr" [mm_kernel.cpp:34]   --->   Operation 173 'load' 'buff_B_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 174 [4/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 174 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 175 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [mm_kernel.cpp:34]   --->   Operation 175 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 176 [3/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 176 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [mm_kernel.cpp:34]   --->   Operation 177 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 178 [2/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 178 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [mm_kernel.cpp:34]   --->   Operation 179 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 180 [1/7] (2.34ns)   --->   "%sum = fadd i32 %mul, i32 0" [mm_kernel.cpp:34]   --->   Operation 180 'fadd' 'sum' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [mm_kernel.cpp:34]   --->   Operation 181 'fmul' 'mul_1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 182 [7/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 182 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 183 'getelementptr' 'buff_A_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 184 [2/2] (0.69ns)   --->   "%buff_A_2_load = load i4 %buff_A_2_addr" [mm_kernel.cpp:28]   --->   Operation 184 'load' 'buff_A_2_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 185 [6/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 185 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%buff_B_2_addr = getelementptr i32 %buff_B_2, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 186 'getelementptr' 'buff_B_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 187 [2/2] (0.69ns)   --->   "%buff_B_2_load = load i4 %buff_B_2_addr" [mm_kernel.cpp:34]   --->   Operation 187 'load' 'buff_B_2_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 188 [1/2] (0.69ns)   --->   "%buff_A_2_load = load i4 %buff_A_2_addr" [mm_kernel.cpp:28]   --->   Operation 188 'load' 'buff_A_2_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 189 [5/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 189 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 190 [1/2] (0.69ns)   --->   "%buff_B_2_load = load i4 %buff_B_2_addr" [mm_kernel.cpp:34]   --->   Operation 190 'load' 'buff_B_2_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 191 [4/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 191 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [4/4] (2.32ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load" [mm_kernel.cpp:34]   --->   Operation 192 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 193 [3/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 193 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [3/4] (2.32ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load" [mm_kernel.cpp:34]   --->   Operation 194 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 195 [2/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 195 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [2/4] (2.32ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load" [mm_kernel.cpp:34]   --->   Operation 196 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 197 [1/7] (2.34ns)   --->   "%sum_1 = fadd i32 %sum, i32 %mul_1" [mm_kernel.cpp:34]   --->   Operation 197 'fadd' 'sum_1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/4] (2.32ns)   --->   "%mul_2 = fmul i32 %buff_A_2_load, i32 %buff_B_2_load" [mm_kernel.cpp:34]   --->   Operation 198 'fmul' 'mul_2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 199 [7/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 199 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 200 'getelementptr' 'buff_A_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 201 [2/2] (0.69ns)   --->   "%buff_A_3_load = load i4 %buff_A_3_addr" [mm_kernel.cpp:28]   --->   Operation 201 'load' 'buff_A_3_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 202 [6/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 202 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%buff_B_3_addr = getelementptr i32 %buff_B_3, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 203 'getelementptr' 'buff_B_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_23 : Operation 204 [2/2] (0.69ns)   --->   "%buff_B_3_load = load i4 %buff_B_3_addr" [mm_kernel.cpp:34]   --->   Operation 204 'load' 'buff_B_3_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 205 [1/2] (0.69ns)   --->   "%buff_A_3_load = load i4 %buff_A_3_addr" [mm_kernel.cpp:28]   --->   Operation 205 'load' 'buff_A_3_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_24 : Operation 206 [5/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 206 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [1/2] (0.69ns)   --->   "%buff_B_3_load = load i4 %buff_B_3_addr" [mm_kernel.cpp:34]   --->   Operation 207 'load' 'buff_B_3_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 208 [4/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 208 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [4/4] (2.32ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load" [mm_kernel.cpp:34]   --->   Operation 209 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 210 [3/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 210 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 211 [3/4] (2.32ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load" [mm_kernel.cpp:34]   --->   Operation 211 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 212 [2/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 212 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 213 [2/4] (2.32ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load" [mm_kernel.cpp:34]   --->   Operation 213 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 214 [1/7] (2.34ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul_2" [mm_kernel.cpp:34]   --->   Operation 214 'fadd' 'sum_2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 215 [1/4] (2.32ns)   --->   "%mul_3 = fmul i32 %buff_A_3_load, i32 %buff_B_3_load" [mm_kernel.cpp:34]   --->   Operation 215 'fmul' 'mul_3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 216 [7/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 216 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 217 'getelementptr' 'buff_A_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 218 [2/2] (0.69ns)   --->   "%buff_A_4_load = load i4 %buff_A_4_addr" [mm_kernel.cpp:28]   --->   Operation 218 'load' 'buff_A_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 219 [6/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 219 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [1/1] (0.00ns)   --->   "%buff_B_4_addr = getelementptr i32 %buff_B_4, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 220 'getelementptr' 'buff_B_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_30 : Operation 221 [2/2] (0.69ns)   --->   "%buff_B_4_load = load i4 %buff_B_4_addr" [mm_kernel.cpp:34]   --->   Operation 221 'load' 'buff_B_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 222 [1/2] (0.69ns)   --->   "%buff_A_4_load = load i4 %buff_A_4_addr" [mm_kernel.cpp:28]   --->   Operation 222 'load' 'buff_A_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_31 : Operation 223 [5/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 223 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [1/2] (0.69ns)   --->   "%buff_B_4_load = load i4 %buff_B_4_addr" [mm_kernel.cpp:34]   --->   Operation 224 'load' 'buff_B_4_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 225 [4/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 225 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 226 [4/4] (2.32ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load" [mm_kernel.cpp:34]   --->   Operation 226 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 227 [3/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 227 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 228 [3/4] (2.32ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load" [mm_kernel.cpp:34]   --->   Operation 228 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 229 [2/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 229 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 230 [2/4] (2.32ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load" [mm_kernel.cpp:34]   --->   Operation 230 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 231 [1/7] (2.34ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %mul_3" [mm_kernel.cpp:34]   --->   Operation 231 'fadd' 'sum_3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 232 [1/4] (2.32ns)   --->   "%mul_4 = fmul i32 %buff_A_4_load, i32 %buff_B_4_load" [mm_kernel.cpp:34]   --->   Operation 232 'fmul' 'mul_4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 233 [7/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 233 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 234 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 234 'getelementptr' 'buff_A_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 235 [2/2] (0.69ns)   --->   "%buff_A_5_load = load i4 %buff_A_5_addr" [mm_kernel.cpp:28]   --->   Operation 235 'load' 'buff_A_5_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_37 : Operation 236 [6/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 236 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%buff_B_5_addr = getelementptr i32 %buff_B_5, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 237 'getelementptr' 'buff_B_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_37 : Operation 238 [2/2] (0.69ns)   --->   "%buff_B_5_load = load i4 %buff_B_5_addr" [mm_kernel.cpp:34]   --->   Operation 238 'load' 'buff_B_5_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 239 [1/2] (0.69ns)   --->   "%buff_A_5_load = load i4 %buff_A_5_addr" [mm_kernel.cpp:28]   --->   Operation 239 'load' 'buff_A_5_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 240 [5/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 240 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 241 [1/2] (0.69ns)   --->   "%buff_B_5_load = load i4 %buff_B_5_addr" [mm_kernel.cpp:34]   --->   Operation 241 'load' 'buff_B_5_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 242 [4/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 242 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 243 [4/4] (2.32ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load" [mm_kernel.cpp:34]   --->   Operation 243 'fmul' 'mul_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 244 [3/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 244 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 245 [3/4] (2.32ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load" [mm_kernel.cpp:34]   --->   Operation 245 'fmul' 'mul_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 246 [2/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 246 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 247 [2/4] (2.32ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load" [mm_kernel.cpp:34]   --->   Operation 247 'fmul' 'mul_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 248 [1/7] (2.34ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %mul_4" [mm_kernel.cpp:34]   --->   Operation 248 'fadd' 'sum_4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 249 [1/4] (2.32ns)   --->   "%mul_5 = fmul i32 %buff_A_5_load, i32 %buff_B_5_load" [mm_kernel.cpp:34]   --->   Operation 249 'fmul' 'mul_5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 250 [7/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 250 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 251 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 251 'getelementptr' 'buff_A_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_44 : Operation 252 [2/2] (0.69ns)   --->   "%buff_A_6_load = load i4 %buff_A_6_addr" [mm_kernel.cpp:28]   --->   Operation 252 'load' 'buff_A_6_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_44 : Operation 253 [6/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 253 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 254 [1/1] (0.00ns)   --->   "%buff_B_6_addr = getelementptr i32 %buff_B_6, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 254 'getelementptr' 'buff_B_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_44 : Operation 255 [2/2] (0.69ns)   --->   "%buff_B_6_load = load i4 %buff_B_6_addr" [mm_kernel.cpp:34]   --->   Operation 255 'load' 'buff_B_6_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 256 [1/2] (0.69ns)   --->   "%buff_A_6_load = load i4 %buff_A_6_addr" [mm_kernel.cpp:28]   --->   Operation 256 'load' 'buff_A_6_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_45 : Operation 257 [5/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 257 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/2] (0.69ns)   --->   "%buff_B_6_load = load i4 %buff_B_6_addr" [mm_kernel.cpp:34]   --->   Operation 258 'load' 'buff_B_6_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 46 <SV = 45> <Delay = 2.34>
ST_46 : Operation 259 [4/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 259 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 260 [4/4] (2.32ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load" [mm_kernel.cpp:34]   --->   Operation 260 'fmul' 'mul_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.34>
ST_47 : Operation 261 [3/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 261 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 262 [3/4] (2.32ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load" [mm_kernel.cpp:34]   --->   Operation 262 'fmul' 'mul_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.34>
ST_48 : Operation 263 [2/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 263 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 264 [2/4] (2.32ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load" [mm_kernel.cpp:34]   --->   Operation 264 'fmul' 'mul_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.34>
ST_49 : Operation 265 [1/7] (2.34ns)   --->   "%sum_5 = fadd i32 %sum_4, i32 %mul_5" [mm_kernel.cpp:34]   --->   Operation 265 'fadd' 'sum_5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 266 [1/4] (2.32ns)   --->   "%mul_6 = fmul i32 %buff_A_6_load, i32 %buff_B_6_load" [mm_kernel.cpp:34]   --->   Operation 266 'fmul' 'mul_6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 267 [7/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 267 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 268 'getelementptr' 'buff_A_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_51 : Operation 269 [2/2] (0.69ns)   --->   "%buff_A_7_load = load i4 %buff_A_7_addr" [mm_kernel.cpp:28]   --->   Operation 269 'load' 'buff_A_7_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 270 [6/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 270 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 271 [1/1] (0.00ns)   --->   "%buff_B_7_addr = getelementptr i32 %buff_B_7, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 271 'getelementptr' 'buff_B_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_51 : Operation 272 [2/2] (0.69ns)   --->   "%buff_B_7_load = load i4 %buff_B_7_addr" [mm_kernel.cpp:34]   --->   Operation 272 'load' 'buff_B_7_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 273 [1/2] (0.69ns)   --->   "%buff_A_7_load = load i4 %buff_A_7_addr" [mm_kernel.cpp:28]   --->   Operation 273 'load' 'buff_A_7_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 274 [5/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 274 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 275 [1/2] (0.69ns)   --->   "%buff_B_7_load = load i4 %buff_B_7_addr" [mm_kernel.cpp:34]   --->   Operation 275 'load' 'buff_B_7_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 276 [4/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 276 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 277 [4/4] (2.32ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load" [mm_kernel.cpp:34]   --->   Operation 277 'fmul' 'mul_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 278 [3/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 278 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 279 [3/4] (2.32ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load" [mm_kernel.cpp:34]   --->   Operation 279 'fmul' 'mul_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 280 [2/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 280 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 281 [2/4] (2.32ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load" [mm_kernel.cpp:34]   --->   Operation 281 'fmul' 'mul_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.34>
ST_56 : Operation 282 [1/7] (2.34ns)   --->   "%sum_6 = fadd i32 %sum_5, i32 %mul_6" [mm_kernel.cpp:34]   --->   Operation 282 'fadd' 'sum_6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 283 [1/4] (2.32ns)   --->   "%mul_7 = fmul i32 %buff_A_7_load, i32 %buff_B_7_load" [mm_kernel.cpp:34]   --->   Operation 283 'fmul' 'mul_7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.34>
ST_57 : Operation 284 [7/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 284 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.34>
ST_58 : Operation 285 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 285 'getelementptr' 'buff_A_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_58 : Operation 286 [2/2] (0.69ns)   --->   "%buff_A_8_load = load i4 %buff_A_8_addr" [mm_kernel.cpp:28]   --->   Operation 286 'load' 'buff_A_8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_58 : Operation 287 [6/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 287 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 288 [1/1] (0.00ns)   --->   "%buff_B_8_addr = getelementptr i32 %buff_B_8, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 288 'getelementptr' 'buff_B_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_58 : Operation 289 [2/2] (0.69ns)   --->   "%buff_B_8_load = load i4 %buff_B_8_addr" [mm_kernel.cpp:34]   --->   Operation 289 'load' 'buff_B_8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 59 <SV = 58> <Delay = 2.34>
ST_59 : Operation 290 [1/2] (0.69ns)   --->   "%buff_A_8_load = load i4 %buff_A_8_addr" [mm_kernel.cpp:28]   --->   Operation 290 'load' 'buff_A_8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_59 : Operation 291 [5/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 291 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 292 [1/2] (0.69ns)   --->   "%buff_B_8_load = load i4 %buff_B_8_addr" [mm_kernel.cpp:34]   --->   Operation 292 'load' 'buff_B_8_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 60 <SV = 59> <Delay = 2.34>
ST_60 : Operation 293 [4/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 293 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 294 [4/4] (2.32ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load" [mm_kernel.cpp:34]   --->   Operation 294 'fmul' 'mul_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.34>
ST_61 : Operation 295 [3/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 295 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 296 [3/4] (2.32ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load" [mm_kernel.cpp:34]   --->   Operation 296 'fmul' 'mul_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.34>
ST_62 : Operation 297 [2/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 297 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 298 [2/4] (2.32ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load" [mm_kernel.cpp:34]   --->   Operation 298 'fmul' 'mul_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.34>
ST_63 : Operation 299 [1/7] (2.34ns)   --->   "%sum_7 = fadd i32 %sum_6, i32 %mul_7" [mm_kernel.cpp:34]   --->   Operation 299 'fadd' 'sum_7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 300 [1/4] (2.32ns)   --->   "%mul_8 = fmul i32 %buff_A_8_load, i32 %buff_B_8_load" [mm_kernel.cpp:34]   --->   Operation 300 'fmul' 'mul_8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.34>
ST_64 : Operation 301 [7/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 301 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.34>
ST_65 : Operation 302 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 302 'getelementptr' 'buff_A_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_65 : Operation 303 [2/2] (0.69ns)   --->   "%buff_A_9_load = load i4 %buff_A_9_addr" [mm_kernel.cpp:28]   --->   Operation 303 'load' 'buff_A_9_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 304 [6/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 304 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 305 [1/1] (0.00ns)   --->   "%buff_B_9_addr = getelementptr i32 %buff_B_9, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 305 'getelementptr' 'buff_B_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_65 : Operation 306 [2/2] (0.69ns)   --->   "%buff_B_9_load = load i4 %buff_B_9_addr" [mm_kernel.cpp:34]   --->   Operation 306 'load' 'buff_B_9_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 66 <SV = 65> <Delay = 2.34>
ST_66 : Operation 307 [1/2] (0.69ns)   --->   "%buff_A_9_load = load i4 %buff_A_9_addr" [mm_kernel.cpp:28]   --->   Operation 307 'load' 'buff_A_9_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_66 : Operation 308 [5/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 308 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 309 [1/2] (0.69ns)   --->   "%buff_B_9_load = load i4 %buff_B_9_addr" [mm_kernel.cpp:34]   --->   Operation 309 'load' 'buff_B_9_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 67 <SV = 66> <Delay = 2.34>
ST_67 : Operation 310 [4/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 310 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 311 [4/4] (2.32ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load" [mm_kernel.cpp:34]   --->   Operation 311 'fmul' 'mul_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.34>
ST_68 : Operation 312 [3/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 312 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 313 [3/4] (2.32ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load" [mm_kernel.cpp:34]   --->   Operation 313 'fmul' 'mul_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.34>
ST_69 : Operation 314 [2/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 314 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 315 [2/4] (2.32ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load" [mm_kernel.cpp:34]   --->   Operation 315 'fmul' 'mul_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.34>
ST_70 : Operation 316 [1/7] (2.34ns)   --->   "%sum_8 = fadd i32 %sum_7, i32 %mul_8" [mm_kernel.cpp:34]   --->   Operation 316 'fadd' 'sum_8' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 317 [1/4] (2.32ns)   --->   "%mul_9 = fmul i32 %buff_A_9_load, i32 %buff_B_9_load" [mm_kernel.cpp:34]   --->   Operation 317 'fmul' 'mul_9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.34>
ST_71 : Operation 318 [7/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 318 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.34>
ST_72 : Operation 319 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 319 'getelementptr' 'buff_A_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_72 : Operation 320 [2/2] (0.69ns)   --->   "%buff_A_10_load = load i4 %buff_A_10_addr" [mm_kernel.cpp:28]   --->   Operation 320 'load' 'buff_A_10_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 321 [6/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 321 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 322 [1/1] (0.00ns)   --->   "%buff_B_10_addr = getelementptr i32 %buff_B_10, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 322 'getelementptr' 'buff_B_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_72 : Operation 323 [2/2] (0.69ns)   --->   "%buff_B_10_load = load i4 %buff_B_10_addr" [mm_kernel.cpp:34]   --->   Operation 323 'load' 'buff_B_10_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 73 <SV = 72> <Delay = 2.34>
ST_73 : Operation 324 [1/2] (0.69ns)   --->   "%buff_A_10_load = load i4 %buff_A_10_addr" [mm_kernel.cpp:28]   --->   Operation 324 'load' 'buff_A_10_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 325 [5/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 325 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 326 [1/2] (0.69ns)   --->   "%buff_B_10_load = load i4 %buff_B_10_addr" [mm_kernel.cpp:34]   --->   Operation 326 'load' 'buff_B_10_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 74 <SV = 73> <Delay = 2.34>
ST_74 : Operation 327 [4/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 327 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 328 [4/4] (2.32ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load" [mm_kernel.cpp:34]   --->   Operation 328 'fmul' 'mul_s' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.34>
ST_75 : Operation 329 [3/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 329 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 330 [3/4] (2.32ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load" [mm_kernel.cpp:34]   --->   Operation 330 'fmul' 'mul_s' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.34>
ST_76 : Operation 331 [2/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 331 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 332 [2/4] (2.32ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load" [mm_kernel.cpp:34]   --->   Operation 332 'fmul' 'mul_s' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.34>
ST_77 : Operation 333 [1/7] (2.34ns)   --->   "%sum_9 = fadd i32 %sum_8, i32 %mul_9" [mm_kernel.cpp:34]   --->   Operation 333 'fadd' 'sum_9' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 334 [1/4] (2.32ns)   --->   "%mul_s = fmul i32 %buff_A_10_load, i32 %buff_B_10_load" [mm_kernel.cpp:34]   --->   Operation 334 'fmul' 'mul_s' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.34>
ST_78 : Operation 335 [7/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 335 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.34>
ST_79 : Operation 336 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 336 'getelementptr' 'buff_A_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_79 : Operation 337 [2/2] (0.69ns)   --->   "%buff_A_11_load = load i4 %buff_A_11_addr" [mm_kernel.cpp:28]   --->   Operation 337 'load' 'buff_A_11_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 338 [6/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 338 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 339 [1/1] (0.00ns)   --->   "%buff_B_11_addr = getelementptr i32 %buff_B_11, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 339 'getelementptr' 'buff_B_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_79 : Operation 340 [2/2] (0.69ns)   --->   "%buff_B_11_load = load i4 %buff_B_11_addr" [mm_kernel.cpp:34]   --->   Operation 340 'load' 'buff_B_11_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 80 <SV = 79> <Delay = 2.34>
ST_80 : Operation 341 [1/2] (0.69ns)   --->   "%buff_A_11_load = load i4 %buff_A_11_addr" [mm_kernel.cpp:28]   --->   Operation 341 'load' 'buff_A_11_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 342 [5/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 342 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 343 [1/2] (0.69ns)   --->   "%buff_B_11_load = load i4 %buff_B_11_addr" [mm_kernel.cpp:34]   --->   Operation 343 'load' 'buff_B_11_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 81 <SV = 80> <Delay = 2.34>
ST_81 : Operation 344 [4/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 344 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 345 [4/4] (2.32ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load" [mm_kernel.cpp:34]   --->   Operation 345 'fmul' 'mul_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 2.34>
ST_82 : Operation 346 [3/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 346 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 347 [3/4] (2.32ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load" [mm_kernel.cpp:34]   --->   Operation 347 'fmul' 'mul_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.34>
ST_83 : Operation 348 [2/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 348 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 349 [2/4] (2.32ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load" [mm_kernel.cpp:34]   --->   Operation 349 'fmul' 'mul_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.34>
ST_84 : Operation 350 [1/7] (2.34ns)   --->   "%sum_10 = fadd i32 %sum_9, i32 %mul_s" [mm_kernel.cpp:34]   --->   Operation 350 'fadd' 'sum_10' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 351 [1/4] (2.32ns)   --->   "%mul_10 = fmul i32 %buff_A_11_load, i32 %buff_B_11_load" [mm_kernel.cpp:34]   --->   Operation 351 'fmul' 'mul_10' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.34>
ST_85 : Operation 352 [7/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 352 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.34>
ST_86 : Operation 353 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 353 'getelementptr' 'buff_A_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_86 : Operation 354 [2/2] (0.69ns)   --->   "%buff_A_12_load = load i4 %buff_A_12_addr" [mm_kernel.cpp:28]   --->   Operation 354 'load' 'buff_A_12_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_86 : Operation 355 [6/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 355 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 356 [1/1] (0.00ns)   --->   "%buff_B_12_addr = getelementptr i32 %buff_B_12, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 356 'getelementptr' 'buff_B_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_86 : Operation 357 [2/2] (0.69ns)   --->   "%buff_B_12_load = load i4 %buff_B_12_addr" [mm_kernel.cpp:34]   --->   Operation 357 'load' 'buff_B_12_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 87 <SV = 86> <Delay = 2.34>
ST_87 : Operation 358 [1/2] (0.69ns)   --->   "%buff_A_12_load = load i4 %buff_A_12_addr" [mm_kernel.cpp:28]   --->   Operation 358 'load' 'buff_A_12_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_87 : Operation 359 [5/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 359 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 360 [1/2] (0.69ns)   --->   "%buff_B_12_load = load i4 %buff_B_12_addr" [mm_kernel.cpp:34]   --->   Operation 360 'load' 'buff_B_12_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 88 <SV = 87> <Delay = 2.34>
ST_88 : Operation 361 [4/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 361 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 362 [4/4] (2.32ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load" [mm_kernel.cpp:34]   --->   Operation 362 'fmul' 'mul_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.34>
ST_89 : Operation 363 [3/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 363 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 364 [3/4] (2.32ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load" [mm_kernel.cpp:34]   --->   Operation 364 'fmul' 'mul_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.34>
ST_90 : Operation 365 [2/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 365 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 366 [2/4] (2.32ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load" [mm_kernel.cpp:34]   --->   Operation 366 'fmul' 'mul_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.34>
ST_91 : Operation 367 [1/7] (2.34ns)   --->   "%sum_11 = fadd i32 %sum_10, i32 %mul_10" [mm_kernel.cpp:34]   --->   Operation 367 'fadd' 'sum_11' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 368 [1/4] (2.32ns)   --->   "%mul_11 = fmul i32 %buff_A_12_load, i32 %buff_B_12_load" [mm_kernel.cpp:34]   --->   Operation 368 'fmul' 'mul_11' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 2.34>
ST_92 : Operation 369 [7/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 369 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.34>
ST_93 : Operation 370 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 370 'getelementptr' 'buff_A_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 371 [2/2] (0.69ns)   --->   "%buff_A_13_load = load i4 %buff_A_13_addr" [mm_kernel.cpp:28]   --->   Operation 371 'load' 'buff_A_13_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_93 : Operation 372 [6/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 372 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 373 [1/1] (0.00ns)   --->   "%buff_B_13_addr = getelementptr i32 %buff_B_13, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 373 'getelementptr' 'buff_B_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 374 [2/2] (0.69ns)   --->   "%buff_B_13_load = load i4 %buff_B_13_addr" [mm_kernel.cpp:34]   --->   Operation 374 'load' 'buff_B_13_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 94 <SV = 93> <Delay = 2.34>
ST_94 : Operation 375 [1/2] (0.69ns)   --->   "%buff_A_13_load = load i4 %buff_A_13_addr" [mm_kernel.cpp:28]   --->   Operation 375 'load' 'buff_A_13_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_94 : Operation 376 [5/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 376 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 377 [1/2] (0.69ns)   --->   "%buff_B_13_load = load i4 %buff_B_13_addr" [mm_kernel.cpp:34]   --->   Operation 377 'load' 'buff_B_13_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 95 <SV = 94> <Delay = 2.34>
ST_95 : Operation 378 [4/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 378 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 379 [4/4] (2.32ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load" [mm_kernel.cpp:34]   --->   Operation 379 'fmul' 'mul_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.34>
ST_96 : Operation 380 [3/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 380 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 381 [3/4] (2.32ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load" [mm_kernel.cpp:34]   --->   Operation 381 'fmul' 'mul_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 2.34>
ST_97 : Operation 382 [2/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 382 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 383 [2/4] (2.32ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load" [mm_kernel.cpp:34]   --->   Operation 383 'fmul' 'mul_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.34>
ST_98 : Operation 384 [1/7] (2.34ns)   --->   "%sum_12 = fadd i32 %sum_11, i32 %mul_11" [mm_kernel.cpp:34]   --->   Operation 384 'fadd' 'sum_12' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 385 [1/4] (2.32ns)   --->   "%mul_12 = fmul i32 %buff_A_13_load, i32 %buff_B_13_load" [mm_kernel.cpp:34]   --->   Operation 385 'fmul' 'mul_12' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.34>
ST_99 : Operation 386 [7/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 386 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.34>
ST_100 : Operation 387 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 387 'getelementptr' 'buff_A_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_100 : Operation 388 [2/2] (0.69ns)   --->   "%buff_A_14_load = load i4 %buff_A_14_addr" [mm_kernel.cpp:28]   --->   Operation 388 'load' 'buff_A_14_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 389 [6/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 389 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 390 [1/1] (0.00ns)   --->   "%buff_B_14_addr = getelementptr i32 %buff_B_14, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 390 'getelementptr' 'buff_B_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_100 : Operation 391 [2/2] (0.69ns)   --->   "%buff_B_14_load = load i4 %buff_B_14_addr" [mm_kernel.cpp:34]   --->   Operation 391 'load' 'buff_B_14_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 101 <SV = 100> <Delay = 2.34>
ST_101 : Operation 392 [1/2] (0.69ns)   --->   "%buff_A_14_load = load i4 %buff_A_14_addr" [mm_kernel.cpp:28]   --->   Operation 392 'load' 'buff_A_14_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_101 : Operation 393 [5/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 393 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 394 [1/2] (0.69ns)   --->   "%buff_B_14_load = load i4 %buff_B_14_addr" [mm_kernel.cpp:34]   --->   Operation 394 'load' 'buff_B_14_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 102 <SV = 101> <Delay = 2.34>
ST_102 : Operation 395 [4/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 395 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 396 [4/4] (2.32ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load" [mm_kernel.cpp:34]   --->   Operation 396 'fmul' 'mul_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.34>
ST_103 : Operation 397 [3/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 397 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 398 [3/4] (2.32ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load" [mm_kernel.cpp:34]   --->   Operation 398 'fmul' 'mul_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.34>
ST_104 : Operation 399 [2/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 399 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 400 [2/4] (2.32ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load" [mm_kernel.cpp:34]   --->   Operation 400 'fmul' 'mul_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.34>
ST_105 : Operation 401 [1/7] (2.34ns)   --->   "%sum_13 = fadd i32 %sum_12, i32 %mul_12" [mm_kernel.cpp:34]   --->   Operation 401 'fadd' 'sum_13' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 402 [1/4] (2.32ns)   --->   "%mul_13 = fmul i32 %buff_A_14_load, i32 %buff_B_14_load" [mm_kernel.cpp:34]   --->   Operation 402 'fmul' 'mul_13' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.34>
ST_106 : Operation 403 [7/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 403 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 2.34>
ST_107 : Operation 404 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %zext_ln28" [mm_kernel.cpp:28]   --->   Operation 404 'getelementptr' 'buff_A_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_107 : Operation 405 [2/2] (0.69ns)   --->   "%buff_A_15_load = load i4 %buff_A_15_addr" [mm_kernel.cpp:28]   --->   Operation 405 'load' 'buff_A_15_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_107 : Operation 406 [6/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 406 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 407 [1/1] (0.00ns)   --->   "%buff_B_15_addr = getelementptr i32 %buff_B_15, i64 0, i64 %zext_ln29" [mm_kernel.cpp:34]   --->   Operation 407 'getelementptr' 'buff_B_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_107 : Operation 408 [2/2] (0.69ns)   --->   "%buff_B_15_load = load i4 %buff_B_15_addr" [mm_kernel.cpp:34]   --->   Operation 408 'load' 'buff_B_15_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 108 <SV = 107> <Delay = 2.34>
ST_108 : Operation 409 [1/2] (0.69ns)   --->   "%buff_A_15_load = load i4 %buff_A_15_addr" [mm_kernel.cpp:28]   --->   Operation 409 'load' 'buff_A_15_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_108 : Operation 410 [5/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 410 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 411 [1/2] (0.69ns)   --->   "%buff_B_15_load = load i4 %buff_B_15_addr" [mm_kernel.cpp:34]   --->   Operation 411 'load' 'buff_B_15_load' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 109 <SV = 108> <Delay = 2.34>
ST_109 : Operation 412 [4/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 412 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 413 [4/4] (2.32ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load" [mm_kernel.cpp:34]   --->   Operation 413 'fmul' 'mul_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.34>
ST_110 : Operation 414 [3/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 414 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 415 [3/4] (2.32ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load" [mm_kernel.cpp:34]   --->   Operation 415 'fmul' 'mul_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.34>
ST_111 : Operation 416 [2/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 416 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 417 [2/4] (2.32ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load" [mm_kernel.cpp:34]   --->   Operation 417 'fmul' 'mul_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.34>
ST_112 : Operation 418 [1/7] (2.34ns)   --->   "%sum_14 = fadd i32 %sum_13, i32 %mul_13" [mm_kernel.cpp:34]   --->   Operation 418 'fadd' 'sum_14' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 419 [1/4] (2.32ns)   --->   "%mul_14 = fmul i32 %buff_A_15_load, i32 %buff_B_15_load" [mm_kernel.cpp:34]   --->   Operation 419 'fmul' 'mul_14' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.34>
ST_113 : Operation 420 [7/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 420 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.34>
ST_114 : Operation 421 [6/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 421 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.34>
ST_115 : Operation 422 [5/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 422 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.34>
ST_116 : Operation 423 [4/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 423 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.34>
ST_117 : Operation 424 [3/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 424 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.34>
ST_118 : Operation 425 [2/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 425 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.34>
ST_119 : Operation 426 [1/7] (2.34ns)   --->   "%sum_15 = fadd i32 %sum_14, i32 %mul_14" [mm_kernel.cpp:34]   --->   Operation 426 'fadd' 'sum_15' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.32>
ST_120 : Operation 427 [4/4] (2.32ns)   --->   "%mul9 = fmul i32 %sum_15, i32 %alpha_read" [mm_kernel.cpp:36]   --->   Operation 427 'fmul' 'mul9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.32>
ST_121 : Operation 428 [3/4] (2.32ns)   --->   "%mul9 = fmul i32 %sum_15, i32 %alpha_read" [mm_kernel.cpp:36]   --->   Operation 428 'fmul' 'mul9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.32>
ST_122 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i8 %add_ln36" [mm_kernel.cpp:36]   --->   Operation 429 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_122 : Operation 430 [1/1] (0.00ns)   --->   "%buff_C_addr = getelementptr i32 %buff_C, i64 0, i64 %zext_ln36_1" [mm_kernel.cpp:36]   --->   Operation 430 'getelementptr' 'buff_C_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_122 : Operation 431 [2/4] (2.32ns)   --->   "%mul9 = fmul i32 %sum_15, i32 %alpha_read" [mm_kernel.cpp:36]   --->   Operation 431 'fmul' 'mul9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 432 [2/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr" [mm_kernel.cpp:36]   --->   Operation 432 'load' 'buff_C_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 123 <SV = 122> <Delay = 2.32>
ST_123 : Operation 433 [1/4] (2.32ns)   --->   "%mul9 = fmul i32 %sum_15, i32 %alpha_read" [mm_kernel.cpp:36]   --->   Operation 433 'fmul' 'mul9' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 434 [1/2] (1.19ns)   --->   "%buff_C_load = load i8 %buff_C_addr" [mm_kernel.cpp:36]   --->   Operation 434 'load' 'buff_C_load' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 124 <SV = 123> <Delay = 2.34>
ST_124 : Operation 435 [7/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 435 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.34>
ST_125 : Operation 436 [6/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 436 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.34>
ST_126 : Operation 437 [5/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 437 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.34>
ST_127 : Operation 438 [4/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 438 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.34>
ST_128 : Operation 439 [3/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 439 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.34>
ST_129 : Operation 440 [2/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 440 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.34>
ST_130 : Operation 441 [1/7] (2.34ns)   --->   "%add = fadd i32 %buff_C_load, i32 %mul9" [mm_kernel.cpp:36]   --->   Operation 441 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 1.19>
ST_131 : Operation 442 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @COMPUTE_LOOP_I_COMPUTE_LOOP_J_str"   --->   Operation 442 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_131 : Operation 443 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 443 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_131 : Operation 444 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [mm_kernel.cpp:31]   --->   Operation 444 'specpipeline' 'specpipeline_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_131 : Operation 445 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [mm_kernel.cpp:31]   --->   Operation 445 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_131 : Operation 446 [1/1] (1.19ns)   --->   "%store_ln36 = store i32 %add, i8 %buff_C_addr" [mm_kernel.cpp:36]   --->   Operation 446 'store' 'store_ln36' <Predicate = (!icmp_ln28)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_131 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 447 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 132 <SV = 2> <Delay = 0.00>
ST_132 : Operation 448 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [mm_kernel.cpp:39]   --->   Operation 448 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_A_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln28               (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten        (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                     (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln28_1            (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
icmp_ln28             (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln28               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln28              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln29             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28           (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28_1         (select           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
trunc_ln36            (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_cast              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28            (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28_1          (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln28_3         (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28             (zext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
buff_A_0_addr         (getelementptr    ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln29             (zext             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000]
zext_ln36             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln36              (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000]
buff_B_0_addr         (getelementptr    ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln29              (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
buff_A_0_load         (load             ) [ 0010111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_0_load         (load             ) [ 0010111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul                   (fmul             ) [ 0010000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 0010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_1_addr         (getelementptr    ) [ 0010000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_1_load         (load             ) [ 0010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_1_load         (load             ) [ 0010000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                   (fadd             ) [ 0010000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_1                 (fmul             ) [ 0010000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_2_addr         (getelementptr    ) [ 0010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_2_addr         (getelementptr    ) [ 0010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_2_load         (load             ) [ 0010000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_2_load         (load             ) [ 0010000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_1                 (fadd             ) [ 0010000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_2                 (fmul             ) [ 0010000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_3_addr         (getelementptr    ) [ 0010000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_3_addr         (getelementptr    ) [ 0010000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_3_load         (load             ) [ 0010000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_3_load         (load             ) [ 0010000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_2                 (fadd             ) [ 0010000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_3                 (fmul             ) [ 0010000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_4_addr         (getelementptr    ) [ 0010000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_4_addr         (getelementptr    ) [ 0010000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_4_load         (load             ) [ 0010000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_4_load         (load             ) [ 0010000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_3                 (fadd             ) [ 0010000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_4                 (fmul             ) [ 0010000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_5_addr         (getelementptr    ) [ 0010000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_5_addr         (getelementptr    ) [ 0010000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_5_load         (load             ) [ 0010000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_5_load         (load             ) [ 0010000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_4                 (fadd             ) [ 0010000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_5                 (fmul             ) [ 0010000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_6_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_6_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_6_load         (load             ) [ 0010000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_6_load         (load             ) [ 0010000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_5                 (fadd             ) [ 0010000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_6                 (fmul             ) [ 0010000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_7_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_7_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_7_load         (load             ) [ 0010000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_7_load         (load             ) [ 0010000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_6                 (fadd             ) [ 0010000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000]
mul_7                 (fmul             ) [ 0010000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_8_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_8_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000]
buff_A_8_load         (load             ) [ 0010000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
buff_B_8_load         (load             ) [ 0010000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000]
sum_7                 (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000]
mul_8                 (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000]
buff_A_9_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
buff_B_9_addr         (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
buff_A_9_load         (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
buff_B_9_load         (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000]
sum_8                 (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
mul_9                 (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000]
buff_A_10_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
buff_B_10_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
buff_A_10_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000]
buff_B_10_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000]
sum_9                 (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000]
mul_s                 (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000]
buff_A_11_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
buff_B_11_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000]
buff_A_11_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
buff_B_11_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000]
sum_10                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000]
mul_10                (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000]
buff_A_12_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
buff_B_12_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
buff_A_12_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
buff_B_12_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000]
sum_11                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
mul_11                (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000000000000000]
buff_A_13_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
buff_B_13_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000]
buff_A_13_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000]
buff_B_13_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000]
sum_12                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000]
mul_12                (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000]
buff_A_14_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
buff_B_14_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
buff_A_14_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000]
buff_B_14_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000]
sum_13                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000]
mul_13                (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000]
buff_A_15_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
buff_B_15_addr        (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000]
buff_A_15_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000]
buff_B_15_load        (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000]
sum_14                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000]
mul_14                (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000]
sum_15                (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000]
zext_ln36_1           (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
buff_C_addr           (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110]
mul9                  (fmul             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100]
buff_C_load           (load             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100]
add                   (fadd             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln31     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln31     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
ret_ln39              (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buff_A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buff_A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buff_A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buff_A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buff_A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buff_A_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buff_A_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buff_A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buff_A_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buff_B_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buff_B_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buff_B_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buff_B_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buff_B_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buff_B_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buff_B_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buff_B_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buff_B_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buff_B_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buff_B_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="buff_B_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="buff_B_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="buff_B_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="buff_B_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="buff_B_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="buff_C">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_C"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="alpha">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COMPUTE_LOOP_I_COMPUTE_LOOP_J_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="alpha_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="119"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_A_0_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_0_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_0_load/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buff_B_0_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_0_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_0_load/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buff_A_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="7"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="buff_B_1_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="7"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_1_load/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="buff_A_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="14"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_2_addr/16 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_2_load/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buff_B_2_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="14"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_2_addr/16 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_2_load/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buff_A_3_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="21"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_3_addr/23 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_3_load/23 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buff_B_3_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="21"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_3_addr/23 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_3_load/23 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buff_A_4_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="28"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_4_addr/30 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_4_load/30 "/>
</bind>
</comp>

<comp id="231" class="1004" name="buff_B_4_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="5" slack="28"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_4_addr/30 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_4_load/30 "/>
</bind>
</comp>

<comp id="244" class="1004" name="buff_A_5_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="4" slack="35"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_5_addr/37 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_5_load/37 "/>
</bind>
</comp>

<comp id="257" class="1004" name="buff_B_5_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="35"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_5_addr/37 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_5_load/37 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buff_A_6_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="42"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_6_addr/44 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_6_load/44 "/>
</bind>
</comp>

<comp id="283" class="1004" name="buff_B_6_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="42"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_6_addr/44 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_6_load/44 "/>
</bind>
</comp>

<comp id="296" class="1004" name="buff_A_7_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="49"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_7_addr/51 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_7_load/51 "/>
</bind>
</comp>

<comp id="309" class="1004" name="buff_B_7_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="49"/>
<pin id="313" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_7_addr/51 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_7_load/51 "/>
</bind>
</comp>

<comp id="322" class="1004" name="buff_A_8_addr_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="56"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_8_addr/58 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_8_load/58 "/>
</bind>
</comp>

<comp id="335" class="1004" name="buff_B_8_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="56"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_8_addr/58 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_8_load/58 "/>
</bind>
</comp>

<comp id="348" class="1004" name="buff_A_9_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="63"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_9_addr/65 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_9_load/65 "/>
</bind>
</comp>

<comp id="361" class="1004" name="buff_B_9_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="63"/>
<pin id="365" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_9_addr/65 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_access_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_9_load/65 "/>
</bind>
</comp>

<comp id="374" class="1004" name="buff_A_10_addr_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="70"/>
<pin id="378" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_10_addr/72 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_10_load/72 "/>
</bind>
</comp>

<comp id="387" class="1004" name="buff_B_10_addr_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="5" slack="70"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_10_addr/72 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_10_load/72 "/>
</bind>
</comp>

<comp id="400" class="1004" name="buff_A_11_addr_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="77"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_11_addr/79 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_11_load/79 "/>
</bind>
</comp>

<comp id="413" class="1004" name="buff_B_11_addr_gep_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="77"/>
<pin id="417" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_11_addr/79 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_11_load/79 "/>
</bind>
</comp>

<comp id="426" class="1004" name="buff_A_12_addr_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="4" slack="84"/>
<pin id="430" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_12_addr/86 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_access_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="436" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_12_load/86 "/>
</bind>
</comp>

<comp id="439" class="1004" name="buff_B_12_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="84"/>
<pin id="443" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_12_addr/86 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_12_load/86 "/>
</bind>
</comp>

<comp id="452" class="1004" name="buff_A_13_addr_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="91"/>
<pin id="456" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_13_addr/93 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_access_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_13_load/93 "/>
</bind>
</comp>

<comp id="465" class="1004" name="buff_B_13_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="5" slack="91"/>
<pin id="469" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_13_addr/93 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_13_load/93 "/>
</bind>
</comp>

<comp id="478" class="1004" name="buff_A_14_addr_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="98"/>
<pin id="482" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_14_addr/100 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_14_load/100 "/>
</bind>
</comp>

<comp id="491" class="1004" name="buff_B_14_addr_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="98"/>
<pin id="495" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_14_addr/100 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_14_load/100 "/>
</bind>
</comp>

<comp id="504" class="1004" name="buff_A_15_addr_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="105"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_15_addr/107 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="4" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_15_load/107 "/>
</bind>
</comp>

<comp id="517" class="1004" name="buff_B_15_addr_gep_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="105"/>
<pin id="521" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_15_addr/107 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_access_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_15_load/107 "/>
</bind>
</comp>

<comp id="530" class="1004" name="buff_C_addr_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="8" slack="0"/>
<pin id="534" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_C_addr/122 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="9"/>
<pin id="539" dir="0" index="1" bw="32" slack="1"/>
<pin id="540" dir="0" index="2" bw="0" slack="0"/>
<pin id="542" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="543" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="544" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="545" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_C_load/122 store_ln36/131 "/>
</bind>
</comp>

<comp id="547" class="1005" name="indvar_flatten_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="1"/>
<pin id="549" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="indvar_flatten_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="9" slack="0"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="i_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="5" slack="0"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="j_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="1"/>
<pin id="571" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="573" class="1004" name="j_phi_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="2" bw="5" slack="0"/>
<pin id="577" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="0" index="1" bw="32" slack="1"/>
<pin id="588" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/22 "/>
</bind>
</comp>

<comp id="593" class="1004" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/29 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="0" index="1" bw="32" slack="1"/>
<pin id="600" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/36 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="32" slack="1"/>
<pin id="604" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_5/43 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_6/50 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_7/57 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_8/64 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_9/71 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_10/78 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="1"/>
<pin id="628" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_11/85 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_12/92 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="0" index="1" bw="32" slack="1"/>
<pin id="636" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_13/99 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="32" slack="1"/>
<pin id="640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_14/106 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="1"/>
<pin id="644" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_15/113 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/124 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="0" index="1" bw="32" slack="1"/>
<pin id="652" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/11 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/18 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="0" index="1" bw="32" slack="1"/>
<pin id="664" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/25 "/>
</bind>
</comp>

<comp id="665" class="1004" name="grp_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="0" index="1" bw="32" slack="1"/>
<pin id="668" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/32 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/39 "/>
</bind>
</comp>

<comp id="673" class="1004" name="grp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="0" index="1" bw="32" slack="1"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/46 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/53 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="1"/>
<pin id="684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/60 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/67 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="0" index="1" bw="32" slack="1"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/74 "/>
</bind>
</comp>

<comp id="693" class="1004" name="grp_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="0" index="1" bw="32" slack="1"/>
<pin id="696" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/81 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="0" index="1" bw="32" slack="1"/>
<pin id="700" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/88 "/>
</bind>
</comp>

<comp id="701" class="1004" name="grp_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="0" index="1" bw="32" slack="1"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/95 "/>
</bind>
</comp>

<comp id="705" class="1004" name="grp_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="0" index="1" bw="32" slack="1"/>
<pin id="708" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/102 "/>
</bind>
</comp>

<comp id="709" class="1004" name="grp_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="1"/>
<pin id="712" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/109 "/>
</bind>
</comp>

<comp id="713" class="1004" name="grp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="0" index="1" bw="32" slack="119"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9/120 "/>
</bind>
</comp>

<comp id="717" class="1004" name="add_ln28_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="9" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_ln28_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="0"/>
<pin id="725" dir="0" index="1" bw="9" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln28_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="icmp_ln29_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="0"/>
<pin id="737" dir="0" index="1" bw="5" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="select_ln28_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln28_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="5" slack="0"/>
<pin id="752" dir="0" index="2" bw="5" slack="0"/>
<pin id="753" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln36_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln28_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="0"/>
<pin id="771" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln28_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="select_ln28_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="4" slack="0"/>
<pin id="780" dir="0" index="2" bw="4" slack="0"/>
<pin id="781" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln28_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="4" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln29_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="0"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln36_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln36_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="8" slack="0"/>
<pin id="801" dir="0" index="1" bw="5" slack="0"/>
<pin id="802" dir="1" index="2" bw="8" slack="120"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="add_ln29_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="5" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln36_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="120"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/122 "/>
</bind>
</comp>

<comp id="815" class="1005" name="alpha_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="119"/>
<pin id="817" dir="1" index="1" bw="32" slack="119"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln28_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="0"/>
<pin id="822" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="icmp_ln28_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln28_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="zext_ln28_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="7"/>
<pin id="836" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="853" class="1005" name="buff_A_0_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_0_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="zext_ln29_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="7"/>
<pin id="860" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln36_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="120"/>
<pin id="879" dir="1" index="1" bw="8" slack="120"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="882" class="1005" name="buff_B_0_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="4" slack="1"/>
<pin id="884" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_0_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="add_ln29_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="5" slack="0"/>
<pin id="889" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="892" class="1005" name="buff_A_0_load_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_0_load "/>
</bind>
</comp>

<comp id="897" class="1005" name="buff_B_0_load_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_0_load "/>
</bind>
</comp>

<comp id="902" class="1005" name="mul_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="907" class="1005" name="buff_A_1_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="buff_B_1_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="1"/>
<pin id="914" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="buff_A_1_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="922" class="1005" name="buff_B_1_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="sum_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="932" class="1005" name="mul_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="buff_A_2_addr_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="1"/>
<pin id="939" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_2_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="buff_B_2_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="1"/>
<pin id="944" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_2_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="buff_A_2_load_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="1"/>
<pin id="949" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_2_load "/>
</bind>
</comp>

<comp id="952" class="1005" name="buff_B_2_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_2_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="sum_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="mul_2_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="967" class="1005" name="buff_A_3_addr_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="1"/>
<pin id="969" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_3_addr "/>
</bind>
</comp>

<comp id="972" class="1005" name="buff_B_3_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="4" slack="1"/>
<pin id="974" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_3_addr "/>
</bind>
</comp>

<comp id="977" class="1005" name="buff_A_3_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_3_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="buff_B_3_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_3_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="sum_2_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="992" class="1005" name="mul_3_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="1"/>
<pin id="994" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="997" class="1005" name="buff_A_4_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="1"/>
<pin id="999" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_4_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="buff_B_4_addr_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="4" slack="1"/>
<pin id="1004" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_4_addr "/>
</bind>
</comp>

<comp id="1007" class="1005" name="buff_A_4_load_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_4_load "/>
</bind>
</comp>

<comp id="1012" class="1005" name="buff_B_4_load_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="1"/>
<pin id="1014" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_4_load "/>
</bind>
</comp>

<comp id="1017" class="1005" name="sum_3_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="1"/>
<pin id="1019" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="mul_4_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="buff_A_5_addr_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="1"/>
<pin id="1029" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_5_addr "/>
</bind>
</comp>

<comp id="1032" class="1005" name="buff_B_5_addr_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="1"/>
<pin id="1034" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_5_addr "/>
</bind>
</comp>

<comp id="1037" class="1005" name="buff_A_5_load_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_5_load "/>
</bind>
</comp>

<comp id="1042" class="1005" name="buff_B_5_load_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="1"/>
<pin id="1044" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_5_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="sum_4_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="mul_5_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="buff_A_6_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="4" slack="1"/>
<pin id="1059" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_6_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="buff_B_6_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="4" slack="1"/>
<pin id="1064" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_6_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="buff_A_6_load_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_6_load "/>
</bind>
</comp>

<comp id="1072" class="1005" name="buff_B_6_load_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_6_load "/>
</bind>
</comp>

<comp id="1077" class="1005" name="sum_5_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="1"/>
<pin id="1079" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="mul_6_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="1"/>
<pin id="1084" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="buff_A_7_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="4" slack="1"/>
<pin id="1089" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_7_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="buff_B_7_addr_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="4" slack="1"/>
<pin id="1094" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_7_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="buff_A_7_load_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="1"/>
<pin id="1099" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_7_load "/>
</bind>
</comp>

<comp id="1102" class="1005" name="buff_B_7_load_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_7_load "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sum_6_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="mul_7_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="buff_A_8_addr_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="4" slack="1"/>
<pin id="1119" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_8_addr "/>
</bind>
</comp>

<comp id="1122" class="1005" name="buff_B_8_addr_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="4" slack="1"/>
<pin id="1124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_8_addr "/>
</bind>
</comp>

<comp id="1127" class="1005" name="buff_A_8_load_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_8_load "/>
</bind>
</comp>

<comp id="1132" class="1005" name="buff_B_8_load_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_8_load "/>
</bind>
</comp>

<comp id="1137" class="1005" name="sum_7_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="mul_8_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="32" slack="1"/>
<pin id="1144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_8 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="buff_A_9_addr_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="4" slack="1"/>
<pin id="1149" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_9_addr "/>
</bind>
</comp>

<comp id="1152" class="1005" name="buff_B_9_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="4" slack="1"/>
<pin id="1154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_9_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="buff_A_9_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_9_load "/>
</bind>
</comp>

<comp id="1162" class="1005" name="buff_B_9_load_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="1"/>
<pin id="1164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_9_load "/>
</bind>
</comp>

<comp id="1167" class="1005" name="sum_8_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="1"/>
<pin id="1169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_8 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="mul_9_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_9 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="buff_A_10_addr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="4" slack="1"/>
<pin id="1179" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_10_addr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="buff_B_10_addr_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="4" slack="1"/>
<pin id="1184" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_10_addr "/>
</bind>
</comp>

<comp id="1187" class="1005" name="buff_A_10_load_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="1"/>
<pin id="1189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_10_load "/>
</bind>
</comp>

<comp id="1192" class="1005" name="buff_B_10_load_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_10_load "/>
</bind>
</comp>

<comp id="1197" class="1005" name="sum_9_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_9 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="mul_s_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_s "/>
</bind>
</comp>

<comp id="1207" class="1005" name="buff_A_11_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="4" slack="1"/>
<pin id="1209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_11_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="buff_B_11_addr_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="4" slack="1"/>
<pin id="1214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_11_addr "/>
</bind>
</comp>

<comp id="1217" class="1005" name="buff_A_11_load_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_11_load "/>
</bind>
</comp>

<comp id="1222" class="1005" name="buff_B_11_load_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_11_load "/>
</bind>
</comp>

<comp id="1227" class="1005" name="sum_10_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="32" slack="1"/>
<pin id="1229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_10 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="mul_10_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="1"/>
<pin id="1234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_10 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="buff_A_12_addr_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="4" slack="1"/>
<pin id="1239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_12_addr "/>
</bind>
</comp>

<comp id="1242" class="1005" name="buff_B_12_addr_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="4" slack="1"/>
<pin id="1244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_12_addr "/>
</bind>
</comp>

<comp id="1247" class="1005" name="buff_A_12_load_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="1"/>
<pin id="1249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_12_load "/>
</bind>
</comp>

<comp id="1252" class="1005" name="buff_B_12_load_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_12_load "/>
</bind>
</comp>

<comp id="1257" class="1005" name="sum_11_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_11 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="mul_11_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_11 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="buff_A_13_addr_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="4" slack="1"/>
<pin id="1269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_13_addr "/>
</bind>
</comp>

<comp id="1272" class="1005" name="buff_B_13_addr_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="4" slack="1"/>
<pin id="1274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_13_addr "/>
</bind>
</comp>

<comp id="1277" class="1005" name="buff_A_13_load_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_13_load "/>
</bind>
</comp>

<comp id="1282" class="1005" name="buff_B_13_load_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_13_load "/>
</bind>
</comp>

<comp id="1287" class="1005" name="sum_12_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="1"/>
<pin id="1289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_12 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="mul_12_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="1"/>
<pin id="1294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_12 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="buff_A_14_addr_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="4" slack="1"/>
<pin id="1299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_14_addr "/>
</bind>
</comp>

<comp id="1302" class="1005" name="buff_B_14_addr_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="4" slack="1"/>
<pin id="1304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_14_addr "/>
</bind>
</comp>

<comp id="1307" class="1005" name="buff_A_14_load_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_14_load "/>
</bind>
</comp>

<comp id="1312" class="1005" name="buff_B_14_load_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_14_load "/>
</bind>
</comp>

<comp id="1317" class="1005" name="sum_13_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="1"/>
<pin id="1319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_13 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="mul_13_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="1"/>
<pin id="1324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_13 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="buff_A_15_addr_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="4" slack="1"/>
<pin id="1329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_15_addr "/>
</bind>
</comp>

<comp id="1332" class="1005" name="buff_B_15_addr_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="4" slack="1"/>
<pin id="1334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_15_addr "/>
</bind>
</comp>

<comp id="1337" class="1005" name="buff_A_15_load_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_15_load "/>
</bind>
</comp>

<comp id="1342" class="1005" name="buff_B_15_load_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_15_load "/>
</bind>
</comp>

<comp id="1347" class="1005" name="sum_14_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_14 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="mul_14_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_14 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="sum_15_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_15 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="buff_C_addr_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="8" slack="1"/>
<pin id="1364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_addr "/>
</bind>
</comp>

<comp id="1368" class="1005" name="mul9_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="1"/>
<pin id="1370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="buff_C_load_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="32" slack="1"/>
<pin id="1375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_C_load "/>
</bind>
</comp>

<comp id="1378" class="1005" name="add_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="32" slack="1"/>
<pin id="1380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="68" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="86" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="86" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="86" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="86" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="86" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="86" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="86" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="86" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="86" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="86" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="86" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="86" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="12" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="86" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="86" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="86" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="86" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="86" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="86" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="18" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="86" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="86" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="52" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="86" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="387" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="425"><net_src comp="413" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="86" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="444"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="86" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="86" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="60" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="86" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="62" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="535"><net_src comp="64" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="86" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="546"><net_src comp="530" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="72" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="721"><net_src comp="551" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="74" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="551" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="76" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="562" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="78" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="573" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="80" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="72" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="573" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="754"><net_src comp="735" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="729" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="562" pin="4"/><net_sink comp="749" pin=2"/></net>

<net id="760"><net_src comp="749" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="82" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="84" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="729" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="562" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="735" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="769" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="773" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="788"><net_src comp="777" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="793"><net_src comp="741" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="798"><net_src comp="741" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="761" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="741" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="78" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="811" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="818"><net_src comp="108" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="823"><net_src comp="717" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="828"><net_src comp="723" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="749" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="837"><net_src comp="785" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="842"><net_src comp="834" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="845"><net_src comp="834" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="846"><net_src comp="834" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="847"><net_src comp="834" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="848"><net_src comp="834" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="849"><net_src comp="834" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="850"><net_src comp="834" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="851"><net_src comp="834" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="852"><net_src comp="834" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="856"><net_src comp="114" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="861"><net_src comp="790" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="867"><net_src comp="858" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="868"><net_src comp="858" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="869"><net_src comp="858" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="870"><net_src comp="858" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="871"><net_src comp="858" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="873"><net_src comp="858" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="874"><net_src comp="858" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="875"><net_src comp="858" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="876"><net_src comp="858" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="880"><net_src comp="799" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="885"><net_src comp="127" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="890"><net_src comp="805" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="895"><net_src comp="121" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="900"><net_src comp="134" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="905"><net_src comp="649" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="910"><net_src comp="140" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="915"><net_src comp="153" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="920"><net_src comp="147" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="925"><net_src comp="160" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="930"><net_src comp="580" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="935"><net_src comp="653" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="940"><net_src comp="166" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="945"><net_src comp="179" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="950"><net_src comp="173" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="955"><net_src comp="186" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="960"><net_src comp="585" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="965"><net_src comp="657" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="970"><net_src comp="192" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="975"><net_src comp="205" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="980"><net_src comp="199" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="985"><net_src comp="212" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="990"><net_src comp="589" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="995"><net_src comp="661" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="1000"><net_src comp="218" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1005"><net_src comp="231" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1010"><net_src comp="225" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1015"><net_src comp="238" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1020"><net_src comp="593" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1025"><net_src comp="665" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1030"><net_src comp="244" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1035"><net_src comp="257" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1040"><net_src comp="251" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1045"><net_src comp="264" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1050"><net_src comp="597" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1055"><net_src comp="669" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1060"><net_src comp="270" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1065"><net_src comp="283" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1070"><net_src comp="277" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1075"><net_src comp="290" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1080"><net_src comp="601" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1085"><net_src comp="673" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1090"><net_src comp="296" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1095"><net_src comp="309" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1100"><net_src comp="303" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1105"><net_src comp="316" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1110"><net_src comp="605" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1115"><net_src comp="677" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1120"><net_src comp="322" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="1125"><net_src comp="335" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1130"><net_src comp="329" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1135"><net_src comp="342" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1140"><net_src comp="609" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1145"><net_src comp="681" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1150"><net_src comp="348" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1155"><net_src comp="361" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1160"><net_src comp="355" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1165"><net_src comp="368" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1170"><net_src comp="613" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1175"><net_src comp="685" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1180"><net_src comp="374" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1185"><net_src comp="387" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1190"><net_src comp="381" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1195"><net_src comp="394" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1200"><net_src comp="617" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1205"><net_src comp="689" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1210"><net_src comp="400" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1215"><net_src comp="413" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1220"><net_src comp="407" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1225"><net_src comp="420" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1230"><net_src comp="621" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1235"><net_src comp="693" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1240"><net_src comp="426" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="1245"><net_src comp="439" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1250"><net_src comp="433" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1255"><net_src comp="446" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1260"><net_src comp="625" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1265"><net_src comp="697" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="1270"><net_src comp="452" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1275"><net_src comp="465" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1280"><net_src comp="459" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1285"><net_src comp="472" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1290"><net_src comp="629" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1295"><net_src comp="701" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1300"><net_src comp="478" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1305"><net_src comp="491" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1310"><net_src comp="485" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1315"><net_src comp="498" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1320"><net_src comp="633" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1325"><net_src comp="705" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="1330"><net_src comp="504" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1335"><net_src comp="517" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1340"><net_src comp="511" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1345"><net_src comp="524" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1350"><net_src comp="637" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1355"><net_src comp="709" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1360"><net_src comp="641" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1365"><net_src comp="530" pin="3"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1371"><net_src comp="713" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1376"><net_src comp="537" pin="7"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1381"><net_src comp="645" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="537" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_C | {131 }
 - Input state : 
	Port: compute_tile : buff_A_0 | {2 3 }
	Port: compute_tile : buff_A_1 | {9 10 }
	Port: compute_tile : buff_A_2 | {16 17 }
	Port: compute_tile : buff_A_3 | {23 24 }
	Port: compute_tile : buff_A_4 | {30 31 }
	Port: compute_tile : buff_A_5 | {37 38 }
	Port: compute_tile : buff_A_6 | {44 45 }
	Port: compute_tile : buff_A_7 | {51 52 }
	Port: compute_tile : buff_A_8 | {58 59 }
	Port: compute_tile : buff_A_9 | {65 66 }
	Port: compute_tile : buff_A_10 | {72 73 }
	Port: compute_tile : buff_A_11 | {79 80 }
	Port: compute_tile : buff_A_12 | {86 87 }
	Port: compute_tile : buff_A_13 | {93 94 }
	Port: compute_tile : buff_A_14 | {100 101 }
	Port: compute_tile : buff_A_15 | {107 108 }
	Port: compute_tile : buff_B_0 | {2 3 }
	Port: compute_tile : buff_B_1 | {9 10 }
	Port: compute_tile : buff_B_2 | {16 17 }
	Port: compute_tile : buff_B_3 | {23 24 }
	Port: compute_tile : buff_B_4 | {30 31 }
	Port: compute_tile : buff_B_5 | {37 38 }
	Port: compute_tile : buff_B_6 | {44 45 }
	Port: compute_tile : buff_B_7 | {51 52 }
	Port: compute_tile : buff_B_8 | {58 59 }
	Port: compute_tile : buff_B_9 | {65 66 }
	Port: compute_tile : buff_B_10 | {72 73 }
	Port: compute_tile : buff_B_11 | {79 80 }
	Port: compute_tile : buff_B_12 | {86 87 }
	Port: compute_tile : buff_B_13 | {93 94 }
	Port: compute_tile : buff_B_14 | {100 101 }
	Port: compute_tile : buff_B_15 | {107 108 }
	Port: compute_tile : buff_C | {122 123 }
	Port: compute_tile : alpha | {1 }
  - Chain level:
	State 1
	State 2
		add_ln28_1 : 1
		icmp_ln28 : 1
		br_ln28 : 2
		add_ln28 : 1
		icmp_ln29 : 1
		select_ln28 : 2
		select_ln28_1 : 2
		trunc_ln36 : 3
		tmp_cast : 4
		trunc_ln28 : 2
		trunc_ln28_1 : 1
		select_ln28_3 : 3
		zext_ln28 : 4
		buff_A_0_addr : 5
		buff_A_0_load : 6
		zext_ln29 : 3
		zext_ln36 : 3
		add_ln36 : 5
		buff_B_0_addr : 4
		buff_B_0_load : 5
		add_ln29 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		buff_A_1_load : 1
		buff_B_1_load : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		buff_A_2_load : 1
		buff_B_2_load : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		buff_A_3_load : 1
		buff_B_3_load : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		buff_A_4_load : 1
		buff_B_4_load : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		buff_A_5_load : 1
		buff_B_5_load : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		buff_A_6_load : 1
		buff_B_6_load : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		buff_A_7_load : 1
		buff_B_7_load : 1
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		buff_A_8_load : 1
		buff_B_8_load : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
		buff_A_9_load : 1
		buff_B_9_load : 1
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		buff_A_10_load : 1
		buff_B_10_load : 1
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		buff_A_11_load : 1
		buff_B_11_load : 1
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		buff_A_12_load : 1
		buff_B_12_load : 1
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
		buff_A_13_load : 1
		buff_B_13_load : 1
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
		buff_A_14_load : 1
		buff_B_14_load : 1
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
		buff_A_15_load : 1
		buff_B_15_load : 1
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
		buff_C_addr : 1
		buff_C_load : 2
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_580       |    2    |   318   |   198   |
|          |       grp_fu_585       |    2    |   318   |   198   |
|          |       grp_fu_589       |    2    |   318   |   198   |
|          |       grp_fu_593       |    2    |   318   |   198   |
|          |       grp_fu_597       |    2    |   318   |   198   |
|          |       grp_fu_601       |    2    |   318   |   198   |
|          |       grp_fu_605       |    2    |   318   |   198   |
|          |       grp_fu_609       |    2    |   318   |   198   |
|   fadd   |       grp_fu_613       |    2    |   318   |   198   |
|          |       grp_fu_617       |    2    |   318   |   198   |
|          |       grp_fu_621       |    2    |   318   |   198   |
|          |       grp_fu_625       |    2    |   318   |   198   |
|          |       grp_fu_629       |    2    |   318   |   198   |
|          |       grp_fu_633       |    2    |   318   |   198   |
|          |       grp_fu_637       |    2    |   318   |   198   |
|          |       grp_fu_641       |    2    |   318   |   198   |
|          |       grp_fu_645       |    2    |   318   |   198   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_649       |    3    |   143   |    78   |
|          |       grp_fu_653       |    3    |   143   |    78   |
|          |       grp_fu_657       |    3    |   143   |    78   |
|          |       grp_fu_661       |    3    |   143   |    78   |
|          |       grp_fu_665       |    3    |   143   |    78   |
|          |       grp_fu_669       |    3    |   143   |    78   |
|          |       grp_fu_673       |    3    |   143   |    78   |
|          |       grp_fu_677       |    3    |   143   |    78   |
|   fmul   |       grp_fu_681       |    3    |   143   |    78   |
|          |       grp_fu_685       |    3    |   143   |    78   |
|          |       grp_fu_689       |    3    |   143   |    78   |
|          |       grp_fu_693       |    3    |   143   |    78   |
|          |       grp_fu_697       |    3    |   143   |    78   |
|          |       grp_fu_701       |    3    |   143   |    78   |
|          |       grp_fu_705       |    3    |   143   |    78   |
|          |       grp_fu_709       |    3    |   143   |    78   |
|          |       grp_fu_713       |    3    |   143   |    78   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln28_1_fu_717   |    0    |    0    |    16   |
|    add   |     add_ln28_fu_729    |    0    |    0    |    12   |
|          |     add_ln36_fu_799    |    0    |    0    |    15   |
|          |     add_ln29_fu_805    |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln28_fu_723    |    0    |    0    |    11   |
|          |    icmp_ln29_fu_735    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |   select_ln28_fu_741   |    0    |    0    |    5    |
|  select  |  select_ln28_1_fu_749  |    0    |    0    |    5    |
|          |  select_ln28_3_fu_777  |    0    |    0    |    4    |
|----------|------------------------|---------|---------|---------|
|   read   | alpha_read_read_fu_108 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln36_fu_757   |    0    |    0    |    0    |
|   trunc  |    trunc_ln28_fu_769   |    0    |    0    |    0    |
|          |   trunc_ln28_1_fu_773  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|     tmp_cast_fu_761    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln28_fu_785    |    0    |    0    |    0    |
|   zext   |    zext_ln29_fu_790    |    0    |    0    |    0    |
|          |    zext_ln36_fu_795    |    0    |    0    |    0    |
|          |   zext_ln36_1_fu_811   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    85   |   7837  |   4781  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln28_1_reg_820  |    9   |
|    add_ln29_reg_887   |    5   |
|    add_ln36_reg_877   |    8   |
|      add_reg_1378     |   32   |
|   alpha_read_reg_815  |   32   |
| buff_A_0_addr_reg_853 |    4   |
| buff_A_0_load_reg_892 |   32   |
|buff_A_10_addr_reg_1177|    4   |
|buff_A_10_load_reg_1187|   32   |
|buff_A_11_addr_reg_1207|    4   |
|buff_A_11_load_reg_1217|   32   |
|buff_A_12_addr_reg_1237|    4   |
|buff_A_12_load_reg_1247|   32   |
|buff_A_13_addr_reg_1267|    4   |
|buff_A_13_load_reg_1277|   32   |
|buff_A_14_addr_reg_1297|    4   |
|buff_A_14_load_reg_1307|   32   |
|buff_A_15_addr_reg_1327|    4   |
|buff_A_15_load_reg_1337|   32   |
| buff_A_1_addr_reg_907 |    4   |
| buff_A_1_load_reg_917 |   32   |
| buff_A_2_addr_reg_937 |    4   |
| buff_A_2_load_reg_947 |   32   |
| buff_A_3_addr_reg_967 |    4   |
| buff_A_3_load_reg_977 |   32   |
| buff_A_4_addr_reg_997 |    4   |
| buff_A_4_load_reg_1007|   32   |
| buff_A_5_addr_reg_1027|    4   |
| buff_A_5_load_reg_1037|   32   |
| buff_A_6_addr_reg_1057|    4   |
| buff_A_6_load_reg_1067|   32   |
| buff_A_7_addr_reg_1087|    4   |
| buff_A_7_load_reg_1097|   32   |
| buff_A_8_addr_reg_1117|    4   |
| buff_A_8_load_reg_1127|   32   |
| buff_A_9_addr_reg_1147|    4   |
| buff_A_9_load_reg_1157|   32   |
| buff_B_0_addr_reg_882 |    4   |
| buff_B_0_load_reg_897 |   32   |
|buff_B_10_addr_reg_1182|    4   |
|buff_B_10_load_reg_1192|   32   |
|buff_B_11_addr_reg_1212|    4   |
|buff_B_11_load_reg_1222|   32   |
|buff_B_12_addr_reg_1242|    4   |
|buff_B_12_load_reg_1252|   32   |
|buff_B_13_addr_reg_1272|    4   |
|buff_B_13_load_reg_1282|   32   |
|buff_B_14_addr_reg_1302|    4   |
|buff_B_14_load_reg_1312|   32   |
|buff_B_15_addr_reg_1332|    4   |
|buff_B_15_load_reg_1342|   32   |
| buff_B_1_addr_reg_912 |    4   |
| buff_B_1_load_reg_922 |   32   |
| buff_B_2_addr_reg_942 |    4   |
| buff_B_2_load_reg_952 |   32   |
| buff_B_3_addr_reg_972 |    4   |
| buff_B_3_load_reg_982 |   32   |
| buff_B_4_addr_reg_1002|    4   |
| buff_B_4_load_reg_1012|   32   |
| buff_B_5_addr_reg_1032|    4   |
| buff_B_5_load_reg_1042|   32   |
| buff_B_6_addr_reg_1062|    4   |
| buff_B_6_load_reg_1072|   32   |
| buff_B_7_addr_reg_1092|    4   |
| buff_B_7_load_reg_1102|   32   |
| buff_B_8_addr_reg_1122|    4   |
| buff_B_8_load_reg_1132|   32   |
| buff_B_9_addr_reg_1152|    4   |
| buff_B_9_load_reg_1162|   32   |
|  buff_C_addr_reg_1362 |    8   |
|  buff_C_load_reg_1373 |   32   |
|       i_reg_558       |    5   |
|   icmp_ln28_reg_825   |    1   |
| indvar_flatten_reg_547|    9   |
|       j_reg_569       |    5   |
|     mul9_reg_1368     |   32   |
|    mul_10_reg_1232    |   32   |
|    mul_11_reg_1262    |   32   |
|    mul_12_reg_1292    |   32   |
|    mul_13_reg_1322    |   32   |
|    mul_14_reg_1352    |   32   |
|     mul_1_reg_932     |   32   |
|     mul_2_reg_962     |   32   |
|     mul_3_reg_992     |   32   |
|     mul_4_reg_1022    |   32   |
|     mul_5_reg_1052    |   32   |
|     mul_6_reg_1082    |   32   |
|     mul_7_reg_1112    |   32   |
|     mul_8_reg_1142    |   32   |
|     mul_9_reg_1172    |   32   |
|      mul_reg_902      |   32   |
|     mul_s_reg_1202    |   32   |
| select_ln28_1_reg_829 |    5   |
|    sum_10_reg_1227    |   32   |
|    sum_11_reg_1257    |   32   |
|    sum_12_reg_1287    |   32   |
|    sum_13_reg_1317    |   32   |
|    sum_14_reg_1347    |   32   |
|    sum_15_reg_1357    |   32   |
|     sum_1_reg_957     |   32   |
|     sum_2_reg_987     |   32   |
|     sum_3_reg_1017    |   32   |
|     sum_4_reg_1047    |   32   |
|     sum_5_reg_1077    |   32   |
|     sum_6_reg_1107    |   32   |
|     sum_7_reg_1137    |   32   |
|     sum_8_reg_1167    |   32   |
|     sum_9_reg_1197    |   32   |
|      sum_reg_927      |   32   |
|   zext_ln28_reg_834   |   64   |
|   zext_ln29_reg_858   |   64   |
+-----------------------+--------+
|         Total         |  2487  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_251 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_277 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_329 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_342 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_368 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_381 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_394 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_407 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_420 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_433 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_446 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_459 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_472 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_485 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_498 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_511 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_524 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_537 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  12.771 ||   297   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   85   |    -   |  7837  |  4781  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   297  |
|  Register |    -   |    -   |  2487  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   85   |   12   |  10324 |  5078  |
+-----------+--------+--------+--------+--------+
