ram distributed $__Mem {
    abits 16;
    width 32;
    option "cell_Mem_config_bits_1" 0 {
        cost 1;
        init any;

        port srsw "RW0" {
            clken;
            clock posedge;
            optional_rw;
            rden;
            rdinit none;
            rdwr old;
        }

    }
    option "cell_Mem_config_bits_0" 1 {
        cost 2;
        init any;

        port arsw "RW0" {
            clken;
            clock posedge;
            optional_rw;
        }

    }
}