INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/cont.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cont
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/flop_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop_r
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/mips_inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_inst
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/sign_ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_ext
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sources_1/new/sl_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/n/nguyen8/midterm_project/midterm_project.srcs/sim_1/new/textbook_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module textbook_tb
