#! 
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "d:\Senior_Project_Local\oss-cad-suite\lib\ivl\va_math.vpi";
S_000001e3ff7867a0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v000001e3ff807320_0 .net "angle_done", 0 0, v000001e3ff781450_0;  1 drivers
v000001e3ff807f00_0 .var "angle_update", 0 0;
v000001e3ff806380_0 .var "clock", 0 0;
v000001e3ff806880_0 .var "current_angle", 7 0;
v000001e3ff806ba0_0 .var "done", 0 0;
v000001e3ff806060_0 .var "pwm_done", 0 0;
v000001e3ff806420_0 .net "pwm_enable", 0 0, v000001e3ff780d70_0;  1 drivers
v000001e3ff8064c0_0 .net "pwm_ratio", 7 0, v000001e3ff7816d0_0;  1 drivers
v000001e3ff806560_0 .net "pwm_update", 0 0, v000001e3ff780f50_0;  1 drivers
v000001e3ff806c40_0 .var "reset_n", 0 0;
v000001e3ff8067e0_0 .net "sck", 0 0, v000001e3ff807640_0;  1 drivers
v000001e3ff806920_0 .net "sda", 0 0, L_000001e3ff807460;  1 drivers
v000001e3ff8069c0_0 .var "target_angle", 7 0;
v000001e3ff806a60_0 .var "timeout", 7 0;
S_000001e3ff785ec0 .scope module, "dut" "pwm_ctrl" 2 49, 3 5 0, S_000001e3ff7867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 8 "target_angle";
    .port_info 3 /INPUT 1 "angle_update";
    .port_info 4 /OUTPUT 1 "angle_done";
    .port_info 5 /INPUT 1 "pwm_done";
    .port_info 6 /OUTPUT 1 "pwm_enable";
    .port_info 7 /OUTPUT 8 "pwm_ratio";
    .port_info 8 /OUTPUT 1 "pwm_update";
    .port_info 9 /OUTPUT 1 "sck";
    .port_info 10 /INOUT 1 "sda";
P_000001e3ff721b20 .param/l "DEV_ADDR0" 1 3 27, C4<0010>;
P_000001e3ff721b58 .param/l "DEV_ADDR1" 1 3 29, C4<0100>;
P_000001e3ff721b90 .param/l "ERROR" 1 3 35, C4<1111>;
P_000001e3ff721bc8 .param/l "IDLE" 1 3 25, C4<0000>;
P_000001e3ff721c00 .param/l "NACK" 1 3 32, C4<0111>;
P_000001e3ff721c38 .param/l "PAUSE" 1 3 34, C4<1001>;
P_000001e3ff721c70 .param/l "RD_DATA0" 1 3 30, C4<0101>;
P_000001e3ff721ca8 .param/l "RD_DATA1" 1 3 31, C4<0110>;
P_000001e3ff721ce0 .param/l "START" 1 3 26, C4<0001>;
P_000001e3ff721d18 .param/l "STOP" 1 3 33, C4<1000>;
P_000001e3ff721d50 .param/l "WORD_ADDR" 1 3 28, C4<0011>;
o000001e3ff788118 .functor BUFZ 1, c4<z>; HiZ drive
; Elide local net with no drivers, v000001e3ff807820_0 name=_ivl_0
v000001e3ff8066a0_0 .net "angle_done", 0 0, v000001e3ff781450_0;  alias, 1 drivers
v000001e3ff806b00_0 .net "angle_update", 0 0, v000001e3ff807f00_0;  1 drivers
v000001e3ff807000_0 .net "clock", 0 0, v000001e3ff806380_0;  1 drivers
v000001e3ff806e20_0 .var "counter", 15 0;
v000001e3ff807500_0 .var "enable", 0 0;
v000001e3ff806ec0_0 .net "i2c_done", 0 0, v000001e3ff780ff0_0;  1 drivers
v000001e3ff807be0_0 .var "instruction", 1 0;
v000001e3ff806100_0 .net "isSending", 0 0, v000001e3ff807d20_0;  1 drivers
v000001e3ff8061a0_0 .var "ns", 3 0;
v000001e3ff806740_0 .var "ps", 3 0;
v000001e3ff8070a0_0 .net "pwm_done", 0 0, v000001e3ff806060_0;  1 drivers
v000001e3ff807780_0 .net "pwm_enable", 0 0, v000001e3ff780d70_0;  alias, 1 drivers
v000001e3ff807960_0 .net "pwm_ratio", 7 0, v000001e3ff7816d0_0;  alias, 1 drivers
v000001e3ff806240_0 .net "pwm_update", 0 0, v000001e3ff780f50_0;  alias, 1 drivers
v000001e3ff8062e0_0 .net "rd_data", 7 0, v000001e3ff780b90_0;  1 drivers
v000001e3ff807140_0 .net "reset_n", 0 0, v000001e3ff806c40_0;  1 drivers
v000001e3ff807dc0_0 .net "sck", 0 0, v000001e3ff807640_0;  alias, 1 drivers
v000001e3ff806600_0 .net "sda", 0 0, L_000001e3ff807460;  alias, 1 drivers
v000001e3ff8071e0_0 .net "sdaOutReg", 0 0, v000001e3ff8073c0_0;  1 drivers
v000001e3ff807280_0 .var "send_nack", 0 0;
v000001e3ff8078c0_0 .net "target_angle", 7 0, v000001e3ff8069c0_0;  1 drivers
v000001e3ff807e60_0 .var "wr_data", 7 0;
E_000001e3ff77bbc0 .event anyedge, v000001e3ff806740_0, v000001e3ff780cd0_0, v000001e3ff780ff0_0, v000001e3ff806e20_0;
L_000001e3ff807460 .functor MUXZ 1, o000001e3ff788118, v000001e3ff8073c0_0, v000001e3ff807d20_0, C4<>;
S_000001e3ff721d90 .scope module, "a_to_pwm" "angle_to_pwm" 3 163, 4 6 0, S_000001e3ff785ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 8 "target_angle";
    .port_info 3 /INPUT 8 "current_angle";
    .port_info 4 /INPUT 1 "pwm_done";
    .port_info 5 /INPUT 1 "angle_update";
    .port_info 6 /OUTPUT 1 "angle_done";
    .port_info 7 /OUTPUT 1 "pwm_enable";
    .port_info 8 /OUTPUT 1 "pwm_update";
    .port_info 9 /OUTPUT 8 "pwm_ratio";
    .port_info 10 /OUTPUT 1 "pwm_direction";
P_000001e3ff725ae0 .param/l "ACCEL" 1 4 22, C4<01>;
P_000001e3ff725b18 .param/l "BIG_DELTA" 1 4 28, C4<1111>;
P_000001e3ff725b50 .param/l "CRUISE" 1 4 23, C4<10>;
P_000001e3ff725b88 .param/l "DECCEL" 1 4 24, C4<11>;
P_000001e3ff725bc0 .param/l "IDLE" 1 4 21, C4<00>;
P_000001e3ff725bf8 .param/l "MED_DELTA" 1 4 27, C4<1011>;
P_000001e3ff725c30 .param/l "PROFILE_DELAY_TARGET" 1 4 30, C4<000000000011>;
P_000001e3ff725c68 .param/l "SMALL_DELTA" 1 4 26, C4<1000>;
P_000001e3ff725ca0 .param/l "TARGET_TOLERANCE" 1 4 31, C4<00000010>;
v000001e3ff781450_0 .var "angle_done", 0 0;
v000001e3ff780cd0_0 .net "angle_update", 0 0, v000001e3ff807f00_0;  alias, 1 drivers
v000001e3ff7814f0_0 .net "clock", 0 0, v000001e3ff806380_0;  alias, 1 drivers
v000001e3ff781590_0 .var "curr_step", 3 0;
v000001e3ff781630_0 .net "current_angle", 7 0, v000001e3ff780b90_0;  alias, 1 drivers
v000001e3ff780910_0 .var "delta_angle", 8 0;
v000001e3ff781090_0 .var "ns", 1 0;
v000001e3ff781130_0 .var "num_steps", 3 0;
v000001e3ff7811d0 .array "profile", 0 15, 7 0;
v000001e3ff780af0_0 .var "profile_delay", 11 0;
v000001e3ff7809b0_0 .var "ps", 1 0;
o000001e3ff787938 .functor BUFZ 1, c4<z>; HiZ drive
v000001e3ff781310_0 .net "pwm_direction", 0 0, o000001e3ff787938;  0 drivers
v000001e3ff781270_0 .net "pwm_done", 0 0, v000001e3ff806060_0;  alias, 1 drivers
v000001e3ff780d70_0 .var "pwm_enable", 0 0;
v000001e3ff7816d0_0 .var "pwm_ratio", 7 0;
v000001e3ff780f50_0 .var "pwm_update", 0 0;
v000001e3ff781770_0 .net "reset_n", 0 0, v000001e3ff806c40_0;  alias, 1 drivers
v000001e3ff781810_0 .net "target_angle", 7 0, v000001e3ff8069c0_0;  alias, 1 drivers
E_000001e3ff77b4c0/0 .event anyedge, v000001e3ff7809b0_0, v000001e3ff780910_0, v000001e3ff780cd0_0, v000001e3ff781590_0;
E_000001e3ff77b4c0/1 .event anyedge, v000001e3ff781130_0;
E_000001e3ff77b4c0 .event/or E_000001e3ff77b4c0/0, E_000001e3ff77b4c0/1;
E_000001e3ff77b580/0 .event negedge, v000001e3ff781770_0;
E_000001e3ff77b580/1 .event posedge, v000001e3ff7814f0_0;
E_000001e3ff77b580 .event/or E_000001e3ff77b580/0, E_000001e3ff77b580/1;
E_000001e3ff77ba00 .event negedge, v000001e3ff781770_0;
S_000001e3ff725df0 .scope module, "i2c" "i2c" 3 177, 5 3 0, S_000001e3ff785ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "sdaIn";
    .port_info 3 /OUTPUT 1 "sdaOutReg";
    .port_info 4 /OUTPUT 1 "isSending";
    .port_info 5 /OUTPUT 1 "scl";
    .port_info 6 /INPUT 2 "instruction";
    .port_info 7 /INPUT 1 "enable";
    .port_info 8 /INPUT 8 "byteToSend";
    .port_info 9 /INPUT 1 "send_nack";
    .port_info 10 /OUTPUT 8 "byteReceived";
    .port_info 11 /OUTPUT 1 "complete";
P_000001e3ff71c620 .param/l "INST_READ_BYTE" 1 5 19, +C4<00000000000000000000000000000010>;
P_000001e3ff71c658 .param/l "INST_START_TX" 1 5 17, +C4<00000000000000000000000000000000>;
P_000001e3ff71c690 .param/l "INST_STOP_TX" 1 5 18, +C4<00000000000000000000000000000001>;
P_000001e3ff71c6c8 .param/l "INST_WRITE_BYTE" 1 5 20, +C4<00000000000000000000000000000011>;
P_000001e3ff71c700 .param/l "STATE_DONE" 1 5 22, +C4<00000000000000000000000000000101>;
P_000001e3ff71c738 .param/l "STATE_IDLE" 1 5 21, +C4<00000000000000000000000000000100>;
P_000001e3ff71c770 .param/l "STATE_RCV_ACK" 1 5 24, +C4<00000000000000000000000000000111>;
P_000001e3ff71c7a8 .param/l "STATE_SEND_ACK" 1 5 23, +C4<00000000000000000000000000000110>;
P_000001e3ff71c7e0 .param/l "STATE_SEND_NACK" 1 5 25, +C4<00000000000000000000000000001000>;
v000001e3ff780a50_0 .var "bitToSend", 2 0;
v000001e3ff780b90_0 .var "byteReceived", 7 0;
v000001e3ff780c30_0 .net "byteToSend", 7 0, v000001e3ff807e60_0;  1 drivers
v000001e3ff780e10_0 .net "clk", 0 0, v000001e3ff806380_0;  alias, 1 drivers
v000001e3ff780eb0_0 .var "clockDivider", 6 0;
v000001e3ff780ff0_0 .var "complete", 0 0;
v000001e3ff807b40_0 .net "enable", 0 0, v000001e3ff807500_0;  1 drivers
v000001e3ff807c80_0 .net "instruction", 1 0, v000001e3ff807be0_0;  1 drivers
v000001e3ff807d20_0 .var "isSending", 0 0;
v000001e3ff806f60_0 .net "reset_n", 0 0, v000001e3ff806c40_0;  alias, 1 drivers
v000001e3ff807640_0 .var "scl", 0 0;
v000001e3ff806d80_0 .net "sdaIn", 0 0, L_000001e3ff807460;  alias, 1 drivers
v000001e3ff8073c0_0 .var "sdaOutReg", 0 0;
v000001e3ff806ce0_0 .net "send_nack", 0 0, v000001e3ff807280_0;  1 drivers
v000001e3ff807aa0_0 .var "state", 2 0;
    .scope S_000001e3ff721d90;
T_0 ;
    %wait E_000001e3ff77ba00;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 68, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 76, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 91, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 104, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 110, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 115, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 119, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %pushi/vec4 123, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3ff7811d0, 4, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e3ff721d90;
T_1 ;
    %wait E_000001e3ff77b580;
    %load/vec4 v000001e3ff781770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e3ff7809b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001e3ff780910_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e3ff781590_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001e3ff7816d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff780d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e3ff780af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff781450_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000001e3ff781130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e3ff781090_0;
    %assign/vec4 v000001e3ff7809b0_0, 0;
    %load/vec4 v000001e3ff781630_0;
    %load/vec4 v000001e3ff781810_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e3ff781810_0;
    %load/vec4 v000001e3ff781630_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3ff780910_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001e3ff781630_0;
    %load/vec4 v000001e3ff781810_0;
    %sub;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3ff780910_0, 0;
T_1.3 ;
    %load/vec4 v000001e3ff7809b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e3ff781590_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001e3ff7816d0_0, 0;
    %load/vec4 v000001e3ff781270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
T_1.7 ;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 10, 0, 8;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3ff781130_0, 0, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 30, 0, 8;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e3ff781130_0, 0, 4;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e3ff781130_0, 0, 4;
T_1.11 ;
T_1.9 ;
T_1.4 ;
    %load/vec4 v000001e3ff7809b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v000001e3ff781590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e3ff7811d0, 4;
    %sub;
    %assign/vec4 v000001e3ff7816d0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v000001e3ff781590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e3ff7811d0, 4;
    %add;
    %assign/vec4 v000001e3ff7816d0_0, 0;
T_1.15 ;
    %load/vec4 v000001e3ff781270_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %load/vec4 v000001e3ff780af0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e3ff780af0_0, 0;
T_1.17 ;
    %load/vec4 v000001e3ff780af0_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v000001e3ff781590_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e3ff781590_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e3ff780af0_0, 0;
T_1.18 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v000001e3ff7809b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v000001e3ff781590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e3ff7811d0, 4;
    %sub;
    %assign/vec4 v000001e3ff7816d0_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 128, 0, 8;
    %load/vec4 v000001e3ff781590_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001e3ff7811d0, 4;
    %add;
    %assign/vec4 v000001e3ff7816d0_0, 0;
T_1.23 ;
    %load/vec4 v000001e3ff781270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff780f50_0, 0;
    %load/vec4 v000001e3ff780af0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e3ff780af0_0, 0;
T_1.25 ;
    %load/vec4 v000001e3ff780af0_0;
    %cmpi/e 3, 0, 12;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v000001e3ff781590_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.28, 5;
    %load/vec4 v000001e3ff781590_0;
    %subi 1, 0, 4;
    %assign/vec4 v000001e3ff781590_0, 0;
T_1.28 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e3ff780af0_0, 0;
T_1.26 ;
T_1.20 ;
T_1.13 ;
    %load/vec4 v000001e3ff7809b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001e3ff781090_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff781450_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff781450_0, 0;
T_1.31 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e3ff721d90;
T_2 ;
    %wait E_000001e3ff77b4c0;
    %load/vec4 v000001e3ff7809b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v000001e3ff780cd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001e3ff781590_0;
    %load/vec4 v000001e3ff781130_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001e3ff781130_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 4, 0, 8;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001e3ff781130_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 6, 0, 8;
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 8, 0, 8;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.19 ;
T_2.15 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001e3ff780910_0;
    %parti/s 8, 0, 2;
    %cmpi/u 2, 0, 8;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff781090_0, 0, 2;
T_2.21 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e3ff725df0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff8073c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff807d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff807640_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3ff780b90_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e3ff780eb0_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e3ff807aa0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3ff780a50_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_000001e3ff725df0;
T_4 ;
    %wait E_000001e3ff77b580;
    %load/vec4 v000001e3ff806f60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e3ff807aa0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff780ff0_0, 0;
    %load/vec4 v000001e3ff807b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3ff780a50_0, 0;
    %load/vec4 v000001e3ff806ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e3ff807c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3ff807aa0_0, 0;
T_4.16 ;
T_4.13 ;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %jmp T_4.20;
T_4.19 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
T_4.23 ;
T_4.22 ;
T_4.20 ;
T_4.18 ;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.28;
T_4.27 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
T_4.31 ;
T_4.30 ;
T_4.28 ;
T_4.26 ;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.33, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.36;
T_4.35 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_4.37, 4;
    %load/vec4 v000001e3ff780b90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e3ff806d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.39, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.40, 8;
T_4.39 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.40, 8;
 ; End of false expr.
    %blend;
T_4.40;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3ff780b90_0, 0;
    %jmp T_4.38;
T_4.37 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_4.41, 4;
    %load/vec4 v000001e3ff780a50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e3ff780a50_0, 0;
    %load/vec4 v000001e3ff780a50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.43, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
T_4.43 ;
    %jmp T_4.42;
T_4.41 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
T_4.45 ;
T_4.42 ;
T_4.38 ;
T_4.36 ;
T_4.34 ;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.47, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.48;
T_4.47 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_4.49, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.51, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
T_4.51 ;
T_4.50 ;
T_4.48 ;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780c30_0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v000001e3ff780a50_0;
    %sub;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_4.53, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.54, 8;
T_4.53 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.54, 8;
 ; End of false expr.
    %blend;
T_4.54;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.55, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.56;
T_4.55 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.57, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.58;
T_4.57 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_4.59, 4;
    %load/vec4 v000001e3ff780a50_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e3ff780a50_0, 0;
    %load/vec4 v000001e3ff780a50_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.61, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
T_4.61 ;
    %jmp T_4.60;
T_4.59 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
T_4.63 ;
T_4.60 ;
T_4.58 ;
T_4.56 ;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.66;
T_4.65 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_4.67, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.68;
T_4.67 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.69, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
T_4.69 ;
T_4.68 ;
T_4.66 ;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff8073c0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3ff780eb0_0, 0;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.71, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
    %jmp T_4.72;
T_4.71 ;
    %load/vec4 v000001e3ff780eb0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_4.73, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.74;
T_4.73 ;
    %load/vec4 v000001e3ff780eb0_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.75, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff807640_0, 0;
T_4.75 ;
T_4.74 ;
T_4.72 ;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3ff780ff0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3ff807aa0_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e3ff785ec0;
T_5 ;
    %wait E_000001e3ff77b580;
    %load/vec4 v000001e3ff807140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e3ff806740_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e3ff806e20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e3ff8061a0_0;
    %assign/vec4 v000001e3ff806740_0, 0;
    %load/vec4 v000001e3ff806740_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001e3ff806e20_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001e3ff806e20_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001e3ff806e20_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e3ff785ec0;
T_6 ;
    %wait E_000001e3ff77bbc0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3ff807e60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff807280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff807500_0, 0, 1;
    %load/vec4 v000001e3ff806740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.11;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff807500_0, 0, 1;
    %load/vec4 v000001e3ff806b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.12 ;
    %jmp T_6.11;
T_6.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.15 ;
    %jmp T_6.11;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v000001e3ff807e60_0, 0, 8;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.17 ;
    %jmp T_6.11;
T_6.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000001e3ff807e60_0, 0, 8;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.19 ;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v000001e3ff807e60_0, 0, 8;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.21 ;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.23 ;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.25 ;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff807280_0, 0, 1;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.27 ;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %load/vec4 v000001e3ff806ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.29;
T_6.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
T_6.29 ;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3ff807be0_0, 0, 2;
    %load/vec4 v000001e3ff806e20_0;
    %cmpi/e 1023, 0, 16;
    %jmp/0xz  T_6.30, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e3ff8061a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff807500_0, 0, 1;
T_6.31 ;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3ff7867a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff806c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff806380_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3ff8069c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3ff806880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff807f00_0, 0, 1;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000001e3ff806a60_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_000001e3ff7867a0;
T_8 ;
    %delay 1, 0;
    %load/vec4 v000001e3ff806380_0;
    %inv;
    %store/vec4 v000001e3ff806380_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e3ff7867a0;
T_9 ;
    %wait E_000001e3ff77b580;
    %load/vec4 v000001e3ff806c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3ff806ba0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e3ff807320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001e3ff806ba0_0;
    %inv;
    %assign/vec4 v000001e3ff806ba0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e3ff7867a0;
T_10 ;
    %vpi_call 2 27 "$display", "Starting pwm_ctrl test" {0 0 0};
    %vpi_call 2 29 "$display", "Setting reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3ff806060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff806c40_0, 0, 1;
    %vpi_call 2 34 "$display", "----------------------------------" {0 0 0};
    %vpi_call 2 35 "$display", "--- Starting Medium Angle Test ---" {0 0 0};
    %vpi_call 2 36 "$display", "----------------------------------" {0 0 0};
    %pushi/vec4 23, 0, 8;
    %store/vec4 v000001e3ff8069c0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001e3ff806880_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3ff807f00_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001e3ff7867a0;
T_11 ;
    %vpi_call 2 70 "$dumpfile", "pwm_ctrl.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e3ff7867a0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm_ctrl_tb.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\pwm_ctrl.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\angle_to_pwm.v";
    "d:\Senior_Project_Local\Senior_Project\fpga\pwm_ctrl\i2c.v";
