// Seed: 2381950852
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input wand id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    inout tri1 id_8,
    output supply0 id_9,
    output wire id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    output wand id_16,
    input supply0 id_17,
    input wire id_18
);
  wire id_20;
  wire id_21, id_22, id_23 = id_23;
  wire id_24;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri id_4,
    output tri0 id_5,
    input wire id_6
    , id_16,
    output wire id_7,
    input uwire id_8,
    input supply0 id_9,
    output wor id_10,
    input supply0 id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14
);
  assign id_16 = id_9;
  module_0(
      id_16,
      id_9,
      id_10,
      id_5,
      id_13,
      id_1,
      id_11,
      id_12,
      id_16,
      id_16,
      id_16,
      id_8,
      id_6,
      id_11,
      id_2,
      id_11,
      id_5,
      id_3,
      id_8
  );
endmodule
