Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 13 13:28:57 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ds_top_wrapper_timing_summary_routed.rpt -pb ds_top_wrapper_timing_summary_routed.pb -rpx ds_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ds_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: dig_wave_gen/sqw/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.408        0.000                      0                23913        0.043        0.000                      0                23913        5.900        0.000                       0                  3334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.150}      14.300          69.930          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.408        0.000                      0                23913        0.043        0.000                      0                23913        5.900        0.000                       0                  3334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.951ns  (logic 7.380ns (52.900%)  route 6.571ns (47.100%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 19.323 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.576    17.759    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.329    18.088 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.088    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.638 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.638    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.752 r  dig_wave_gen/tw/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.752    dig_wave_gen/tw/_inferred__1/i__carry__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  dig_wave_gen/tw/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.866    dig_wave_gen/tw/_inferred__1/i__carry__1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.200 r  dig_wave_gen/tw/_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           0.000    19.200    dig_wave_gen/tw/int_counter[13]
    SLICE_X1Y63          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.600    19.323    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[13]/C
                         clock pessimism              0.259    19.582    
                         clock uncertainty           -0.035    19.546    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.062    19.608    dig_wave_gen/tw/int_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.608    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/sw/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 6.154ns (45.760%)  route 7.294ns (54.240%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 19.323 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.824    15.751    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.875 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.657    16.533    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.040 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.040    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.197 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=17, routed)          0.508    17.705    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.329    18.034 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.664    18.698    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.600    19.323    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[17]/C
                         clock pessimism              0.259    19.582    
                         clock uncertainty           -0.035    19.546    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429    19.117    dig_wave_gen/sw/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/sw/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 6.154ns (45.760%)  route 7.294ns (54.240%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 19.323 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.824    15.751    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.875 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.657    16.533    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.040 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.040    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.197 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=17, routed)          0.508    17.705    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.329    18.034 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.664    18.698    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.600    19.323    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[18]/C
                         clock pessimism              0.259    19.582    
                         clock uncertainty           -0.035    19.546    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429    19.117    dig_wave_gen/sw/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/sw/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 6.154ns (45.760%)  route 7.294ns (54.240%))
  Logic Levels:           19  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 19.323 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.824    15.751    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.875 r  dig_wave_gen/tw/counter1_carry__0_i_2/O
                         net (fo=1, routed)           0.657    16.533    dig_wave_gen/sw/counter1_carry__1_0[1]
    SLICE_X5Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.040 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.040    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.197 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=17, routed)          0.508    17.705    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.329    18.034 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.664    18.698    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.600    19.323    dig_wave_gen/sw/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  dig_wave_gen/sw/counter_reg[19]/C
                         clock pessimism              0.259    19.582    
                         clock uncertainty           -0.035    19.546    
    SLICE_X5Y61          FDRE (Setup_fdre_C_R)       -0.429    19.117    dig_wave_gen/sw/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/int_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.930ns  (logic 7.359ns (52.829%)  route 6.571ns (47.171%))
  Logic Levels:           24  (CARRY4=17 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 19.323 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 r  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.576    17.759    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y60          LUT3 (Prop_lut3_I2_O)        0.329    18.088 r  dig_wave_gen/tw/i__carry_i_4/O
                         net (fo=1, routed)           0.000    18.088    dig_wave_gen/tw/i__carry_i_4_n_0
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.638 r  dig_wave_gen/tw/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.638    dig_wave_gen/tw/_inferred__1/i__carry_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.752 r  dig_wave_gen/tw/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.752    dig_wave_gen/tw/_inferred__1/i__carry__0_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.866 r  dig_wave_gen/tw/_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.866    dig_wave_gen/tw/_inferred__1/i__carry__1_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.179 r  dig_wave_gen/tw/_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    19.179    dig_wave_gen/tw/int_counter[15]
    SLICE_X1Y63          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.600    19.323    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  dig_wave_gen/tw/int_counter_reg[15]/C
                         clock pessimism              0.259    19.582    
                         clock uncertainty           -0.035    19.546    
    SLICE_X1Y63          FDRE (Setup_fdre_C_D)        0.062    19.608    dig_wave_gen/tw/int_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.608    
                         arrival time                         -19.179    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.268ns (46.809%)  route 7.123ns (53.191%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.328 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.424    17.608    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.329    17.937 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.704    18.640    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.605    19.328    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[1]/C
                         clock pessimism              0.259    19.587    
                         clock uncertainty           -0.035    19.551    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.429    19.122    dig_wave_gen/tw/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.268ns (46.809%)  route 7.123ns (53.191%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.328 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.424    17.608    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.329    17.937 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.704    18.640    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.605    19.328    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[2]/C
                         clock pessimism              0.259    19.587    
                         clock uncertainty           -0.035    19.551    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.429    19.122    dig_wave_gen/tw/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.268ns (46.809%)  route 7.123ns (53.191%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.328 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.424    17.608    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.329    17.937 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.704    18.640    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.605    19.328    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[3]/C
                         clock pessimism              0.259    19.587    
                         clock uncertainty           -0.035    19.551    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.429    19.122    dig_wave_gen/tw/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/tw/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.268ns (46.809%)  route 7.123ns (53.191%))
  Logic Levels:           20  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 19.328 - 14.300 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.647     5.250    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  dig_wave_gen/freq_const_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.478     5.728 r  dig_wave_gen/freq_const_r_reg[9]/Q
                         net (fo=8, routed)           0.686     6.414    dig_wave_gen/tw/Q[9]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575     6.989 r  dig_wave_gen/tw/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.989    dig_wave_gen/tw/counter2_carry_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.106 r  dig_wave_gen/tw/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.106    dig_wave_gen/tw/counter2_carry__0_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.429 r  dig_wave_gen/tw/counter2_carry__1/O[1]
                         net (fo=18, routed)          0.730     8.159    dig_wave_gen/tw/counter2_carry__1_n_6
    SLICE_X7Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     8.997 r  dig_wave_gen/tw/counter2__44_carry/CO[3]
                         net (fo=1, routed)           0.000     8.997    dig_wave_gen/tw/counter2__44_carry_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.111 r  dig_wave_gen/tw/counter2__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.111    dig_wave_gen/tw/counter2__44_carry__0_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.225 r  dig_wave_gen/tw/counter2__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.225    dig_wave_gen/tw/counter2__44_carry__1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.447 r  dig_wave_gen/tw/counter2__44_carry__2/O[0]
                         net (fo=3, routed)           0.660    10.106    dig_wave_gen/tw/counter2__44_carry__2_n_7
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299    10.405 f  dig_wave_gen/tw/counter2__120_carry__1_i_10/O
                         net (fo=2, routed)           0.458    10.864    dig_wave_gen/tw/counter2__120_carry__1_i_10_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I3_O)        0.124    10.988 r  dig_wave_gen/tw/counter2__120_carry__1_i_2/O
                         net (fo=2, routed)           0.643    11.631    dig_wave_gen/tw/counter2__120_carry__1_i_2_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I0_O)        0.124    11.755 r  dig_wave_gen/tw/counter2__120_carry__1_i_6/O
                         net (fo=1, routed)           0.000    11.755    dig_wave_gen/tw/counter2__120_carry__1_i_6_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.153 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.153    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.809    13.296    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.303    13.599 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    13.599    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.149 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=7, routed)           0.655    14.803    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X0Y54          LUT3 (Prop_lut3_I2_O)        0.124    14.927 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.666    15.594    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X4Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  dig_wave_gen/tw/counter1_carry_i_3__0/O
                         net (fo=1, routed)           0.688    16.406    dig_wave_gen/tw/counter1_carry_i_3__0_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    16.913 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.913    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.027 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.027    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.184 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.424    17.608    dig_wave_gen/tw/p_0_in__0
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.329    17.937 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.704    18.640    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.605    19.328    dig_wave_gen/tw/clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  dig_wave_gen/tw/counter_reg[4]/C
                         clock pessimism              0.259    19.587    
                         clock uncertainty           -0.035    19.551    
    SLICE_X0Y55          FDRE (Setup_fdre_C_R)       -0.429    19.122    dig_wave_gen/tw/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 m_ech/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            m_ech/mem_i/mem_reg_7040_7103_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.300ns  (sys_clk_pin rise@14.300ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.700ns  (logic 0.456ns (3.328%)  route 13.244ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 19.231 - 14.300 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.628     5.231    m_ech/clk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  m_ech/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.456     5.687 r  m_ech/wr_ptr_reg[1]/Q
                         net (fo=4099, routed)       13.244    18.931    m_ech/mem_i/mem_reg_7040_7103_0_2/ADDRD1
    SLICE_X14Y101        RAMD64E                                      r  m_ech/mem_i/mem_reg_7040_7103_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.300    14.300 r  
    E3                                                0.000    14.300 r  clk (IN)
                         net (fo=0)                   0.000    14.300    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.711 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.631    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.722 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        1.509    19.231    m_ech/mem_i/mem_reg_7040_7103_0_2/WCLK
    SLICE_X14Y101        RAMD64E                                      r  m_ech/mem_i/mem_reg_7040_7103_0_2/RAMA/CLK
                         clock pessimism              0.180    19.411    
                         clock uncertainty           -0.035    19.376    
    SLICE_X14Y101        RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    19.434    m_ech/mem_i/mem_reg_7040_7103_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         19.434    
                         arrival time                         -18.931    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/freq_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.785%)  route 0.174ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.670     1.590    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  dig_wave_gen/fsw/freq_int_reg[7]/Q
                         net (fo=2, routed)           0.174     1.905    dig_wave_gen/fsw/freq_int_reg[7]
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.875     2.040    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[7]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.072     1.861    dig_wave_gen/fsw/freq_int_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/freq_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.670     1.590    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  dig_wave_gen/fsw/freq_int_reg[0]/Q
                         net (fo=2, routed)           0.175     1.906    dig_wave_gen/fsw/freq_int_reg[0]
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.875     2.040    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[0]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.070     1.859    dig_wave_gen/fsw/freq_int_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/freq_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.335%)  route 0.184ns (56.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.670     1.590    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  dig_wave_gen/fsw/freq_int_reg[1]/Q
                         net (fo=3, routed)           0.184     1.915    dig_wave_gen/fsw/freq_int_reg[1]
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.875     2.040    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_pipe_reg[1]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.070     1.859    dig_wave_gen/fsw/freq_int_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dig_wave_gen/inc_freq_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.249ns (49.573%)  route 0.253ns (50.427%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.605     1.524    dig_wave_gen/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  dig_wave_gen/inc_freq_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  dig_wave_gen/inc_freq_int_reg/Q
                         net (fo=5, routed)           0.253     1.919    dig_wave_gen/fsw/inc_freq_int
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  dig_wave_gen/fsw/freq_int[0]_i_3/O
                         net (fo=1, routed)           0.000     1.964    dig_wave_gen/fsw/freq_int[0]_i_3_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.027 r  dig_wave_gen/fsw/freq_int_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.027    dig_wave_gen/fsw/freq_int_reg[0]_i_2_n_4
    SLICE_X7Y48          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.947     2.112    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[3]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.105     1.966    dig_wave_gen/fsw/freq_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_ech/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            m_ech/mem_i/mem_reg_4992_5055_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.570     1.489    m_ech/clk_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  m_ech/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  m_ech/wr_ptr_reg[0]/Q
                         net (fo=4100, routed)        0.254     1.884    m_ech/mem_i/mem_reg_4992_5055_6_6/A0
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.839     2.004    m_ech/mem_i/mem_reg_4992_5055_6_6/WCLK
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_6_6/DP/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.812    m_ech/mem_i/mem_reg_4992_5055_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_ech/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            m_ech/mem_i/mem_reg_4992_5055_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.570     1.489    m_ech/clk_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  m_ech/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  m_ech/wr_ptr_reg[0]/Q
                         net (fo=4100, routed)        0.254     1.884    m_ech/mem_i/mem_reg_4992_5055_6_6/A0
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.839     2.004    m_ech/mem_i/mem_reg_4992_5055_6_6/WCLK
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_6_6/SP/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.812    m_ech/mem_i/mem_reg_4992_5055_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_ech/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            m_ech/mem_i/mem_reg_4992_5055_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.570     1.489    m_ech/clk_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  m_ech/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  m_ech/wr_ptr_reg[0]/Q
                         net (fo=4100, routed)        0.254     1.884    m_ech/mem_i/mem_reg_4992_5055_7_7/A0
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.839     2.004    m_ech/mem_i/mem_reg_4992_5055_7_7/WCLK
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_7_7/DP/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.812    m_ech/mem_i/mem_reg_4992_5055_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 m_ech/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            m_ech/mem_i/mem_reg_4992_5055_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.702%)  route 0.254ns (64.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.570     1.489    m_ech/clk_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  m_ech/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  m_ech/wr_ptr_reg[0]/Q
                         net (fo=4100, routed)        0.254     1.884    m_ech/mem_i/mem_reg_4992_5055_7_7/A0
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.839     2.004    m_ech/mem_i/mem_reg_4992_5055_7_7/WCLK
    SLICE_X14Y66         RAMD64E                                      r  m_ech/mem_i/mem_reg_4992_5055_7_7/SP/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X14Y66         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.812    m_ech/mem_i/mem_reg_4992_5055_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/freq_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.312ns (79.614%)  route 0.080ns (20.386%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.670     1.590    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  dig_wave_gen/fsw/freq_int_reg[6]/Q
                         net (fo=3, routed)           0.079     1.810    dig_wave_gen/fsw/freq_int_reg[6]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.927 r  dig_wave_gen/fsw/freq_int_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    dig_wave_gen/fsw/freq_int_reg[4]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  dig_wave_gen/fsw/freq_int_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    dig_wave_gen/fsw/freq_int_reg[8]_i_1_n_7
    SLICE_X7Y50          FDSE                                         r  dig_wave_gen/fsw/freq_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.875     2.040    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y50          FDSE                                         r  dig_wave_gen/fsw/freq_int_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDSE (Hold_fdse_C_D)         0.105     1.894    dig_wave_gen/fsw/freq_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/freq_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Destination:            dig_wave_gen/fsw/freq_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.150ns period=14.300ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.323ns (80.170%)  route 0.080ns (19.830%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.670     1.590    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  dig_wave_gen/fsw/freq_int_reg[6]/Q
                         net (fo=3, routed)           0.079     1.810    dig_wave_gen/fsw/freq_int_reg[6]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.927 r  dig_wave_gen/fsw/freq_int_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.928    dig_wave_gen/fsw/freq_int_reg[4]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  dig_wave_gen/fsw/freq_int_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    dig_wave_gen/fsw/freq_int_reg[8]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=3333, routed)        0.875     2.040    dig_wave_gen/fsw/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  dig_wave_gen/fsw/freq_int_reg[10]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    dig_wave_gen/fsw/freq_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.150 }
Period(ns):         14.300
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.300      12.145     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X11Y50    dig_wave_gen/freq_const_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y51     dig_wave_gen/freq_const_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y52     dig_wave_gen/freq_const_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y53     dig_wave_gen/freq_const_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y53     dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y53     dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X9Y53     dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X9Y53     dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.300      13.300     SLICE_X8Y54     dig_wave_gen/freq_const_r_reg[17]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y73    m_ech/mem_i/mem_reg_14464_14527_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y73    m_ech/mem_i/mem_reg_14464_14527_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y73    m_ech/mem_i/mem_reg_14464_14527_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y73    m_ech/mem_i/mem_reg_14464_14527_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y75    m_ech/mem_i/mem_reg_14592_14655_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y75    m_ech/mem_i/mem_reg_14592_14655_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y75    m_ech/mem_i/mem_reg_14592_14655_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y75    m_ech/mem_i/mem_reg_14592_14655_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y74    m_ech/mem_i/mem_reg_14848_14911_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y74    m_ech/mem_i/mem_reg_14848_14911_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X38Y91    m_ech/mem_i/mem_reg_10240_10303_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X34Y102   m_ech/mem_i/mem_reg_12352_12415_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y71    m_ech/mem_i/mem_reg_14400_14463_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y62    m_ech/mem_i/mem_reg_14400_14463_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y62    m_ech/mem_i/mem_reg_14400_14463_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y62    m_ech/mem_i/mem_reg_14400_14463_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X50Y62    m_ech/mem_i/mem_reg_14400_14463_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X6Y83     m_ech/mem_i/mem_reg_2880_2943_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X6Y83     m_ech/mem_i/mem_reg_2880_2943_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         7.150       5.900      SLICE_X34Y102   m_ech/mem_i/mem_reg_12352_12415_3_5/RAMB/CLK



