;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	CMP @127, 106
	SLT 160, 1
	SUB @121, 103
	CMP 6, @10
	CMP 6, @10
	SUB #416, 0
	JMN @-107, 100
	JMN @-107, 100
	JMN @-107, 100
	SUB #416, 0
	CMP @0, @2
	SUB <2, @-80
	JMP @612, #200
	CMP @127, 106
	MOV -1, <-20
	ADD 210, 30
	ADD 210, 60
	CMP @127, 106
	SUB @121, 106
	CMP @127, 106
	SPL 0, <402
	SPL @300, 90
	ADD -1, <-20
	SPL @300, 90
	SUB <0, @2
	SUB 3, 21
	MOV -1, <-20
	ADD -1, <-20
	MOV -61, <-20
	ADD 210, 60
	SPL 121, 353
	SUB 270, 60
	SUB 100, -100
	SLT <0, @2
	SUB <0, 900
	JMZ 21, <13
	CMP -217, <-138
	SPL 0, <402
	CMP -217, <-138
	CMP -217, <-138
	SUB @121, 103
	SUB @121, 103
	SPL 0, <402
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
