{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386427727525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386427727525 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 20:18:47 2013 " "Processing started: Sat Dec 07 20:18:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386427727525 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386427727525 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386427727526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386427728334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427728501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427728501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427729488 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427729488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427729488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386427729614 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR part1.vhd(10) " "VHDL Signal Declaration warning at part1.vhd(10): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386427729643 "|part1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG part1.vhd(11) " "VHDL Signal Declaration warning at part1.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386427729644 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readdata_right part1.vhd(40) " "Verilog HDL or VHDL warning at part1.vhd(40): object \"readdata_right\" assigned a value but never read" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386427729698 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readdata_left part1.vhd(64) " "VHDL Process Statement warning at part1.vhd(64): signal \"readdata_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386427729700 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_s part1.vhd(60) " "VHDL Process Statement warning at part1.vhd(60): inferring latch(es) for signal or variable \"read_s\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386427729701 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA part1.vhd(60) " "VHDL Process Statement warning at part1.vhd(60): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386427729701 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO part1.vhd(74) " "VHDL Process Statement warning at part1.vhd(74): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386427729701 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO part1.vhd(75) " "VHDL Process Statement warning at part1.vhd(75): signal \"GPIO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386427729702 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_s part1.vhd(70) " "VHDL Process Statement warning at part1.vhd(70): inferring latch(es) for signal or variable \"write_s\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386427729703 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writedata_left part1.vhd(70) " "VHDL Process Statement warning at part1.vhd(70): inferring latch(es) for signal or variable \"writedata_left\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386427729703 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writedata_right part1.vhd(70) " "VHDL Process Statement warning at part1.vhd(70): inferring latch(es) for signal or variable \"writedata_right\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386427729704 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[0\] part1.vhd(70) " "Inferred latch for \"writedata_right\[0\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729711 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[1\] part1.vhd(70) " "Inferred latch for \"writedata_right\[1\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729711 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[2\] part1.vhd(70) " "Inferred latch for \"writedata_right\[2\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729711 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[3\] part1.vhd(70) " "Inferred latch for \"writedata_right\[3\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729711 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[4\] part1.vhd(70) " "Inferred latch for \"writedata_right\[4\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729712 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[5\] part1.vhd(70) " "Inferred latch for \"writedata_right\[5\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729712 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[6\] part1.vhd(70) " "Inferred latch for \"writedata_right\[6\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729712 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[7\] part1.vhd(70) " "Inferred latch for \"writedata_right\[7\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729712 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[8\] part1.vhd(70) " "Inferred latch for \"writedata_right\[8\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729713 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[9\] part1.vhd(70) " "Inferred latch for \"writedata_right\[9\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729713 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[10\] part1.vhd(70) " "Inferred latch for \"writedata_right\[10\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729713 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[11\] part1.vhd(70) " "Inferred latch for \"writedata_right\[11\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729713 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[12\] part1.vhd(70) " "Inferred latch for \"writedata_right\[12\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729714 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[13\] part1.vhd(70) " "Inferred latch for \"writedata_right\[13\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729714 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[14\] part1.vhd(70) " "Inferred latch for \"writedata_right\[14\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729714 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[15\] part1.vhd(70) " "Inferred latch for \"writedata_right\[15\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729714 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[16\] part1.vhd(70) " "Inferred latch for \"writedata_right\[16\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729715 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[17\] part1.vhd(70) " "Inferred latch for \"writedata_right\[17\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729715 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[18\] part1.vhd(70) " "Inferred latch for \"writedata_right\[18\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729715 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[19\] part1.vhd(70) " "Inferred latch for \"writedata_right\[19\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729715 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[20\] part1.vhd(70) " "Inferred latch for \"writedata_right\[20\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729716 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[21\] part1.vhd(70) " "Inferred latch for \"writedata_right\[21\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729716 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[22\] part1.vhd(70) " "Inferred latch for \"writedata_right\[22\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729716 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[23\] part1.vhd(70) " "Inferred latch for \"writedata_right\[23\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729716 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[0\] part1.vhd(70) " "Inferred latch for \"writedata_left\[0\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729717 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[1\] part1.vhd(70) " "Inferred latch for \"writedata_left\[1\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729717 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[2\] part1.vhd(70) " "Inferred latch for \"writedata_left\[2\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729717 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[3\] part1.vhd(70) " "Inferred latch for \"writedata_left\[3\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729717 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[4\] part1.vhd(70) " "Inferred latch for \"writedata_left\[4\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729717 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[5\] part1.vhd(70) " "Inferred latch for \"writedata_left\[5\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729718 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[6\] part1.vhd(70) " "Inferred latch for \"writedata_left\[6\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729718 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[7\] part1.vhd(70) " "Inferred latch for \"writedata_left\[7\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729718 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[8\] part1.vhd(70) " "Inferred latch for \"writedata_left\[8\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729718 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[9\] part1.vhd(70) " "Inferred latch for \"writedata_left\[9\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729719 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[10\] part1.vhd(70) " "Inferred latch for \"writedata_left\[10\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729719 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[11\] part1.vhd(70) " "Inferred latch for \"writedata_left\[11\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729719 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[12\] part1.vhd(70) " "Inferred latch for \"writedata_left\[12\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729719 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[13\] part1.vhd(70) " "Inferred latch for \"writedata_left\[13\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729720 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[14\] part1.vhd(70) " "Inferred latch for \"writedata_left\[14\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729720 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[15\] part1.vhd(70) " "Inferred latch for \"writedata_left\[15\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729720 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[16\] part1.vhd(70) " "Inferred latch for \"writedata_left\[16\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729720 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[17\] part1.vhd(70) " "Inferred latch for \"writedata_left\[17\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729721 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[18\] part1.vhd(70) " "Inferred latch for \"writedata_left\[18\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729721 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[19\] part1.vhd(70) " "Inferred latch for \"writedata_left\[19\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729721 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[20\] part1.vhd(70) " "Inferred latch for \"writedata_left\[20\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729721 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[21\] part1.vhd(70) " "Inferred latch for \"writedata_left\[21\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729722 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[22\] part1.vhd(70) " "Inferred latch for \"writedata_left\[22\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729722 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[23\] part1.vhd(70) " "Inferred latch for \"writedata_left\[23\]\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729722 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_s part1.vhd(70) " "Inferred latch for \"write_s\" at part1.vhd(70)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729722 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] part1.vhd(60) " "Inferred latch for \"DATA\[0\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729723 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] part1.vhd(60) " "Inferred latch for \"DATA\[1\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729723 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] part1.vhd(60) " "Inferred latch for \"DATA\[2\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729723 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] part1.vhd(60) " "Inferred latch for \"DATA\[3\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729723 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] part1.vhd(60) " "Inferred latch for \"DATA\[4\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729723 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] part1.vhd(60) " "Inferred latch for \"DATA\[5\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729724 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] part1.vhd(60) " "Inferred latch for \"DATA\[6\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729724 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] part1.vhd(60) " "Inferred latch for \"DATA\[7\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729724 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] part1.vhd(60) " "Inferred latch for \"DATA\[8\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729724 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] part1.vhd(60) " "Inferred latch for \"DATA\[9\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729724 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] part1.vhd(60) " "Inferred latch for \"DATA\[10\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729725 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] part1.vhd(60) " "Inferred latch for \"DATA\[11\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729725 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] part1.vhd(60) " "Inferred latch for \"DATA\[12\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729725 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] part1.vhd(60) " "Inferred latch for \"DATA\[13\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729725 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] part1.vhd(60) " "Inferred latch for \"DATA\[14\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729726 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] part1.vhd(60) " "Inferred latch for \"DATA\[15\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729726 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[16\] part1.vhd(60) " "Inferred latch for \"DATA\[16\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729726 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[17\] part1.vhd(60) " "Inferred latch for \"DATA\[17\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729726 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[18\] part1.vhd(60) " "Inferred latch for \"DATA\[18\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729726 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[19\] part1.vhd(60) " "Inferred latch for \"DATA\[19\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729727 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[20\] part1.vhd(60) " "Inferred latch for \"DATA\[20\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729727 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[21\] part1.vhd(60) " "Inferred latch for \"DATA\[21\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729727 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[22\] part1.vhd(60) " "Inferred latch for \"DATA\[22\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729728 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[23\] part1.vhd(60) " "Inferred latch for \"DATA\[23\]\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729728 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_s part1.vhd(60) " "Inferred latch for \"read_s\" at part1.vhd(60)" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386427729728 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "part1.vhd" "my_clock_gen" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427729831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729832 ""}  } { { "clock_generator.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386427729832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "part1.vhd" "cfg" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "part1.vhd" "codec" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427729898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427730024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730025 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386427730025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh81 " "Found entity 1: altsyncram_fh81" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fh81 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram " "Elaborating entity \"altsyncram_fh81\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386427730741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386427730741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427730863 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1386427731242 "|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 37 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 67 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 97 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 127 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 157 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 187 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 217 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 247 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 277 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 307 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 337 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 367 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 397 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 427 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 457 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 487 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 517 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 547 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 577 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 607 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 637 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 667 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 697 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/altsyncram_fh81.tdf" 727 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427731413 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1386427731413 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1386427731413 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386427733412 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386427733412 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1386427733412 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[23\] writedata_right\[23\] " "Duplicate LATCH primitive \"writedata_left\[23\]\" merged with LATCH primitive \"writedata_right\[23\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[22\] writedata_right\[22\] " "Duplicate LATCH primitive \"writedata_left\[22\]\" merged with LATCH primitive \"writedata_right\[22\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[21\] writedata_right\[21\] " "Duplicate LATCH primitive \"writedata_left\[21\]\" merged with LATCH primitive \"writedata_right\[21\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[20\] writedata_right\[20\] " "Duplicate LATCH primitive \"writedata_left\[20\]\" merged with LATCH primitive \"writedata_right\[20\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[19\] writedata_right\[19\] " "Duplicate LATCH primitive \"writedata_left\[19\]\" merged with LATCH primitive \"writedata_right\[19\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[18\] writedata_right\[18\] " "Duplicate LATCH primitive \"writedata_left\[18\]\" merged with LATCH primitive \"writedata_right\[18\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[17\] writedata_right\[17\] " "Duplicate LATCH primitive \"writedata_left\[17\]\" merged with LATCH primitive \"writedata_right\[17\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[16\] writedata_right\[16\] " "Duplicate LATCH primitive \"writedata_left\[16\]\" merged with LATCH primitive \"writedata_right\[16\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[15\] writedata_right\[15\] " "Duplicate LATCH primitive \"writedata_left\[15\]\" merged with LATCH primitive \"writedata_right\[15\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[14\] writedata_right\[14\] " "Duplicate LATCH primitive \"writedata_left\[14\]\" merged with LATCH primitive \"writedata_right\[14\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[13\] writedata_right\[13\] " "Duplicate LATCH primitive \"writedata_left\[13\]\" merged with LATCH primitive \"writedata_right\[13\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[12\] writedata_right\[12\] " "Duplicate LATCH primitive \"writedata_left\[12\]\" merged with LATCH primitive \"writedata_right\[12\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[11\] writedata_right\[11\] " "Duplicate LATCH primitive \"writedata_left\[11\]\" merged with LATCH primitive \"writedata_right\[11\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[10\] writedata_right\[10\] " "Duplicate LATCH primitive \"writedata_left\[10\]\" merged with LATCH primitive \"writedata_right\[10\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[9\] writedata_right\[9\] " "Duplicate LATCH primitive \"writedata_left\[9\]\" merged with LATCH primitive \"writedata_right\[9\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[8\] writedata_right\[8\] " "Duplicate LATCH primitive \"writedata_left\[8\]\" merged with LATCH primitive \"writedata_right\[8\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[7\] writedata_right\[7\] " "Duplicate LATCH primitive \"writedata_left\[7\]\" merged with LATCH primitive \"writedata_right\[7\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[6\] writedata_right\[6\] " "Duplicate LATCH primitive \"writedata_left\[6\]\" merged with LATCH primitive \"writedata_right\[6\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[5\] writedata_right\[5\] " "Duplicate LATCH primitive \"writedata_left\[5\]\" merged with LATCH primitive \"writedata_right\[5\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[4\] writedata_right\[4\] " "Duplicate LATCH primitive \"writedata_left\[4\]\" merged with LATCH primitive \"writedata_right\[4\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[3\] writedata_right\[3\] " "Duplicate LATCH primitive \"writedata_left\[3\]\" merged with LATCH primitive \"writedata_right\[3\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[2\] writedata_right\[2\] " "Duplicate LATCH primitive \"writedata_left\[2\]\" merged with LATCH primitive \"writedata_right\[2\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[1\] writedata_right\[1\] " "Duplicate LATCH primitive \"writedata_left\[1\]\" merged with LATCH primitive \"writedata_right\[1\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_right\[0\] writedata_left\[0\] " "Duplicate LATCH primitive \"writedata_right\[0\]\" merged with LATCH primitive \"writedata_left\[0\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 70 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386427733431 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1386427733431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386427733830 "|part1|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386427733829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1386427734162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386427736997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386427737560 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427737560 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part1.vhd" "" { Text "D:/FPGA Labs/lab12_design_files/starterkit/DE2-115/part1.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386427737843 "|part1|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386427737843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "683 " "Implemented 683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386427737844 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386427737844 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "27 " "Implemented 27 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386427737844 ""} { "Info" "ICUT_CUT_TM_LCELLS" "545 " "Implemented 545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386427737844 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386427737844 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1386427737844 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386427737844 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386427737926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 20:18:57 2013 " "Processing ended: Sat Dec 07 20:18:57 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386427737926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386427737926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386427737926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386427737926 ""}
