ISim log file
Running: E:\Lab4-Memory\LAB4C_Tester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Lab4-Memory/LAB4C_Tester_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 2.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 2.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
# run 2.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 2.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
# run 3.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 226 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 226 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 227 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 229 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 229 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 229 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 230 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 230 
# run 1.00us
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 31.  For instance uut/lab4a/, width 8 of formal port Address is not equal to width 64 of actual signal ALU_Result.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 22.  For instance uut/lab1c/, width 64 of formal port In0 is not equal to width 5 of actual signal Rm.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 23.  For instance uut/lab1c/, width 64 of formal port In1 is not equal to width 5 of actual signal Rt.
WARNING: File "E:/Lab4-Memory/RFALUDM_Lab4c.v" Line 42.  For instance uut/lab1c/, width 64 of formal port Out is not equal to width 5 of actual signal Mux_Read2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 2.00us
Stopped at time : 1870 ns :  in File "E:/Lab4-Memory/LAB4C_Tester.v" Line 230 
# run 2.00us
