
STM32WB5MM_DK_BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013ac8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001fbc  08013c08  08013c08  00014c08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015bc4  08015bc4  00016bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015bcc  08015bcc  00016bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08015bd0  08015bd0  00016bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000027c  20000008  08015bd4  00017008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000025  20000284  08015e50  00017284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200002ac  08015e75  000172ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc8  200002c0  08015e86  000172c0  2**4
                  ALLOC
 10 ._user_heap_stack 00001400  20001e88  08015e86  00017e88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000172bd  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00018000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00018000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00018000  2**2
                  ALLOC
 15 .debug_line   0003d89f  00000000  00000000  000172ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000c2  00000000  00000000  00054b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0003ae1e  00000000  00000000  00054c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00007d9d  00000000  00000000  0008fa6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000034f0  00000000  00000000  00097810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010e06b  00000000  00000000  0009ad00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 000028bd  00000000  00000000  001a8d6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  00031282  00000000  00000000  001ab628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  001dc8aa  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000f160  00000000  00000000  001dc8f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200002c0 	.word	0x200002c0
 800015c:	00000000 	.word	0x00000000
 8000160:	08013bf0 	.word	0x08013bf0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200002c4 	.word	0x200002c4
 800017c:	08013bf0 	.word	0x08013bf0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b8c:	f000 b988 	b.w	8000ea0 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	468e      	mov	lr, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14a      	bne.n	8000c4e <__udivmoddi4+0xa6>
 8000bb8:	428a      	cmp	r2, r1
 8000bba:	4617      	mov	r7, r2
 8000bbc:	d962      	bls.n	8000c84 <__udivmoddi4+0xdc>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	b14e      	cbz	r6, 8000bd8 <__udivmoddi4+0x30>
 8000bc4:	f1c6 0320 	rsb	r3, r6, #32
 8000bc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	40b7      	lsls	r7, r6
 8000bd2:	ea43 0808 	orr.w	r8, r3, r8
 8000bd6:	40b4      	lsls	r4, r6
 8000bd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bdc:	fa1f fc87 	uxth.w	ip, r7
 8000be0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000be4:	0c23      	lsrs	r3, r4, #16
 8000be6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bee:	fb01 f20c 	mul.w	r2, r1, ip
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x62>
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000bfc:	f080 80ea 	bcs.w	8000dd4 <__udivmoddi4+0x22c>
 8000c00:	429a      	cmp	r2, r3
 8000c02:	f240 80e7 	bls.w	8000dd4 <__udivmoddi4+0x22c>
 8000c06:	3902      	subs	r1, #2
 8000c08:	443b      	add	r3, r7
 8000c0a:	1a9a      	subs	r2, r3, r2
 8000c0c:	b2a3      	uxth	r3, r4
 8000c0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c1e:	459c      	cmp	ip, r3
 8000c20:	d909      	bls.n	8000c36 <__udivmoddi4+0x8e>
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c28:	f080 80d6 	bcs.w	8000dd8 <__udivmoddi4+0x230>
 8000c2c:	459c      	cmp	ip, r3
 8000c2e:	f240 80d3 	bls.w	8000dd8 <__udivmoddi4+0x230>
 8000c32:	443b      	add	r3, r7
 8000c34:	3802      	subs	r0, #2
 8000c36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c3a:	eba3 030c 	sub.w	r3, r3, ip
 8000c3e:	2100      	movs	r1, #0
 8000c40:	b11d      	cbz	r5, 8000c4a <__udivmoddi4+0xa2>
 8000c42:	40f3      	lsrs	r3, r6
 8000c44:	2200      	movs	r2, #0
 8000c46:	e9c5 3200 	strd	r3, r2, [r5]
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d905      	bls.n	8000c5e <__udivmoddi4+0xb6>
 8000c52:	b10d      	cbz	r5, 8000c58 <__udivmoddi4+0xb0>
 8000c54:	e9c5 0100 	strd	r0, r1, [r5]
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e7f5      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d146      	bne.n	8000cf4 <__udivmoddi4+0x14c>
 8000c66:	4573      	cmp	r3, lr
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0xc8>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 8105 	bhi.w	8000e7a <__udivmoddi4+0x2d2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	4690      	mov	r8, r2
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d0e5      	beq.n	8000c4a <__udivmoddi4+0xa2>
 8000c7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c82:	e7e2      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c84:	2a00      	cmp	r2, #0
 8000c86:	f000 8090 	beq.w	8000daa <__udivmoddi4+0x202>
 8000c8a:	fab2 f682 	clz	r6, r2
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f040 80a4 	bne.w	8000ddc <__udivmoddi4+0x234>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	b280      	uxth	r0, r0
 8000c9e:	b2bc      	uxth	r4, r7
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ca6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cae:	fb04 f20c 	mul.w	r2, r4, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x11e>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x11c>
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f200 80e0 	bhi.w	8000e84 <__udivmoddi4+0x2dc>
 8000cc4:	46c4      	mov	ip, r8
 8000cc6:	1a9b      	subs	r3, r3, r2
 8000cc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ccc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cd4:	fb02 f404 	mul.w	r4, r2, r4
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x144>
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x142>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f200 80ca 	bhi.w	8000e7e <__udivmoddi4+0x2d6>
 8000cea:	4602      	mov	r2, r0
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cf2:	e7a5      	b.n	8000c40 <__udivmoddi4+0x98>
 8000cf4:	f1c1 0620 	rsb	r6, r1, #32
 8000cf8:	408b      	lsls	r3, r1
 8000cfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000cfe:	431f      	orrs	r7, r3
 8000d00:	fa0e f401 	lsl.w	r4, lr, r1
 8000d04:	fa20 f306 	lsr.w	r3, r0, r6
 8000d08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d10:	4323      	orrs	r3, r4
 8000d12:	fa00 f801 	lsl.w	r8, r0, r1
 8000d16:	fa1f fc87 	uxth.w	ip, r7
 8000d1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d1e:	0c1c      	lsrs	r4, r3, #16
 8000d20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x1a0>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d3a:	f080 809c 	bcs.w	8000e76 <__udivmoddi4+0x2ce>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f240 8099 	bls.w	8000e76 <__udivmoddi4+0x2ce>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	fa1f fe83 	uxth.w	lr, r3
 8000d50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d54:	fb09 4413 	mls	r4, r9, r3, r4
 8000d58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d60:	45a4      	cmp	ip, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1ce>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d6a:	f080 8082 	bcs.w	8000e72 <__udivmoddi4+0x2ca>
 8000d6e:	45a4      	cmp	ip, r4
 8000d70:	d97f      	bls.n	8000e72 <__udivmoddi4+0x2ca>
 8000d72:	3b02      	subs	r3, #2
 8000d74:	443c      	add	r4, r7
 8000d76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d7a:	eba4 040c 	sub.w	r4, r4, ip
 8000d7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d82:	4564      	cmp	r4, ip
 8000d84:	4673      	mov	r3, lr
 8000d86:	46e1      	mov	r9, ip
 8000d88:	d362      	bcc.n	8000e50 <__udivmoddi4+0x2a8>
 8000d8a:	d05f      	beq.n	8000e4c <__udivmoddi4+0x2a4>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x1fe>
 8000d8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d92:	eb64 0409 	sbc.w	r4, r4, r9
 8000d96:	fa04 f606 	lsl.w	r6, r4, r6
 8000d9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d9e:	431e      	orrs	r6, r3
 8000da0:	40cc      	lsrs	r4, r1
 8000da2:	e9c5 6400 	strd	r6, r4, [r5]
 8000da6:	2100      	movs	r1, #0
 8000da8:	e74f      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000daa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dae:	0c01      	lsrs	r1, r0, #16
 8000db0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000db4:	b280      	uxth	r0, r0
 8000db6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4638      	mov	r0, r7
 8000dbe:	463c      	mov	r4, r7
 8000dc0:	46b8      	mov	r8, r7
 8000dc2:	46be      	mov	lr, r7
 8000dc4:	2620      	movs	r6, #32
 8000dc6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dca:	eba2 0208 	sub.w	r2, r2, r8
 8000dce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dd2:	e766      	b.n	8000ca2 <__udivmoddi4+0xfa>
 8000dd4:	4601      	mov	r1, r0
 8000dd6:	e718      	b.n	8000c0a <__udivmoddi4+0x62>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	e72c      	b.n	8000c36 <__udivmoddi4+0x8e>
 8000ddc:	f1c6 0220 	rsb	r2, r6, #32
 8000de0:	fa2e f302 	lsr.w	r3, lr, r2
 8000de4:	40b7      	lsls	r7, r6
 8000de6:	40b1      	lsls	r1, r6
 8000de8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	430a      	orrs	r2, r1
 8000df2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000df6:	b2bc      	uxth	r4, r7
 8000df8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dfc:	0c11      	lsrs	r1, r2, #16
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb08 f904 	mul.w	r9, r8, r4
 8000e06:	40b0      	lsls	r0, r6
 8000e08:	4589      	cmp	r9, r1
 8000e0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e0e:	b280      	uxth	r0, r0
 8000e10:	d93e      	bls.n	8000e90 <__udivmoddi4+0x2e8>
 8000e12:	1879      	adds	r1, r7, r1
 8000e14:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e18:	d201      	bcs.n	8000e1e <__udivmoddi4+0x276>
 8000e1a:	4589      	cmp	r9, r1
 8000e1c:	d81f      	bhi.n	8000e5e <__udivmoddi4+0x2b6>
 8000e1e:	eba1 0109 	sub.w	r1, r1, r9
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e2e:	b292      	uxth	r2, r2
 8000e30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d229      	bcs.n	8000e8c <__udivmoddi4+0x2e4>
 8000e38:	18ba      	adds	r2, r7, r2
 8000e3a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e3e:	d2c4      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e40:	4542      	cmp	r2, r8
 8000e42:	d2c2      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e44:	f1a9 0102 	sub.w	r1, r9, #2
 8000e48:	443a      	add	r2, r7
 8000e4a:	e7be      	b.n	8000dca <__udivmoddi4+0x222>
 8000e4c:	45f0      	cmp	r8, lr
 8000e4e:	d29d      	bcs.n	8000d8c <__udivmoddi4+0x1e4>
 8000e50:	ebbe 0302 	subs.w	r3, lr, r2
 8000e54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e58:	3801      	subs	r0, #1
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	e796      	b.n	8000d8c <__udivmoddi4+0x1e4>
 8000e5e:	eba7 0909 	sub.w	r9, r7, r9
 8000e62:	4449      	add	r1, r9
 8000e64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7db      	b.n	8000e2a <__udivmoddi4+0x282>
 8000e72:	4673      	mov	r3, lr
 8000e74:	e77f      	b.n	8000d76 <__udivmoddi4+0x1ce>
 8000e76:	4650      	mov	r0, sl
 8000e78:	e766      	b.n	8000d48 <__udivmoddi4+0x1a0>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e6fd      	b.n	8000c7a <__udivmoddi4+0xd2>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3a02      	subs	r2, #2
 8000e82:	e733      	b.n	8000cec <__udivmoddi4+0x144>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	e71c      	b.n	8000cc6 <__udivmoddi4+0x11e>
 8000e8c:	4649      	mov	r1, r9
 8000e8e:	e79c      	b.n	8000dca <__udivmoddi4+0x222>
 8000e90:	eba1 0109 	sub.w	r1, r1, r9
 8000e94:	46c4      	mov	ip, r8
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fb09 f804 	mul.w	r8, r9, r4
 8000e9e:	e7c4      	b.n	8000e2a <__udivmoddi4+0x282>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000ea4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ea6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ea8:	3304      	adds	r3, #4

08000eaa <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eaa:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eac:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000eae:	d3f9      	bcc.n	8000ea4 <CopyDataInit>
  bx lr
 8000eb0:	4770      	bx	lr

08000eb2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000eb2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000eb4:	3004      	adds	r0, #4

08000eb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000eb6:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000eb8:	d3fb      	bcc.n	8000eb2 <FillZerobss>
  bx lr
 8000eba:	4770      	bx	lr

08000ebc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ec0:	f005 ffee 	bl	8006ea0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000ec4:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <LoopForever+0x8>)
 8000ec6:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <LoopForever+0xc>)
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <LoopForever+0x10>)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	f7ff ffed 	bl	8000eaa <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000ed0:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <LoopForever+0x14>)
 8000ed2:	490c      	ldr	r1, [pc, #48]	@ (8000f04 <LoopForever+0x18>)
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f7ff ffee 	bl	8000eb6 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eda:	480b      	ldr	r0, [pc, #44]	@ (8000f08 <LoopForever+0x1c>)
 8000edc:	490b      	ldr	r1, [pc, #44]	@ (8000f0c <LoopForever+0x20>)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f7ff ffe9 	bl	8000eb6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ee4:	f010 fe6c 	bl	8011bc0 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000ee8:	f001 fcda 	bl	80028a0 <main>

08000eec <LoopForever>:

LoopForever:
  b LoopForever
 8000eec:	e7fe      	b.n	8000eec <LoopForever>
 8000eee:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000ef0:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000ef4:	20000008 	.word	0x20000008
 8000ef8:	20000284 	.word	0x20000284
 8000efc:	08015bd4 	.word	0x08015bd4
  INIT_BSS _sbss, _ebss
 8000f00:	200002c0 	.word	0x200002c0
 8000f04:	20001e88 	.word	0x20001e88
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000f08:	200301e4 	.word	0x200301e4
 8000f0c:	20030a67 	.word	0x20030a67

08000f10 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f10:	e7fe      	b.n	8000f10 <ADC1_IRQHandler>
	...

08000f14 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <LL_EXTI_EnableIT_32_63+0x24>)
 8000f1e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000f22:	4905      	ldr	r1, [pc, #20]	@ (8000f38 <LL_EXTI_EnableIT_32_63+0x24>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	58000800 	.word	0x58000800

08000f3c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f58:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f60:	68fb      	ldr	r3, [r7, #12]
}
 8000f62:	bf00      	nop
 8000f64:	3714      	adds	r7, #20
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	b085      	sub	sp, #20
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f7a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f8e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4013      	ands	r3, r2
 8000f96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f98:	68fb      	ldr	r3, [r7, #12]
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr

08000fa6 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000faa:	f006 f83f 	bl	800702c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000fae:	f006 f843 	bl	8007038 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000fb2:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000fb6:	f7ff ffad 	bl	8000f14 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000fba:	f00d fb11 	bl	800e5e0 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000fbe:	f000 f821 	bl	8001004 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000fc2:	f000 f8c1 	bl	8001148 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000fc6:	bf00      	nop
}
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000fcc:	b5b0      	push	{r4, r5, r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <APPD_EnableCPU2+0x34>)
 8000fd4:	1d3c      	adds	r4, r7, #4
 8000fd6:	461d      	mov	r5, r3
 8000fd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fdc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fe0:	c403      	stmia	r4!, {r0, r1}
 8000fe2:	8022      	strh	r2, [r4, #0]
 8000fe4:	3402      	adds	r4, #2
 8000fe6:	0c13      	lsrs	r3, r2, #16
 8000fe8:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000fea:	f00f f849 	bl	8010080 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f00d fe9a 	bl	800ed2a <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000ff6:	bf00      	nop
}
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ffe:	bf00      	nop
 8001000:	08013c08 	.word	0x08013c08

08001004 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b088      	sub	sp, #32
 8001008:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001024:	2300      	movs	r3, #0
 8001026:	77fb      	strb	r3, [r7, #31]
 8001028:	e036      	b.n	8001098 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 800102a:	7ffb      	ldrb	r3, [r7, #31]
 800102c:	4a43      	ldr	r2, [pc, #268]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	4413      	add	r3, r2
 8001032:	799b      	ldrb	r3, [r3, #6]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d02c      	beq.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8001038:	7ffb      	ldrb	r3, [r7, #31]
 800103a:	4a40      	ldr	r2, [pc, #256]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800103c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001040:	4a3f      	ldr	r2, [pc, #252]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d01b      	beq.n	800107e <APPD_SetCPU2GpioConfig+0x7a>
 8001046:	4a3e      	ldr	r2, [pc, #248]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d821      	bhi.n	8001090 <APPD_SetCPU2GpioConfig+0x8c>
 800104c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001050:	d003      	beq.n	800105a <APPD_SetCPU2GpioConfig+0x56>
 8001052:	4a3c      	ldr	r2, [pc, #240]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d009      	beq.n	800106c <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001058:	e01a      	b.n	8001090 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 800105a:	7ffb      	ldrb	r3, [r7, #31]
 800105c:	4a37      	ldr	r2, [pc, #220]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	4413      	add	r3, r2
 8001062:	889a      	ldrh	r2, [r3, #4]
 8001064:	8bbb      	ldrh	r3, [r7, #28]
 8001066:	4313      	orrs	r3, r2
 8001068:	83bb      	strh	r3, [r7, #28]
          break;
 800106a:	e012      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 800106c:	7ffb      	ldrb	r3, [r7, #31]
 800106e:	4a33      	ldr	r2, [pc, #204]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4413      	add	r3, r2
 8001074:	889a      	ldrh	r2, [r3, #4]
 8001076:	8b7b      	ldrh	r3, [r7, #26]
 8001078:	4313      	orrs	r3, r2
 800107a:	837b      	strh	r3, [r7, #26]
          break;
 800107c:	e009      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800107e:	7ffb      	ldrb	r3, [r7, #31]
 8001080:	4a2e      	ldr	r2, [pc, #184]	@ (800113c <APPD_SetCPU2GpioConfig+0x138>)
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4413      	add	r3, r2
 8001086:	889a      	ldrh	r2, [r3, #4]
 8001088:	8b3b      	ldrh	r3, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	833b      	strh	r3, [r7, #24]
          break;
 800108e:	e000      	b.n	8001092 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001090:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001092:	7ffb      	ldrb	r3, [r7, #31]
 8001094:	3301      	adds	r3, #1
 8001096:	77fb      	strb	r3, [r7, #31]
 8001098:	7ffb      	ldrb	r3, [r7, #31]
 800109a:	2b25      	cmp	r3, #37	@ 0x25
 800109c:	d9c5      	bls.n	800102a <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a6:	2303      	movs	r3, #3
 80010a8:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 80010aa:	8bbb      	ldrh	r3, [r7, #28]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d014      	beq.n	80010da <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 80010b0:	8bbb      	ldrh	r3, [r7, #28]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	2001      	movs	r0, #1
 80010b6:	f7ff ff41 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 80010ba:	2001      	movs	r0, #1
 80010bc:	f7ff ff57 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010c8:	f006 fcd8 	bl	8007a7c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 80010cc:	8bbb      	ldrh	r3, [r7, #28]
 80010ce:	2200      	movs	r2, #0
 80010d0:	4619      	mov	r1, r3
 80010d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d6:	f006 ff1f 	bl	8007f18 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 80010da:	8b7b      	ldrh	r3, [r7, #26]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d012      	beq.n	8001106 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 80010e0:	8b7b      	ldrh	r3, [r7, #26]
 80010e2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e4:	2002      	movs	r0, #2
 80010e6:	f7ff ff29 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 80010ea:	2002      	movs	r0, #2
 80010ec:	f7ff ff3f 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	4619      	mov	r1, r3
 80010f4:	4813      	ldr	r0, [pc, #76]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 80010f6:	f006 fcc1 	bl	8007a7c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80010fa:	8b7b      	ldrh	r3, [r7, #26]
 80010fc:	2200      	movs	r2, #0
 80010fe:	4619      	mov	r1, r3
 8001100:	4810      	ldr	r0, [pc, #64]	@ (8001144 <APPD_SetCPU2GpioConfig+0x140>)
 8001102:	f006 ff09 	bl	8007f18 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001106:	8b3b      	ldrh	r3, [r7, #24]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d013      	beq.n	8001134 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 800110c:	8b3b      	ldrh	r3, [r7, #24]
 800110e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001110:	2004      	movs	r0, #4
 8001112:	f7ff ff13 	bl	8000f3c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8001116:	2004      	movs	r0, #4
 8001118:	f7ff ff29 	bl	8000f6e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	4619      	mov	r1, r3
 8001120:	4807      	ldr	r0, [pc, #28]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 8001122:	f006 fcab 	bl	8007a7c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8001126:	8b3b      	ldrh	r3, [r7, #24]
 8001128:	2200      	movs	r2, #0
 800112a:	4619      	mov	r1, r3
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <APPD_SetCPU2GpioConfig+0x13c>)
 800112e:	f006 fef3 	bl	8007f18 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8001132:	bf00      	nop
 8001134:	bf00      	nop
}
 8001136:	3720      	adds	r7, #32
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	08015154 	.word	0x08015154
 8001140:	48000800 	.word	0x48000800
 8001144:	48000400 	.word	0x48000400

08001148 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 800114c:	bf00      	nop
}
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 800115a:	f001 fc8b 	bl	8002a74 <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 800115e:	bf00      	nop
}
 8001160:	bd80      	pop	{r7, pc}

08001162 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	460b      	mov	r3, r1
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	817b      	strh	r3, [r7, #10]
/* USER CODE BEGIN DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001170:	897a      	ldrh	r2, [r7, #10]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	68f9      	ldr	r1, [r7, #12]
 8001176:	2000      	movs	r0, #0
 8001178:	f001 fa98 	bl	80026ac <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 800117c:	bf00      	nop
}
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <LL_C2_PWR_SetPowerMode+0x28>)
 800118e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001192:	f023 0207 	bic.w	r2, r3, #7
 8001196:	4905      	ldr	r1, [pc, #20]	@ (80011ac <LL_C2_PWR_SetPowerMode+0x28>)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4313      	orrs	r3, r2
 800119c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	58000400 	.word	0x58000400

080011b0 <LL_EXTI_EnableIT_32_63>:
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80011ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80011be:	4905      	ldr	r1, [pc, #20]	@ (80011d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	58000800 	.word	0x58000800

080011d8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 80011e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 80011e6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 80011ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80011f2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011fe:	4313      	orrs	r3, r2
 8001200:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	cafecafe 	.word	0xcafecafe

08001214 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800121c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001226:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4313      	orrs	r3, r2
 800122e:	608b      	str	r3, [r1, #8]
}
 8001230:	bf00      	nop
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001240:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <LL_DBGMCU_GetDeviceID+0x18>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001248:	4618      	mov	r0, r3
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e0042000 	.word	0xe0042000

08001258 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800125c:	4b04      	ldr	r3, [pc, #16]	@ (8001270 <LL_DBGMCU_GetRevisionID+0x18>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	0c1b      	lsrs	r3, r3, #16
 8001262:	b29b      	uxth	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e0042000 	.word	0xe0042000

08001274 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <LL_LPM_EnableSleep+0x1c>)
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	4a04      	ldr	r2, [pc, #16]	@ (8001290 <LL_LPM_EnableSleep+0x1c>)
 800127e:	f023 0304 	bic.w	r3, r3, #4
 8001282:	6113      	str	r3, [r2, #16]
}
 8001284:	bf00      	nop
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	e000ed00 	.word	0xe000ed00

08001294 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001294:	b480      	push	{r7}
 8001296:	b083      	sub	sp, #12
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	22ff      	movs	r2, #255	@ 0xff
 80012a0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80012ae:	b480      	push	{r7}
 80012b0:	b083      	sub	sp, #12
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	22ca      	movs	r2, #202	@ 0xca
 80012ba:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2253      	movs	r2, #83	@ 0x53
 80012c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b083      	sub	sp, #12
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f023 0207 	bic.w	r2, r3, #7
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	609a      	str	r2, [r3, #8]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80012f8:	4b04      	ldr	r3, [pc, #16]	@ (800130c <MX_APPE_Config+0x18>)
 80012fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012fe:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001300:	f000 f89d 	bl	800143e <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001304:	f000 f8a2 	bl	800144c <Config_HSE>

  return;
 8001308:	bf00      	nop
}
 800130a:	bd80      	pop	{r7, pc}
 800130c:	58004000 	.word	0x58004000

08001310 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001314:	f000 f8ae 	bl	8001474 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001318:	f000 f8c6 	bl	80014a8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800131c:	4920      	ldr	r1, [pc, #128]	@ (80013a0 <MX_APPE_Init+0x90>)
 800131e:	2000      	movs	r0, #0
 8001320:	f000 ff34 	bl	800218c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001324:	f7ff fe3f 	bl	8000fa6 <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001328:	2101      	movs	r1, #1
 800132a:	2001      	movs	r0, #1
 800132c:	f00f fa6a 	bl	8010804 <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 8001330:	2100      	movs	r1, #0
 8001332:	2000      	movs	r0, #0
 8001334:	f005 f98e 	bl	8006654 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 8001338:	481a      	ldr	r0, [pc, #104]	@ (80013a4 <MX_APPE_Init+0x94>)
 800133a:	f00e ff35 	bl	80101a8 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 800133e:	2000      	movs	r0, #0
 8001340:	f00e ff88 	bl	8010254 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8001344:	2100      	movs	r1, #0
 8001346:	2000      	movs	r0, #0
 8001348:	f005 fba8 	bl	8006a9c <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 800134c:	2000      	movs	r0, #0
 800134e:	f005 fa51 	bl	80067f4 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 8001352:	2000      	movs	r0, #0
 8001354:	f005 fa7a 	bl	800684c <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 8001358:	4813      	ldr	r0, [pc, #76]	@ (80013a8 <MX_APPE_Init+0x98>)
 800135a:	f00e ffc3 	bl	80102e4 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 800135e:	20ff      	movs	r0, #255	@ 0xff
 8001360:	f00e ff98 	bl	8010294 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 8001364:	2000      	movs	r0, #0
 8001366:	f00e ffa9 	bl	80102bc <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 800136a:	2100      	movs	r1, #0
 800136c:	2000      	movs	r0, #0
 800136e:	f005 fb95 	bl	8006a9c <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 8001372:	2000      	movs	r0, #0
 8001374:	f005 fa6a 	bl	800684c <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE P2P Server", CENTER_MODE);
 8001378:	2301      	movs	r3, #1
 800137a:	4a0c      	ldr	r2, [pc, #48]	@ (80013ac <MX_APPE_Init+0x9c>)
 800137c:	2100      	movs	r1, #0
 800137e:	2000      	movs	r0, #0
 8001380:	f00f f826 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001384:	2000      	movs	r0, #0
 8001386:	f005 fa61 	bl	800684c <BSP_LCD_Refresh>

  //Switch RGB LED off
  LED_Off();
 800138a:	f000 f84e 	bl	800142a <LED_Off>
  //Initialize user buttons
  Button_Init();
 800138e:	f000 f9ed 	bl	800176c <Button_Init>

  RxUART_Init();
 8001392:	f000 fa65 	bl	8001860 <RxUART_Init>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001396:	f000 f895 	bl	80014c4 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 800139a:	bf00      	nop
}
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	200004d4 	.word	0x200004d4
 80013a4:	080152e4 	.word	0x080152e4
 80013a8:	200000ac 	.word	0x200000ac
 80013ac:	08013c24 	.word	0x08013c24

080013b0 <Init_Smps>:

void Init_Smps(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80013b4:	bf00      	nop
}
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr

080013be <Init_Exti>:

void Init_Exti(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 80013c2:	2050      	movs	r0, #80	@ 0x50
 80013c4:	f7ff fef4 	bl	80011b0 <LL_EXTI_EnableIT_32_63>

  return;
 80013c8:	bf00      	nop
}
 80013ca:	bd80      	pop	{r7, pc}

080013cc <LED_Deinit>:

/* USER CODE BEGIN FD */

void LED_Deinit(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure = {0};
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
 80013d8:	605a      	str	r2, [r3, #4]
 80013da:	609a      	str	r2, [r3, #8]
 80013dc:	60da      	str	r2, [r3, #12]
 80013de:	611a      	str	r2, [r3, #16]
  
  /* RGB Led de-init */
  BSP_PWM_LED_DeInit();
 80013e0:	f004 fdae 	bl	8005f40 <BSP_PWM_LED_DeInit>

  /* configure SPIx MOSI for LCD */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 80013e4:	2380      	movs	r3, #128	@ 0x80
 80013e6:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 80013ec:	2302      	movs	r3, #2
 80013ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80013f4:	2305      	movs	r3, #5
 80013f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001400:	f006 fb3c 	bl	8007a7c <HAL_GPIO_Init>
}
 8001404:	bf00      	nop
 8001406:	3718      	adds	r7, #24
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <LED_On>:


void LED_On(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  BSP_PWM_LED_Init();
 8001414:	f004 fd36 	bl	8005e84 <BSP_PWM_LED_Init>
  BSP_PWM_LED_On(aPwmLedGsData);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f004 fdbd 	bl	8005f98 <BSP_PWM_LED_On>
  LED_Deinit();
 800141e:	f7ff ffd5 	bl	80013cc <LED_Deinit>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <LED_Off>:

void LED_Off(void)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	af00      	add	r7, sp, #0
  BSP_PWM_LED_Init();
 800142e:	f004 fd29 	bl	8005e84 <BSP_PWM_LED_Init>
  BSP_PWM_LED_Off();
 8001432:	f004 fdbd 	bl	8005fb0 <BSP_PWM_LED_Off>
  LED_Deinit();
 8001436:	f7ff ffc9 	bl	80013cc <LED_Deinit>
}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}

0800143e <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001442:	bf00      	nop
}
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001452:	2000      	movs	r0, #0
 8001454:	f00d fafe 	bl	800ea54 <OTP_Read>
 8001458:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d005      	beq.n	800146c <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	799b      	ldrb	r3, [r3, #6]
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff feb7 	bl	80011d8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800146a:	bf00      	nop
 800146c:	bf00      	nop
}
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <System_Init>:

static void System_Init(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
  Init_Smps();
 8001478:	f7ff ff9a 	bl	80013b0 <Init_Smps>

  Init_Exti();
 800147c:	f7ff ff9f 	bl	80013be <Init_Exti>

  Init_Rtc();
 8001480:	f000 f802 	bl	8001488 <Init_Rtc>

  return;
 8001484:	bf00      	nop
}
 8001486:	bd80      	pop	{r7, pc}

08001488 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 800148c:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <Init_Rtc+0x1c>)
 800148e:	f7ff ff0e 	bl	80012ae <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001492:	2100      	movs	r1, #0
 8001494:	4803      	ldr	r0, [pc, #12]	@ (80014a4 <Init_Rtc+0x1c>)
 8001496:	f7ff ff1a 	bl	80012ce <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800149a:	4802      	ldr	r0, [pc, #8]	@ (80014a4 <Init_Rtc+0x1c>)
 800149c:	f7ff fefa 	bl	8001294 <LL_RTC_EnableWriteProtection>

  return;
 80014a0:	bf00      	nop
}
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	40002800 	.word	0x40002800

080014a8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80014ac:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80014b0:	f7ff feb0 	bl	8001214 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80014b4:	f00f f994 	bl	80107e0 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80014b8:	2004      	movs	r0, #4
 80014ba:	f7ff fe63 	bl	8001184 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80014be:	bf00      	nop
}
 80014c0:	bd80      	pop	{r7, pc}
	...

080014c4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80014ca:	f00e fc1f 	bl	800fd0c <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80014ce:	4a11      	ldr	r2, [pc, #68]	@ (8001514 <appe_Tl_Init+0x50>)
 80014d0:	2100      	movs	r1, #0
 80014d2:	2010      	movs	r0, #16
 80014d4:	f00f fb48 	bl	8010b68 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001518 <appe_Tl_Init+0x54>)
 80014da:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <appe_Tl_Init+0x58>)
 80014de:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80014e0:	463b      	mov	r3, r7
 80014e2:	4619      	mov	r1, r3
 80014e4:	480e      	ldr	r0, [pc, #56]	@ (8001520 <appe_Tl_Init+0x5c>)
 80014e6:	f00d fcfb 	bl	800eee0 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <appe_Tl_Init+0x60>)
 80014ec:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <appe_Tl_Init+0x64>)
 80014f0:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <appe_Tl_Init+0x68>)
 80014f4:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80014f6:	f240 533c 	movw	r3, #1340	@ 0x53c
 80014fa:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80014fc:	f107 0308 	add.w	r3, r7, #8
 8001500:	4618      	mov	r0, r3
 8001502:	f00e fd49 	bl	800ff98 <TL_MM_Init>

  TL_Enable();
 8001506:	f00e fbfb 	bl	800fd00 <TL_Enable>

  return;
 800150a:	bf00      	nop
}
 800150c:	3720      	adds	r7, #32
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	0800ef19 	.word	0x0800ef19
 8001518:	20030734 	.word	0x20030734
 800151c:	08001531 	.word	0x08001531
 8001520:	08001549 	.word	0x08001549
 8001524:	2003094c 	.word	0x2003094c
 8001528:	20030840 	.word	0x20030840
 800152c:	200301f8 	.word	0x200301f8

08001530 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800153a:	bf00      	nop
}
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
	...

08001548 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	330b      	adds	r3, #11
 8001556:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	b29b      	uxth	r3, r3
 800155e:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001562:	2b07      	cmp	r3, #7
 8001564:	d860      	bhi.n	8001628 <APPE_SysUserEvtRx+0xe0>
 8001566:	a201      	add	r2, pc, #4	@ (adr r2, 800156c <APPE_SysUserEvtRx+0x24>)
 8001568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156c:	0800158d 	.word	0x0800158d
 8001570:	080015cf 	.word	0x080015cf
 8001574:	080015dd 	.word	0x080015dd
 8001578:	08001629 	.word	0x08001629
 800157c:	080015f9 	.word	0x080015f9
 8001580:	08001609 	.word	0x08001609
 8001584:	08001611 	.word	0x08001611
 8001588:	08001621 	.word	0x08001621
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	4618      	mov	r0, r3
 8001592:	f00d fbf7 	bl	800ed84 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	4619      	mov	r1, r3
 800159a:	7b7b      	ldrb	r3, [r7, #13]
 800159c:	461a      	mov	r2, r3
 800159e:	7bbb      	ldrb	r3, [r7, #14]
 80015a0:	4824      	ldr	r0, [pc, #144]	@ (8001634 <APPE_SysUserEvtRx+0xec>)
 80015a2:	f010 f943 	bl	801182c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80015a6:	7c3b      	ldrb	r3, [r7, #16]
 80015a8:	4619      	mov	r1, r3
 80015aa:	4823      	ldr	r0, [pc, #140]	@ (8001638 <APPE_SysUserEvtRx+0xf0>)
 80015ac:	f010 f93e 	bl	801182c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80015b0:	7dbb      	ldrb	r3, [r7, #22]
 80015b2:	4619      	mov	r1, r3
 80015b4:	7dfb      	ldrb	r3, [r7, #23]
 80015b6:	461a      	mov	r2, r3
 80015b8:	7e3b      	ldrb	r3, [r7, #24]
 80015ba:	4820      	ldr	r0, [pc, #128]	@ (800163c <APPE_SysUserEvtRx+0xf4>)
 80015bc:	f010 f936 	bl	801182c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 80015c0:	481f      	ldr	r0, [pc, #124]	@ (8001640 <APPE_SysUserEvtRx+0xf8>)
 80015c2:	f010 f933 	bl	801182c <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 f870 	bl	80016ac <APPE_SysEvtReadyProcessing>
    break;
 80015cc:	e02d      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 80015ce:	481d      	ldr	r0, [pc, #116]	@ (8001644 <APPE_SysUserEvtRx+0xfc>)
 80015d0:	f010 f92c 	bl	801182c <iprintf>
    APPE_SysEvtError(pPayload);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f000 f843 	bl	8001660 <APPE_SysEvtError>
    break;
 80015da:	e026      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 80015dc:	481a      	ldr	r0, [pc, #104]	@ (8001648 <APPE_SysUserEvtRx+0x100>)
 80015de:	f010 f995 	bl	801190c <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80015e6:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	461a      	mov	r2, r3
 80015f0:	4816      	ldr	r0, [pc, #88]	@ (800164c <APPE_SysUserEvtRx+0x104>)
 80015f2:	f010 f91b 	bl	801182c <iprintf>
    break;
 80015f6:	e018      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4619      	mov	r1, r3
 8001600:	4813      	ldr	r0, [pc, #76]	@ (8001650 <APPE_SysUserEvtRx+0x108>)
 8001602:	f010 f913 	bl	801182c <iprintf>
    break;
 8001606:	e010      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001608:	4812      	ldr	r0, [pc, #72]	@ (8001654 <APPE_SysUserEvtRx+0x10c>)
 800160a:	f010 f90f 	bl	801182c <iprintf>
    break;
 800160e:	e00c      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4619      	mov	r1, r3
 8001618:	480f      	ldr	r0, [pc, #60]	@ (8001658 <APPE_SysUserEvtRx+0x110>)
 800161a:	f010 f907 	bl	801182c <iprintf>
    break;
 800161e:	e004      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001620:	480e      	ldr	r0, [pc, #56]	@ (800165c <APPE_SysUserEvtRx+0x114>)
 8001622:	f010 f903 	bl	801182c <iprintf>
    break;
 8001626:	e000      	b.n	800162a <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 8001628:	bf00      	nop
  }

  return;
 800162a:	bf00      	nop
}
 800162c:	3720      	adds	r7, #32
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	08013c38 	.word	0x08013c38
 8001638:	08013c5c 	.word	0x08013c5c
 800163c:	08013c78 	.word	0x08013c78
 8001640:	08013c90 	.word	0x08013c90
 8001644:	08013cb0 	.word	0x08013cb0
 8001648:	08013cd4 	.word	0x08013cd4
 800164c:	08013d24 	.word	0x08013d24
 8001650:	08013d4c 	.word	0x08013d4c
 8001654:	08013d88 	.word	0x08013d88
 8001658:	08013dac 	.word	0x08013dac
 800165c:	08013de8 	.word	0x08013de8

08001660 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	330b      	adds	r3, #11
 800166e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	3302      	adds	r3, #2
 8001674:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	4619      	mov	r1, r3
 800167c:	4808      	ldr	r0, [pc, #32]	@ (80016a0 <APPE_SysEvtError+0x40>)
 800167e:	f010 f8d5 	bl	801182c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d103      	bne.n	8001692 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800168a:	4806      	ldr	r0, [pc, #24]	@ (80016a4 <APPE_SysEvtError+0x44>)
 800168c:	f010 f93e 	bl	801190c <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001690:	e003      	b.n	800169a <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <APPE_SysEvtError+0x48>)
 8001694:	f010 f93a 	bl	801190c <puts>
  return;
 8001698:	bf00      	nop
}
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	08013e0c 	.word	0x08013e0c
 80016a4:	08013e3c 	.word	0x08013e3c
 80016a8:	08013e78 	.word	0x08013e78

080016ac <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016b4:	f107 0308 	add.w	r3, r7, #8
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80016c6:	2300      	movs	r3, #0
 80016c8:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	330b      	adds	r3, #11
 80016d0:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	3302      	adds	r3, #2
 80016d6:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d128      	bne.n	8001732 <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 80016e0:	481d      	ldr	r0, [pc, #116]	@ (8001758 <APPE_SysEvtReadyProcessing+0xac>)
 80016e2:	f010 f913 	bl	801190c <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 80016e6:	f7ff fc71 	bl	8000fcc <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80016ea:	230f      	movs	r3, #15
 80016ec:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80016ee:	237f      	movs	r3, #127	@ 0x7f
 80016f0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80016f2:	f7ff fdb1 	bl	8001258 <LL_DBGMCU_GetRevisionID>
 80016f6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80016f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016fa:	4818      	ldr	r0, [pc, #96]	@ (800175c <APPE_SysEvtReadyProcessing+0xb0>)
 80016fc:	f010 f896 	bl	801182c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001702:	b29b      	uxth	r3, r3
 8001704:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8001706:	f7ff fd99 	bl	800123c <LL_DBGMCU_GetDeviceID>
 800170a:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 800170c:	6a39      	ldr	r1, [r7, #32]
 800170e:	4814      	ldr	r0, [pc, #80]	@ (8001760 <APPE_SysEvtReadyProcessing+0xb4>)
 8001710:	f010 f88c 	bl	801182c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8001714:	6a3b      	ldr	r3, [r7, #32]
 8001716:	b29b      	uxth	r3, r3
 8001718:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	4618      	mov	r0, r3
 8001720:	f00d fb1a 	bl	800ed58 <SHCI_C2_Config>

    APP_BLE_Init();
 8001724:	f001 fea8 	bl	8003478 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001728:	2100      	movs	r1, #0
 800172a:	2001      	movs	r0, #1
 800172c:	f00f f86a 	bl	8010804 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001730:	e00e      	b.n	8001750 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d106      	bne.n	8001748 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 800173a:	480a      	ldr	r0, [pc, #40]	@ (8001764 <APPE_SysEvtReadyProcessing+0xb8>)
 800173c:	f010 f876 	bl	801182c <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
  return;
 8001746:	e003      	b.n	8001750 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001748:	4807      	ldr	r0, [pc, #28]	@ (8001768 <APPE_SysEvtReadyProcessing+0xbc>)
 800174a:	f010 f86f 	bl	801182c <iprintf>
  return;
 800174e:	bf00      	nop
}
 8001750:	3728      	adds	r7, #40	@ 0x28
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	08013eb0 	.word	0x08013eb0
 800175c:	08013ecc 	.word	0x08013ecc
 8001760:	08013ef0 	.word	0x08013ef0
 8001764:	08013f10 	.word	0x08013f10
 8001768:	08013f44 	.word	0x08013f44

0800176c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001770:	2101      	movs	r1, #1
 8001772:	2000      	movs	r0, #0
 8001774:	f004 fc44 	bl	8006000 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001778:	2101      	movs	r1, #1
 800177a:	2001      	movs	r0, #1
 800177c:	f004 fc40 	bl	8006000 <BSP_PB_Init>

#endif

  return;
 8001780:	bf00      	nop
}
 8001782:	bd80      	pop	{r7, pc}

08001784 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800178c:	f005 fc2a 	bl	8006fe4 <HAL_GetTick>
 8001790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800179c:	d00a      	beq.n	80017b4 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800179e:	f005 fc39 	bl	8007014 <HAL_GetTickFreq>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	4413      	add	r3, r2
 80017aa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ac:	e002      	b.n	80017b4 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80017ae:	f7ff fd61 	bl	8001274 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80017b2:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80017b4:	f005 fc16 	bl	8006fe4 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d8f4      	bhi.n	80017ae <HAL_Delay+0x2a>
  }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}

080017ce <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80017ce:	b580      	push	{r7, lr}
 80017d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80017d2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017d6:	f00f f845 	bl	8010864 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}

080017de <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80017e2:	bf00      	nop
}
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80017f4:	2100      	movs	r1, #0
 80017f6:	2010      	movs	r0, #16
 80017f8:	f00f f9d8 	bl	8010bac <UTIL_SEQ_SetTask>
  return;
 80017fc:	bf00      	nop
}
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}

08001804 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800180c:	2002      	movs	r0, #2
 800180e:	f00f fa39 	bl	8010c84 <UTIL_SEQ_SetEvt>
  return;
 8001812:	bf00      	nop
}
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001822:	2002      	movs	r0, #2
 8001824:	f00f fa4e 	bl	8010cc4 <UTIL_SEQ_WaitEvt>
  return;
 8001828:	bf00      	nop
}
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800183a:	88fb      	ldrh	r3, [r7, #6]
 800183c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001840:	d003      	beq.n	800184a <HAL_GPIO_EXTI_Callback+0x1a>
 8001842:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001846:	d003      	beq.n	8001850 <HAL_GPIO_EXTI_Callback+0x20>
  case GPIO_PIN_13:
    /* SW button 2 */
    APP_BLE_Key_Button2_Action();
    break; 
  default:
    break;
 8001848:	e005      	b.n	8001856 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button1_Action();
 800184a:	f002 faff 	bl	8003e4c <APP_BLE_Key_Button1_Action>
    break; 
 800184e:	e002      	b.n	8001856 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button2_Action();
 8001850:	f002 fb02 	bl	8003e58 <APP_BLE_Key_Button2_Action>
    break; 
 8001854:	bf00      	nop
  }
  return;
 8001856:	bf00      	nop
}
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
	...

08001860 <RxUART_Init>:

static void RxUART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 8001864:	4b03      	ldr	r3, [pc, #12]	@ (8001874 <RxUART_Init+0x14>)
 8001866:	2201      	movs	r2, #1
 8001868:	4903      	ldr	r1, [pc, #12]	@ (8001878 <RxUART_Init+0x18>)
 800186a:	2000      	movs	r0, #0
 800186c:	f000 fefa 	bl	8002664 <HW_UART_Receive_IT>
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	0800187d 	.word	0x0800187d
 8001878:	200002e4 	.word	0x200002e4

0800187c <RxCpltCallback>:

static void RxCpltCallback(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 8001880:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <RxCpltCallback+0x5c>)
 8001882:	881b      	ldrh	r3, [r3, #0]
 8001884:	2bff      	cmp	r3, #255	@ 0xff
 8001886:	d81e      	bhi.n	80018c6 <RxCpltCallback+0x4a>
  {
    if (aRxBuffer[0] == '\r')
 8001888:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <RxCpltCallback+0x60>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b0d      	cmp	r3, #13
 800188e:	d10f      	bne.n	80018b0 <RxCpltCallback+0x34>
    {
      APP_DBG_MSG("received %s\n", CommandString);
 8001890:	4913      	ldr	r1, [pc, #76]	@ (80018e0 <RxCpltCallback+0x64>)
 8001892:	4814      	ldr	r0, [pc, #80]	@ (80018e4 <RxCpltCallback+0x68>)
 8001894:	f00f ffca 	bl	801182c <iprintf>

      UartCmdExecute();
 8001898:	f000 f828 	bl	80018ec <UartCmdExecute>

      /* Clear receive buffer and character counter*/
      indexReceiveChar = 0;
 800189c:	4b0e      	ldr	r3, [pc, #56]	@ (80018d8 <RxCpltCallback+0x5c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	801a      	strh	r2, [r3, #0]
      memset(CommandString, 0, C_SIZE_CMD_STRING);
 80018a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80018a6:	2100      	movs	r1, #0
 80018a8:	480d      	ldr	r0, [pc, #52]	@ (80018e0 <RxCpltCallback+0x64>)
 80018aa:	f010 f931 	bl	8011b10 <memset>
 80018ae:	e00a      	b.n	80018c6 <RxCpltCallback+0x4a>
    }
    else
    {
      CommandString[indexReceiveChar++] = aRxBuffer[0];
 80018b0:	4b09      	ldr	r3, [pc, #36]	@ (80018d8 <RxCpltCallback+0x5c>)
 80018b2:	881b      	ldrh	r3, [r3, #0]
 80018b4:	1c5a      	adds	r2, r3, #1
 80018b6:	b291      	uxth	r1, r2
 80018b8:	4a07      	ldr	r2, [pc, #28]	@ (80018d8 <RxCpltCallback+0x5c>)
 80018ba:	8011      	strh	r1, [r2, #0]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b07      	ldr	r3, [pc, #28]	@ (80018dc <RxCpltCallback+0x60>)
 80018c0:	7819      	ldrb	r1, [r3, #0]
 80018c2:	4b07      	ldr	r3, [pc, #28]	@ (80018e0 <RxCpltCallback+0x64>)
 80018c4:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 80018c6:	4b08      	ldr	r3, [pc, #32]	@ (80018e8 <RxCpltCallback+0x6c>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	4904      	ldr	r1, [pc, #16]	@ (80018dc <RxCpltCallback+0x60>)
 80018cc:	2000      	movs	r0, #0
 80018ce:	f000 fec9 	bl	8002664 <HW_UART_Receive_IT>
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200003ec 	.word	0x200003ec
 80018dc:	200002e4 	.word	0x200002e4
 80018e0:	200002ec 	.word	0x200002ec
 80018e4:	08013f78 	.word	0x08013f78
 80018e8:	0800187d 	.word	0x0800187d

080018ec <UartCmdExecute>:

static void UartCmdExecute(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* Parse received CommandString */
  if(strcmp((char const*)CommandString, "SW1") == 0)
 80018f0:	4913      	ldr	r1, [pc, #76]	@ (8001940 <UartCmdExecute+0x54>)
 80018f2:	4814      	ldr	r0, [pc, #80]	@ (8001944 <UartCmdExecute+0x58>)
 80018f4:	f7fe fc44 	bl	8000180 <strcmp>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <UartCmdExecute+0x26>
  {
    APP_DBG_MSG("SW1 OK\n");
 80018fe:	4812      	ldr	r0, [pc, #72]	@ (8001948 <UartCmdExecute+0x5c>)
 8001900:	f010 f804 	bl	801190c <puts>
    exti_handle.Line = BUTTON_USER1_EXTI_LINE;
 8001904:	4b11      	ldr	r3, [pc, #68]	@ (800194c <UartCmdExecute+0x60>)
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <UartCmdExecute+0x64>)
 8001908:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 800190a:	4810      	ldr	r0, [pc, #64]	@ (800194c <UartCmdExecute+0x60>)
 800190c:	f006 f894 	bl	8007a38 <HAL_EXTI_GenerateSWI>
  }
  else
  {
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
  }
}
 8001910:	e014      	b.n	800193c <UartCmdExecute+0x50>
  else if (strcmp((char const*)CommandString, "SW2") == 0)
 8001912:	4910      	ldr	r1, [pc, #64]	@ (8001954 <UartCmdExecute+0x68>)
 8001914:	480b      	ldr	r0, [pc, #44]	@ (8001944 <UartCmdExecute+0x58>)
 8001916:	f7fe fc33 	bl	8000180 <strcmp>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d109      	bne.n	8001934 <UartCmdExecute+0x48>
    APP_DBG_MSG("SW2 OK\n");
 8001920:	480d      	ldr	r0, [pc, #52]	@ (8001958 <UartCmdExecute+0x6c>)
 8001922:	f00f fff3 	bl	801190c <puts>
    exti_handle.Line = BUTTON_USER2_EXTI_LINE;
 8001926:	4b09      	ldr	r3, [pc, #36]	@ (800194c <UartCmdExecute+0x60>)
 8001928:	4a0c      	ldr	r2, [pc, #48]	@ (800195c <UartCmdExecute+0x70>)
 800192a:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 800192c:	4807      	ldr	r0, [pc, #28]	@ (800194c <UartCmdExecute+0x60>)
 800192e:	f006 f883 	bl	8007a38 <HAL_EXTI_GenerateSWI>
}
 8001932:	e003      	b.n	800193c <UartCmdExecute+0x50>
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
 8001934:	4903      	ldr	r1, [pc, #12]	@ (8001944 <UartCmdExecute+0x58>)
 8001936:	480a      	ldr	r0, [pc, #40]	@ (8001960 <UartCmdExecute+0x74>)
 8001938:	f00f ff78 	bl	801182c <iprintf>
}
 800193c:	bf00      	nop
 800193e:	bd80      	pop	{r7, pc}
 8001940:	08013f88 	.word	0x08013f88
 8001944:	200002ec 	.word	0x200002ec
 8001948:	08013f8c 	.word	0x08013f8c
 800194c:	200002dc 	.word	0x200002dc
 8001950:	1600000c 	.word	0x1600000c
 8001954:	08013f94 	.word	0x08013f94
 8001958:	08013f98 	.word	0x08013f98
 800195c:	1600000d 	.word	0x1600000d
 8001960:	08013fa0 	.word	0x08013fa0

08001964 <LL_EXTI_EnableIT_0_31>:
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 800196e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001972:	4905      	ldr	r1, [pc, #20]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4313      	orrs	r3, r2
 8001978:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	58000800 	.word	0x58000800

0800198c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4904      	ldr	r1, [pc, #16]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]

}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	58000800 	.word	0x58000800

080019b0 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019be:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80019c6:	e005      	b.n	80019d4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019cc:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1f5      	bne.n	80019c8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019dc:	683b      	ldr	r3, [r7, #0]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40002800 	.word	0x40002800

080019f0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	460a      	mov	r2, r1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	4613      	mov	r3, r2
 80019fe:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001a00:	79ba      	ldrb	r2, [r7, #6]
 8001a02:	491d      	ldr	r1, [pc, #116]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a04:	4613      	mov	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3315      	adds	r3, #21
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d009      	beq.n	8001a2e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	4916      	ldr	r1, [pc, #88]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3314      	adds	r3, #20
 8001a2a:	79fa      	ldrb	r2, [r7, #7]
 8001a2c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001a2e:	79fa      	ldrb	r2, [r7, #7]
 8001a30:	4911      	ldr	r1, [pc, #68]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3315      	adds	r3, #21
 8001a3e:	7bfa      	ldrb	r2, [r7, #15]
 8001a40:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a42:	79fa      	ldrb	r2, [r7, #7]
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	440b      	add	r3, r1
 8001a50:	3314      	adds	r3, #20
 8001a52:	79ba      	ldrb	r2, [r7, #6]
 8001a54:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a56:	79ba      	ldrb	r2, [r7, #6]
 8001a58:	4907      	ldr	r1, [pc, #28]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	440b      	add	r3, r1
 8001a64:	3315      	adds	r3, #21
 8001a66:	79fa      	ldrb	r2, [r7, #7]
 8001a68:	701a      	strb	r2, [r3, #0]

  return;
 8001a6a:	bf00      	nop
}
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	200003f0 	.word	0x200003f0

08001a7c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a8c:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <LinkTimerBefore+0xb8>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	79ba      	ldrb	r2, [r7, #6]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d032      	beq.n	8001afe <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a98:	79ba      	ldrb	r2, [r7, #6]
 8001a9a:	4927      	ldr	r1, [pc, #156]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	4922      	ldr	r1, [pc, #136]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3315      	adds	r3, #21
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ac0:	79fa      	ldrb	r2, [r7, #7]
 8001ac2:	491d      	ldr	r1, [pc, #116]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	440b      	add	r3, r1
 8001ace:	3315      	adds	r3, #21
 8001ad0:	79ba      	ldrb	r2, [r7, #6]
 8001ad2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001ad4:	79fa      	ldrb	r2, [r7, #7]
 8001ad6:	4918      	ldr	r1, [pc, #96]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3314      	adds	r3, #20
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ae8:	79ba      	ldrb	r2, [r7, #6]
 8001aea:	4913      	ldr	r1, [pc, #76]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	440b      	add	r3, r1
 8001af6:	3314      	adds	r3, #20
 8001af8:	79fa      	ldrb	r2, [r7, #7]
 8001afa:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001afc:	e014      	b.n	8001b28 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	490d      	ldr	r1, [pc, #52]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b02:	4613      	mov	r3, r2
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4413      	add	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3315      	adds	r3, #21
 8001b0e:	79ba      	ldrb	r2, [r7, #6]
 8001b10:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001b12:	79ba      	ldrb	r2, [r7, #6]
 8001b14:	4908      	ldr	r1, [pc, #32]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	440b      	add	r3, r1
 8001b20:	3314      	adds	r3, #20
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	701a      	strb	r2, [r3, #0]
  return;
 8001b26:	bf00      	nop
}
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	20000480 	.word	0x20000480
 8001b38:	200003f0 	.word	0x200003f0

08001b3c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b46:	4b4e      	ldr	r3, [pc, #312]	@ (8001c80 <linkTimer+0x144>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b06      	cmp	r3, #6
 8001b4e:	d118      	bne.n	8001b82 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b50:	4b4b      	ldr	r3, [pc, #300]	@ (8001c80 <linkTimer+0x144>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4b4b      	ldr	r3, [pc, #300]	@ (8001c84 <linkTimer+0x148>)
 8001b58:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b5a:	4a49      	ldr	r2, [pc, #292]	@ (8001c80 <linkTimer+0x144>)
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	4949      	ldr	r1, [pc, #292]	@ (8001c88 <linkTimer+0x14c>)
 8001b64:	4613      	mov	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	4413      	add	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	440b      	add	r3, r1
 8001b6e:	3315      	adds	r3, #21
 8001b70:	2206      	movs	r2, #6
 8001b72:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <linkTimer+0x150>)
 8001b76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001b7a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	81fb      	strh	r3, [r7, #14]
 8001b80:	e078      	b.n	8001c74 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b82:	f000 f909 	bl	8001d98 <ReturnTimeElapsed>
 8001b86:	4603      	mov	r3, r0
 8001b88:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b8a:	79fa      	ldrb	r2, [r7, #7]
 8001b8c:	493e      	ldr	r1, [pc, #248]	@ (8001c88 <linkTimer+0x14c>)
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	3308      	adds	r3, #8
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	89fb      	ldrh	r3, [r7, #14]
 8001b9e:	79fa      	ldrb	r2, [r7, #7]
 8001ba0:	4419      	add	r1, r3
 8001ba2:	4839      	ldr	r0, [pc, #228]	@ (8001c88 <linkTimer+0x14c>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4403      	add	r3, r0
 8001bae:	3308      	adds	r3, #8
 8001bb0:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001bb2:	79fa      	ldrb	r2, [r7, #7]
 8001bb4:	4934      	ldr	r1, [pc, #208]	@ (8001c88 <linkTimer+0x14c>)
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	3308      	adds	r3, #8
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001bc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c80 <linkTimer+0x144>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4a2e      	ldr	r2, [pc, #184]	@ (8001c88 <linkTimer+0x14c>)
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	440b      	add	r3, r1
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3308      	adds	r3, #8
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d337      	bcc.n	8001c54 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001be4:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <linkTimer+0x144>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bea:	7b7a      	ldrb	r2, [r7, #13]
 8001bec:	4926      	ldr	r1, [pc, #152]	@ (8001c88 <linkTimer+0x14c>)
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	3315      	adds	r3, #21
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bfe:	e013      	b.n	8001c28 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001c00:	7b7a      	ldrb	r2, [r7, #13]
 8001c02:	4921      	ldr	r1, [pc, #132]	@ (8001c88 <linkTimer+0x14c>)
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3315      	adds	r3, #21
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001c14:	7b7a      	ldrb	r2, [r7, #13]
 8001c16:	491c      	ldr	r1, [pc, #112]	@ (8001c88 <linkTimer+0x14c>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3315      	adds	r3, #21
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001c28:	7b3b      	ldrb	r3, [r7, #12]
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d00b      	beq.n	8001c46 <linkTimer+0x10a>
 8001c2e:	7b3a      	ldrb	r2, [r7, #12]
 8001c30:	4915      	ldr	r1, [pc, #84]	@ (8001c88 <linkTimer+0x14c>)
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	3308      	adds	r3, #8
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d2dc      	bcs.n	8001c00 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c46:	7b7a      	ldrb	r2, [r7, #13]
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fecf 	bl	80019f0 <LinkTimerAfter>
 8001c52:	e00f      	b.n	8001c74 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c54:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <linkTimer+0x144>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff0c 	bl	8001a7c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <linkTimer+0x144>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <linkTimer+0x148>)
 8001c6c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c6e:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <linkTimer+0x144>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c74:	89fb      	ldrh	r3, [r7, #14]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000480 	.word	0x20000480
 8001c84:	20000481 	.word	0x20000481
 8001c88:	200003f0 	.word	0x200003f0
 8001c8c:	20000484 	.word	0x20000484

08001c90 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	460a      	mov	r2, r1
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001ca0:	4b39      	ldr	r3, [pc, #228]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	79fa      	ldrb	r2, [r7, #7]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d111      	bne.n	8001cd0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001cac:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <UnlinkTimer+0xfc>)
 8001cb4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001cb6:	79fa      	ldrb	r2, [r7, #7]
 8001cb8:	4935      	ldr	r1, [pc, #212]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3315      	adds	r3, #21
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	e03e      	b.n	8001d4e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001cd0:	79fa      	ldrb	r2, [r7, #7]
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	440b      	add	r3, r1
 8001cde:	3314      	adds	r3, #20
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001ce4:	79fa      	ldrb	r2, [r7, #7]
 8001ce6:	492a      	ldr	r1, [pc, #168]	@ (8001d90 <UnlinkTimer+0x100>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3315      	adds	r3, #21
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001cf8:	79f9      	ldrb	r1, [r7, #7]
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	4824      	ldr	r0, [pc, #144]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cfe:	460b      	mov	r3, r1
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	440b      	add	r3, r1
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4403      	add	r3, r0
 8001d08:	3315      	adds	r3, #21
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b2d8      	uxtb	r0, r3
 8001d0e:	4920      	ldr	r1, [pc, #128]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	440b      	add	r3, r1
 8001d1a:	3315      	adds	r3, #21
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d20:	7bbb      	ldrb	r3, [r7, #14]
 8001d22:	2b06      	cmp	r3, #6
 8001d24:	d013      	beq.n	8001d4e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001d26:	79f9      	ldrb	r1, [r7, #7]
 8001d28:	7bba      	ldrb	r2, [r7, #14]
 8001d2a:	4819      	ldr	r0, [pc, #100]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	440b      	add	r3, r1
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4403      	add	r3, r0
 8001d36:	3314      	adds	r3, #20
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2d8      	uxtb	r0, r3
 8001d3c:	4914      	ldr	r1, [pc, #80]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	440b      	add	r3, r1
 8001d48:	3314      	adds	r3, #20
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	490f      	ldr	r1, [pc, #60]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d52:	4613      	mov	r3, r2
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b06      	cmp	r3, #6
 8001d6a:	d107      	bne.n	8001d7c <UnlinkTimer+0xec>
 8001d6c:	79bb      	ldrb	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d104      	bne.n	8001d7c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d72:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <UnlinkTimer+0x104>)
 8001d74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d78:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
}
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	20000480 	.word	0x20000480
 8001d8c:	20000481 	.word	0x20000481
 8001d90:	200003f0 	.word	0x200003f0
 8001d94:	20000484 	.word	0x20000484

08001d98 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001da6:	d026      	beq.n	8001df6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001da8:	f7ff fe02 	bl	80019b0 <ReadRtcSsrValue>
 8001dac:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001dae:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d805      	bhi.n	8001dc4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	e00a      	b.n	8001dda <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <ReturnTimeElapsed+0x74>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001dda:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <ReturnTimeElapsed+0x78>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <ReturnTimeElapsed+0x7c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	40d3      	lsrs	r3, r2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	e001      	b.n	8001dfa <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	b29b      	uxth	r3, r3
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000484 	.word	0x20000484
 8001e0c:	2000048c 	.word	0x2000048c
 8001e10:	2000048a 	.word	0x2000048a
 8001e14:	20000489 	.word	0x20000489

08001e18 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d108      	bne.n	8001e3a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e28:	f7ff fdc2 	bl	80019b0 <ReadRtcSsrValue>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e30:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e32:	2003      	movs	r0, #3
 8001e34:	f005 fa83 	bl	800733e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001e38:	e039      	b.n	8001eae <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d803      	bhi.n	8001e48 <RestartWakeupCounter+0x30>
 8001e40:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <RestartWakeupCounter+0xa0>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d002      	beq.n	8001e4e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e4e:	bf00      	nop
 8001e50:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f8      	beq.n	8001e50 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e5e:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e6e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <RestartWakeupCounter+0xa8>)
 8001e72:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e76:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f005 fa6e 	bl	800735a <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	0c1b      	lsrs	r3, r3, #16
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	490e      	ldr	r1, [pc, #56]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e8e:	f7ff fd8f 	bl	80019b0 <ReadRtcSsrValue>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a07      	ldr	r2, [pc, #28]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e96:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e98:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	4b07      	ldr	r3, [pc, #28]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ea6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ea8:	f3af 8000 	nop.w
  return ;
 8001eac:	bf00      	nop
}
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000484 	.word	0x20000484
 8001eb8:	20000489 	.word	0x20000489
 8001ebc:	200004d4 	.word	0x200004d4
 8001ec0:	58000800 	.word	0x58000800
 8001ec4:	40002800 	.word	0x40002800

08001ec8 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ece:	4b45      	ldr	r3, [pc, #276]	@ (8001fe4 <RescheduleTimerList+0x11c>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eda:	d107      	bne.n	8001eec <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001edc:	bf00      	nop
 8001ede:	4b42      	ldr	r3, [pc, #264]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1f8      	bne.n	8001ede <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001eec:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001efa:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001efc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <RescheduleTimerList+0x124>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001f02:	7bfa      	ldrb	r2, [r7, #15]
 8001f04:	493a      	ldr	r1, [pc, #232]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	440b      	add	r3, r1
 8001f10:	3308      	adds	r3, #8
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001f16:	f7ff ff3f 	bl	8001d98 <ReturnTimeElapsed>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d205      	bcs.n	8001f32 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f2a:	4b32      	ldr	r3, [pc, #200]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	701a      	strb	r2, [r3, #0]
 8001f30:	e04d      	b.n	8001fce <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	4a30      	ldr	r2, [pc, #192]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f36:	8812      	ldrh	r2, [r2, #0]
 8001f38:	b292      	uxth	r2, r2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d906      	bls.n	8001f52 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f44:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e03d      	b.n	8001fce <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f62:	e034      	b.n	8001fce <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f64:	7bfa      	ldrb	r2, [r7, #15]
 8001f66:	4922      	ldr	r1, [pc, #136]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	440b      	add	r3, r1
 8001f72:	3308      	adds	r3, #8
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d20a      	bcs.n	8001f92 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	491c      	ldr	r1, [pc, #112]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e013      	b.n	8001fba <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	4916      	ldr	r1, [pc, #88]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3308      	adds	r3, #8
 8001fa2:	6819      	ldr	r1, [r3, #0]
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	1ac9      	subs	r1, r1, r3
 8001faa:	4811      	ldr	r0, [pc, #68]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4403      	add	r3, r0
 8001fb6:	3308      	adds	r3, #8
 8001fb8:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	490c      	ldr	r1, [pc, #48]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3315      	adds	r3, #21
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d1c7      	bne.n	8001f64 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001fd4:	89bb      	ldrh	r3, [r7, #12]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff1e 	bl	8001e18 <RestartWakeupCounter>

  return ;
 8001fdc:	bf00      	nop
}
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40002800 	.word	0x40002800
 8001fe8:	200004d4 	.word	0x200004d4
 8001fec:	20000480 	.word	0x20000480
 8001ff0:	200003f0 	.word	0x200003f0
 8001ff4:	20000488 	.word	0x20000488
 8001ff8:	2000048e 	.word	0x2000048e

08001ffc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002002:	f3ef 8310 	mrs	r3, PRIMASK
 8002006:	617b      	str	r3, [r7, #20]
  return(result);
 8002008:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800200c:	b672      	cpsid	i
}
 800200e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002010:	4b59      	ldr	r3, [pc, #356]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	22ca      	movs	r2, #202	@ 0xca
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24
 8002018:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2253      	movs	r2, #83	@ 0x53
 800201e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002020:	4b55      	ldr	r3, [pc, #340]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	4b54      	ldr	r3, [pc, #336]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800202e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002030:	4b52      	ldr	r3, [pc, #328]	@ (800217c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002038:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800203c:	4950      	ldr	r1, [pc, #320]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	440b      	add	r3, r1
 8002048:	330c      	adds	r3, #12
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d16e      	bne.n	8002130 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002052:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002056:	494a      	ldr	r1, [pc, #296]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002058:	4613      	mov	r3, r2
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002066:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800206a:	4945      	ldr	r1, [pc, #276]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	3310      	adds	r3, #16
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 800207c:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d04c      	beq.n	8002120 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002086:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800208a:	493d      	ldr	r1, [pc, #244]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800208c:	4613      	mov	r3, r2
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	4413      	add	r3, r2
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	440b      	add	r3, r1
 8002096:	330d      	adds	r3, #13
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d124      	bne.n	80020ea <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80020a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020a4:	2101      	movs	r1, #1
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fdf2 	bl	8001c90 <UnlinkTimer>
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	f383 8810 	msr	PRIMASK, r3
}
 80020b6:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80020b8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80020bc:	4930      	ldr	r1, [pc, #192]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80020be:	4613      	mov	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	3304      	adds	r3, #4
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 fa32 	bl	800253c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	22ca      	movs	r2, #202	@ 0xca
 80020de:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e0:	4b25      	ldr	r3, [pc, #148]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2253      	movs	r2, #83	@ 0x53
 80020e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e8:	e012      	b.n	8002110 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f383 8810 	msr	PRIMASK, r3
}
 80020f4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 f99a 	bl	8002434 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	22ca      	movs	r2, #202	@ 0xca
 8002106:	625a      	str	r2, [r3, #36]	@ 0x24
 8002108:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2253      	movs	r2, #83	@ 0x53
 800210e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002114:	69fa      	ldr	r2, [r7, #28]
 8002116:	4619      	mov	r1, r3
 8002118:	69b8      	ldr	r0, [r7, #24]
 800211a:	f000 fa95 	bl	8002648 <HW_TS_RTC_Int_AppNot>
 800211e:	e022      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002120:	f7ff fed2 	bl	8001ec8 <RescheduleTimerList>
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f383 8810 	msr	PRIMASK, r3
}
 800212e:	e01a      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002130:	bf00      	nop
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f8      	beq.n	8002132 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002140:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002150:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002154:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f383 8810 	msr	PRIMASK, r3
}
 8002164:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002166:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	22ff      	movs	r2, #255	@ 0xff
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800216e:	bf00      	nop
}
 8002170:	3728      	adds	r7, #40	@ 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	200004d4 	.word	0x200004d4
 800217c:	20000480 	.word	0x20000480
 8002180:	200003f0 	.word	0x200003f0
 8002184:	20000488 	.word	0x20000488
 8002188:	58000800 	.word	0x58000800

0800218c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002198:	4b5e      	ldr	r3, [pc, #376]	@ (8002314 <HW_TS_Init+0x188>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	22ca      	movs	r2, #202	@ 0xca
 800219e:	625a      	str	r2, [r3, #36]	@ 0x24
 80021a0:	4b5c      	ldr	r3, [pc, #368]	@ (8002314 <HW_TS_Init+0x188>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2253      	movs	r2, #83	@ 0x53
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80021a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002318 <HW_TS_Init+0x18c>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002318 <HW_TS_Init+0x18c>)
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80021b4:	4b58      	ldr	r3, [pc, #352]	@ (8002318 <HW_TS_Init+0x18c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	f1c3 0304 	rsb	r3, r3, #4
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b55      	ldr	r3, [pc, #340]	@ (800231c <HW_TS_Init+0x190>)
 80021c8:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80021ca:	4b53      	ldr	r3, [pc, #332]	@ (8002318 <HW_TS_Init+0x18c>)
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021d2:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80021d6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	fa92 f2a2 	rbit	r2, r2
 80021de:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	d101      	bne.n	80021ee <HW_TS_Init+0x62>
  {
    return 32U;
 80021ea:	2220      	movs	r2, #32
 80021ec:	e003      	b.n	80021f6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	fab2 f282 	clz	r2, r2
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	40d3      	lsrs	r3, r2
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	3301      	adds	r3, #1
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b48      	ldr	r3, [pc, #288]	@ (8002320 <HW_TS_Init+0x194>)
 8002200:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002202:	4b45      	ldr	r3, [pc, #276]	@ (8002318 <HW_TS_Init+0x18c>)
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	b29b      	uxth	r3, r3
 8002208:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800220c:	b29b      	uxth	r3, r3
 800220e:	3301      	adds	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	4b44      	ldr	r3, [pc, #272]	@ (8002324 <HW_TS_Init+0x198>)
 8002214:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002216:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HW_TS_Init+0x198>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	3b01      	subs	r3, #1
 800221c:	4a40      	ldr	r2, [pc, #256]	@ (8002320 <HW_TS_Init+0x194>)
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	fb02 f303 	mul.w	r3, r2, r3
 8002224:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002228:	4a3c      	ldr	r2, [pc, #240]	@ (800231c <HW_TS_Init+0x190>)
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	40d3      	lsrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002236:	4293      	cmp	r3, r2
 8002238:	d904      	bls.n	8002244 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800223a:	4b3b      	ldr	r3, [pc, #236]	@ (8002328 <HW_TS_Init+0x19c>)
 800223c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002240:	801a      	strh	r2, [r3, #0]
 8002242:	e003      	b.n	800224c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b37      	ldr	r3, [pc, #220]	@ (8002328 <HW_TS_Init+0x19c>)
 800224a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800224c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002250:	f7ff fb9c 	bl	800198c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002254:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002258:	f7ff fb84 	bl	8001964 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d13d      	bne.n	80022de <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002262:	4b32      	ldr	r3, [pc, #200]	@ (800232c <HW_TS_Init+0x1a0>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HW_TS_Init+0x1a4>)
 800226a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800226e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002270:	2300      	movs	r3, #0
 8002272:	77fb      	strb	r3, [r7, #31]
 8002274:	e00c      	b.n	8002290 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002276:	7ffa      	ldrb	r2, [r7, #31]
 8002278:	492e      	ldr	r1, [pc, #184]	@ (8002334 <HW_TS_Init+0x1a8>)
 800227a:	4613      	mov	r3, r2
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	330c      	adds	r3, #12
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800228a:	7ffb      	ldrb	r3, [r7, #31]
 800228c:	3301      	adds	r3, #1
 800228e:	77fb      	strb	r3, [r7, #31]
 8002290:	7ffb      	ldrb	r3, [r7, #31]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d9ef      	bls.n	8002276 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002296:	4b28      	ldr	r3, [pc, #160]	@ (8002338 <HW_TS_Init+0x1ac>)
 8002298:	2206      	movs	r2, #6
 800229a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 800229c:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <HW_TS_Init+0x188>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <HW_TS_Init+0x188>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022aa:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HW_TS_Init+0x188>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	4b17      	ldr	r3, [pc, #92]	@ (8002314 <HW_TS_Init+0x188>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80022bc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <HW_TS_Init+0x1b0>)
 80022c0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80022c4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80022c6:	2003      	movs	r0, #3
 80022c8:	f005 f847 	bl	800735a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HW_TS_Init+0x188>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <HW_TS_Init+0x188>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e009      	b.n	80022f2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <HW_TS_Init+0x188>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022ec:	2003      	movs	r0, #3
 80022ee:	f005 f826 	bl	800733e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <HW_TS_Init+0x188>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	22ff      	movs	r2, #255	@ 0xff
 80022f8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022fa:	2200      	movs	r2, #0
 80022fc:	2103      	movs	r1, #3
 80022fe:	2003      	movs	r0, #3
 8002300:	f004 ffdb 	bl	80072ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002304:	2003      	movs	r0, #3
 8002306:	f004 fff2 	bl	80072ee <HAL_NVIC_EnableIRQ>

  return;
 800230a:	bf00      	nop
}
 800230c:	3720      	adds	r7, #32
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	200004d4 	.word	0x200004d4
 8002318:	40002800 	.word	0x40002800
 800231c:	20000489 	.word	0x20000489
 8002320:	2000048a 	.word	0x2000048a
 8002324:	2000048c 	.word	0x2000048c
 8002328:	2000048e 	.word	0x2000048e
 800232c:	20000488 	.word	0x20000488
 8002330:	20000484 	.word	0x20000484
 8002334:	200003f0 	.word	0x200003f0
 8002338:	20000480 	.word	0x20000480
 800233c:	58000800 	.word	0x58000800

08002340 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002340:	b480      	push	{r7}
 8002342:	b08b      	sub	sp, #44	@ 0x2c
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	4613      	mov	r3, r2
 800234e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002356:	f3ef 8310 	mrs	r3, PRIMASK
 800235a:	61fb      	str	r3, [r7, #28]
  return(result);
 800235c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800235e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002364:	e004      	b.n	8002370 <HW_TS_Create+0x30>
  {
    loop++;
 8002366:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800236a:	3301      	adds	r3, #1
 800236c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002370:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002374:	2b05      	cmp	r3, #5
 8002376:	d80c      	bhi.n	8002392 <HW_TS_Create+0x52>
 8002378:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800237c:	492c      	ldr	r1, [pc, #176]	@ (8002430 <HW_TS_Create+0xf0>)
 800237e:	4613      	mov	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4413      	add	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	440b      	add	r3, r1
 8002388:	330c      	adds	r3, #12
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e9      	bne.n	8002366 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002392:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002396:	2b06      	cmp	r3, #6
 8002398:	d038      	beq.n	800240c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800239a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800239e:	4924      	ldr	r1, [pc, #144]	@ (8002430 <HW_TS_Create+0xf0>)
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	330c      	adds	r3, #12
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	f383 8810 	msr	PRIMASK, r3
}
 80023ba:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80023bc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c0:	491b      	ldr	r1, [pc, #108]	@ (8002430 <HW_TS_Create+0xf0>)
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	440b      	add	r3, r1
 80023cc:	3310      	adds	r3, #16
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80023d2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023d6:	4916      	ldr	r1, [pc, #88]	@ (8002430 <HW_TS_Create+0xf0>)
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	440b      	add	r3, r1
 80023e2:	330d      	adds	r3, #13
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80023e8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023ec:	4910      	ldr	r1, [pc, #64]	@ (8002430 <HW_TS_Create+0xf0>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	440b      	add	r3, r1
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002402:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002404:	2300      	movs	r3, #0
 8002406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800240a:	e008      	b.n	800241e <HW_TS_Create+0xde>
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f383 8810 	msr	PRIMASK, r3
}
 8002416:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002418:	2301      	movs	r3, #1
 800241a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 800241e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002422:	4618      	mov	r0, r3
 8002424:	372c      	adds	r7, #44	@ 0x2c
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	200003f0 	.word	0x200003f0

08002434 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800243e:	f3ef 8310 	mrs	r3, PRIMASK
 8002442:	60fb      	str	r3, [r7, #12]
  return(result);
 8002444:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002446:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002448:	b672      	cpsid	i
}
 800244a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800244c:	2003      	movs	r0, #3
 800244e:	f004 ff5c 	bl	800730a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002452:	4b34      	ldr	r3, [pc, #208]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	22ca      	movs	r2, #202	@ 0xca
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24
 800245a:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <HW_TS_Stop+0xf0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2253      	movs	r2, #83	@ 0x53
 8002460:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002462:	79fa      	ldrb	r2, [r7, #7]
 8002464:	4930      	ldr	r1, [pc, #192]	@ (8002528 <HW_TS_Stop+0xf4>)
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	440b      	add	r3, r1
 8002470:	330c      	adds	r3, #12
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d142      	bne.n	8002500 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fc06 	bl	8001c90 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002484:	4b29      	ldr	r3, [pc, #164]	@ (800252c <HW_TS_Stop+0xf8>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b06      	cmp	r3, #6
 800248e:	d12f      	bne.n	80024f0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002490:	4b27      	ldr	r3, [pc, #156]	@ (8002530 <HW_TS_Stop+0xfc>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800249c:	d107      	bne.n	80024ae <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800249e:	bf00      	nop
 80024a0:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f8      	bne.n	80024a0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80024ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024bc:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80024be:	bf00      	nop
 80024c0:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f8      	beq.n	80024c0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4b13      	ldr	r3, [pc, #76]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024de:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024e0:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <HW_TS_Stop+0x100>)
 80024e2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024e6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80024e8:	2003      	movs	r0, #3
 80024ea:	f004 ff36 	bl	800735a <HAL_NVIC_ClearPendingIRQ>
 80024ee:	e007      	b.n	8002500 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HW_TS_Stop+0x104>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	7cfa      	ldrb	r2, [r7, #19]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80024fc:	f7ff fce4 	bl	8001ec8 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002500:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	22ff      	movs	r2, #255	@ 0xff
 8002506:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002508:	2003      	movs	r0, #3
 800250a:	f004 fef0 	bl	80072ee <HAL_NVIC_EnableIRQ>
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f383 8810 	msr	PRIMASK, r3
}
 8002518:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800251a:	bf00      	nop
}
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	200004d4 	.word	0x200004d4
 8002528:	200003f0 	.word	0x200003f0
 800252c:	20000480 	.word	0x20000480
 8002530:	40002800 	.word	0x40002800
 8002534:	58000800 	.word	0x58000800
 8002538:	20000481 	.word	0x20000481

0800253c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002548:	79fa      	ldrb	r2, [r7, #7]
 800254a:	493b      	ldr	r1, [pc, #236]	@ (8002638 <HW_TS_Start+0xfc>)
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	440b      	add	r3, r1
 8002556:	330c      	adds	r3, #12
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d103      	bne.n	8002568 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff66 	bl	8002434 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002568:	f3ef 8310 	mrs	r3, PRIMASK
 800256c:	60fb      	str	r3, [r7, #12]
  return(result);
 800256e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002570:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002572:	b672      	cpsid	i
}
 8002574:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002576:	2003      	movs	r0, #3
 8002578:	f004 fec7 	bl	800730a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800257c:	4b2f      	ldr	r3, [pc, #188]	@ (800263c <HW_TS_Start+0x100>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	22ca      	movs	r2, #202	@ 0xca
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <HW_TS_Start+0x100>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2253      	movs	r2, #83	@ 0x53
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800258c:	79fa      	ldrb	r2, [r7, #7]
 800258e:	492a      	ldr	r1, [pc, #168]	@ (8002638 <HW_TS_Start+0xfc>)
 8002590:	4613      	mov	r3, r2
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4413      	add	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	440b      	add	r3, r1
 800259a:	330c      	adds	r3, #12
 800259c:	2202      	movs	r2, #2
 800259e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80025a0:	79fa      	ldrb	r2, [r7, #7]
 80025a2:	4925      	ldr	r1, [pc, #148]	@ (8002638 <HW_TS_Start+0xfc>)
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	440b      	add	r3, r1
 80025ae:	3308      	adds	r3, #8
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80025b4:	79fa      	ldrb	r2, [r7, #7]
 80025b6:	4920      	ldr	r1, [pc, #128]	@ (8002638 <HW_TS_Start+0xfc>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	440b      	add	r3, r1
 80025c2:	3304      	adds	r3, #4
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fab6 	bl	8001b3c <linkTimer>
 80025d0:	4603      	mov	r3, r0
 80025d2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <HW_TS_Start+0x104>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <HW_TS_Start+0x108>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	7c7a      	ldrb	r2, [r7, #17]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d002      	beq.n	80025ec <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80025e6:	f7ff fc6f 	bl	8001ec8 <RescheduleTimerList>
 80025ea:	e013      	b.n	8002614 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80025ec:	79fa      	ldrb	r2, [r7, #7]
 80025ee:	4912      	ldr	r1, [pc, #72]	@ (8002638 <HW_TS_Start+0xfc>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	440b      	add	r3, r1
 80025fa:	3308      	adds	r3, #8
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	8a7b      	ldrh	r3, [r7, #18]
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	1ac9      	subs	r1, r1, r3
 8002604:	480c      	ldr	r0, [pc, #48]	@ (8002638 <HW_TS_Start+0xfc>)
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	4403      	add	r3, r0
 8002610:	3308      	adds	r3, #8
 8002612:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002614:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HW_TS_Start+0x100>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	22ff      	movs	r2, #255	@ 0xff
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800261c:	2003      	movs	r0, #3
 800261e:	f004 fe66 	bl	80072ee <HAL_NVIC_EnableIRQ>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800262e:	bf00      	nop
}
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200003f0 	.word	0x200003f0
 800263c:	200004d4 	.word	0x200004d4
 8002640:	20000480 	.word	0x20000480
 8002644:	20000481 	.word	0x20000481

08002648 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	460b      	mov	r3, r1
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4798      	blx	r3

  return;
 800265a:	bf00      	nop
}
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607b      	str	r3, [r7, #4]
 800266e:	4603      	mov	r3, r0
 8002670:	73fb      	strb	r3, [r7, #15]
 8002672:	4613      	mov	r3, r2
 8002674:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10c      	bne.n	8002696 <HW_UART_Receive_IT+0x32>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_RX_IT(huart1, USART1);
 800267c:	4a08      	ldr	r2, [pc, #32]	@ (80026a0 <HW_UART_Receive_IT+0x3c>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
 8002682:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <HW_UART_Receive_IT+0x40>)
 8002684:	4a08      	ldr	r2, [pc, #32]	@ (80026a8 <HW_UART_Receive_IT+0x44>)
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	89bb      	ldrh	r3, [r7, #12]
 800268a:	461a      	mov	r2, r3
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	4805      	ldr	r0, [pc, #20]	@ (80026a4 <HW_UART_Receive_IT+0x40>)
 8002690:	f008 fbf0 	bl	800ae74 <HAL_UART_Receive_IT>
            break;
 8002694:	e000      	b.n	8002698 <HW_UART_Receive_IT+0x34>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002696:	bf00      	nop
    }

    return;
 8002698:	bf00      	nop
}
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000490 	.word	0x20000490
 80026a4:	200004f8 	.word	0x200004f8
 80026a8:	40013800 	.word	0x40013800

080026ac <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	607b      	str	r3, [r7, #4]
 80026b6:	4603      	mov	r3, r0
 80026b8:	73fb      	strb	r3, [r7, #15]
 80026ba:	4613      	mov	r3, r2
 80026bc:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80026c2:	2300      	movs	r3, #0
 80026c4:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d10e      	bne.n	80026ea <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 80026cc:	4a17      	ldr	r2, [pc, #92]	@ (800272c <HW_UART_Transmit_DMA+0x80>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80026d2:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <HW_UART_Transmit_DMA+0x84>)
 80026d4:	4a17      	ldr	r2, [pc, #92]	@ (8002734 <HW_UART_Transmit_DMA+0x88>)
 80026d6:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80026d8:	89bb      	ldrh	r3, [r7, #12]
 80026da:	461a      	mov	r2, r3
 80026dc:	68b9      	ldr	r1, [r7, #8]
 80026de:	4814      	ldr	r0, [pc, #80]	@ (8002730 <HW_UART_Transmit_DMA+0x84>)
 80026e0:	f008 fc14 	bl	800af0c <HAL_UART_Transmit_DMA>
 80026e4:	4603      	mov	r3, r0
 80026e6:	75fb      	strb	r3, [r7, #23]
            break;
 80026e8:	e000      	b.n	80026ec <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 80026ea:	bf00      	nop
    }

    switch (hal_status)
 80026ec:	7dfb      	ldrb	r3, [r7, #23]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	d816      	bhi.n	8002720 <HW_UART_Transmit_DMA+0x74>
 80026f2:	a201      	add	r2, pc, #4	@ (adr r2, 80026f8 <HW_UART_Transmit_DMA+0x4c>)
 80026f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026f8:	08002709 	.word	0x08002709
 80026fc:	0800270f 	.word	0x0800270f
 8002700:	08002715 	.word	0x08002715
 8002704:	0800271b 	.word	0x0800271b
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002708:	2300      	movs	r3, #0
 800270a:	75bb      	strb	r3, [r7, #22]
            break;
 800270c:	e009      	b.n	8002722 <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 800270e:	2301      	movs	r3, #1
 8002710:	75bb      	strb	r3, [r7, #22]
            break;
 8002712:	e006      	b.n	8002722 <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002714:	2302      	movs	r3, #2
 8002716:	75bb      	strb	r3, [r7, #22]
            break;
 8002718:	e003      	b.n	8002722 <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800271a:	2303      	movs	r3, #3
 800271c:	75bb      	strb	r3, [r7, #22]
            break;
 800271e:	e000      	b.n	8002722 <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002720:	bf00      	nop
    }

    return hw_status;
 8002722:	7dbb      	ldrb	r3, [r7, #22]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3718      	adds	r7, #24
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20000494 	.word	0x20000494
 8002730:	200004f8 	.word	0x200004f8
 8002734:	40013800 	.word	0x40013800

08002738 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	461a      	mov	r2, r3
 8002746:	4b09      	ldr	r3, [pc, #36]	@ (800276c <HAL_UART_RxCpltCallback+0x34>)
 8002748:	429a      	cmp	r2, r3
 800274a:	d107      	bne.n	800275c <HAL_UART_RxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 800274c:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <HAL_UART_RxCpltCallback+0x38>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <HAL_UART_RxCpltCallback+0x28>
            {
                HW_huart1RxCb();
 8002754:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_UART_RxCpltCallback+0x38>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4798      	blx	r3
            }
            break;
 800275a:	e001      	b.n	8002760 <HAL_UART_RxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 800275c:	bf00      	nop
 800275e:	e000      	b.n	8002762 <HAL_UART_RxCpltCallback+0x2a>
            break;
 8002760:	bf00      	nop
    }

    return;
 8002762:	bf00      	nop
}
 8002764:	3708      	adds	r7, #8
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40013800 	.word	0x40013800
 8002770:	20000490 	.word	0x20000490

08002774 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	461a      	mov	r2, r3
 8002782:	4b09      	ldr	r3, [pc, #36]	@ (80027a8 <HAL_UART_TxCpltCallback+0x34>)
 8002784:	429a      	cmp	r2, r3
 8002786:	d107      	bne.n	8002798 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 8002788:	4b08      	ldr	r3, [pc, #32]	@ (80027ac <HAL_UART_TxCpltCallback+0x38>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002790:	4b06      	ldr	r3, [pc, #24]	@ (80027ac <HAL_UART_TxCpltCallback+0x38>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4798      	blx	r3
            }
            break;
 8002796:	e001      	b.n	800279c <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8002798:	bf00      	nop
 800279a:	e000      	b.n	800279e <HAL_UART_TxCpltCallback+0x2a>
            break;
 800279c:	bf00      	nop
    }

    return;
 800279e:	bf00      	nop
}
 80027a0:	3708      	adds	r7, #8
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	40013800 	.word	0x40013800
 80027ac:	20000494 	.word	0x20000494

080027b0 <LL_RCC_LSE_SetDriveCapability>:
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80027b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027c0:	f023 0218 	bic.w	r2, r3, #24
 80027c4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	4313      	orrs	r3, r2
 80027cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <LL_AHB1_GRP1_EnableClock>:
{
 80027dc:	b480      	push	{r7}
 80027de:	b085      	sub	sp, #20
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80027e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80027f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4013      	ands	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002800:	68fb      	ldr	r3, [r7, #12]
}
 8002802:	bf00      	nop
 8002804:	3714      	adds	r7, #20
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <LL_AHB2_GRP1_EnableClock>:
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800281a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800281c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4313      	orrs	r3, r2
 8002824:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002826:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800282a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4013      	ands	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002832:	68fb      	ldr	r3, [r7, #12]
}
 8002834:	bf00      	nop
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_RTC_EnableWriteProtection>:
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	22ff      	movs	r2, #255	@ 0xff
 800284c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800284e:	bf00      	nop
 8002850:	370c      	adds	r7, #12
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr

0800285a <LL_RTC_DisableWriteProtection>:
{
 800285a:	b480      	push	{r7}
 800285c:	b083      	sub	sp, #12
 800285e:	af00      	add	r7, sp, #0
 8002860:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	22ca      	movs	r2, #202	@ 0xca
 8002866:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2253      	movs	r2, #83	@ 0x53
 800286c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800286e:	bf00      	nop
 8002870:	370c      	adds	r7, #12
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <LL_RTC_WAKEUP_SetClock>:
{
 800287a:	b480      	push	{r7}
 800287c:	b083      	sub	sp, #12
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
 8002882:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f023 0207 	bic.w	r2, r3, #7
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	609a      	str	r2, [r3, #8]
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028a4:	f004 fb30 	bl	8006f08 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80028a8:	f7fe fd24 	bl	80012f4 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ac:	f000 f816 	bl	80028dc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80028b0:	f000 f870 	bl	8002994 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80028b4:	f000 f88e 	bl	80029d4 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 80028b8:	f000 fb34 	bl	8002f24 <PeriphClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028bc:	f000 f93a 	bl	8002b34 <MX_GPIO_Init>
  MX_DMA_Init();
 80028c0:	f000 f926 	bl	8002b10 <MX_DMA_Init>
  MX_RTC_Init();
 80028c4:	f000 f8a2 	bl	8002a0c <MX_RTC_Init>
  MX_USART1_UART_Init();
 80028c8:	f000 f8d4 	bl	8002a74 <MX_USART1_UART_Init>
  MX_RF_Init();
 80028cc:	f000 f896 	bl	80029fc <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80028d0:	f7fe fd1e 	bl	8001310 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80028d4:	f7fe ff7b 	bl	80017ce <MX_APPE_Process>
 80028d8:	e7fc      	b.n	80028d4 <main+0x34>
	...

080028dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b09a      	sub	sp, #104	@ 0x68
 80028e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028e2:	f107 0320 	add.w	r3, r7, #32
 80028e6:	2248      	movs	r2, #72	@ 0x48
 80028e8:	2100      	movs	r1, #0
 80028ea:	4618      	mov	r0, r3
 80028ec:	f00f f910 	bl	8011b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	60da      	str	r2, [r3, #12]
 80028fc:	611a      	str	r2, [r3, #16]
 80028fe:	615a      	str	r2, [r3, #20]
 8002900:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002902:	f005 fbe3 	bl	80080cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002906:	2010      	movs	r0, #16
 8002908:	f7ff ff52 	bl	80027b0 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800290c:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <SystemClock_Config+0xb4>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002914:	4a1e      	ldr	r2, [pc, #120]	@ (8002990 <SystemClock_Config+0xb4>)
 8002916:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	4b1c      	ldr	r3, [pc, #112]	@ (8002990 <SystemClock_Config+0xb4>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002924:	603b      	str	r3, [r7, #0]
 8002926:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002928:	2307      	movs	r3, #7
 800292a:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800292c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002932:	2301      	movs	r3, #1
 8002934:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002936:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800293a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800293c:	2340      	movs	r3, #64	@ 0x40
 800293e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002940:	2300      	movs	r3, #0
 8002942:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002944:	f107 0320 	add.w	r3, r7, #32
 8002948:	4618      	mov	r0, r3
 800294a:	f005 ff53 	bl	80087f4 <HAL_RCC_OscConfig>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8002954:	f000 faed 	bl	8002f32 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002958:	236f      	movs	r3, #111	@ 0x6f
 800295a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800295c:	2302      	movs	r3, #2
 800295e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002964:	2300      	movs	r3, #0
 8002966:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800296c:	2300      	movs	r3, #0
 800296e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002970:	2300      	movs	r3, #0
 8002972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002974:	1d3b      	adds	r3, r7, #4
 8002976:	2101      	movs	r1, #1
 8002978:	4618      	mov	r0, r3
 800297a:	f006 faaf 	bl	8008edc <HAL_RCC_ClockConfig>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002984:	f000 fad5 	bl	8002f32 <Error_Handler>
  }
}
 8002988:	bf00      	nop
 800298a:	3768      	adds	r7, #104	@ 0x68
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	58000400 	.word	0x58000400

08002994 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b094      	sub	sp, #80	@ 0x50
 8002998:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800299a:	463b      	mov	r3, r7
 800299c:	2250      	movs	r2, #80	@ 0x50
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f00f f8b5 	bl	8011b10 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80029a6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80029aa:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80029ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029b0:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80029b2:	2302      	movs	r3, #2
 80029b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80029b6:	2300      	movs	r3, #0
 80029b8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029ba:	463b      	mov	r3, r7
 80029bc:	4618      	mov	r0, r3
 80029be:	f006 feca 	bl	8009756 <HAL_RCCEx_PeriphCLKConfig>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80029c8:	f000 fab3 	bl	8002f32 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 80029cc:	bf00      	nop
 80029ce:	3750      	adds	r7, #80	@ 0x50
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <MX_IPCC_Init+0x20>)
 80029da:	4a07      	ldr	r2, [pc, #28]	@ (80029f8 <MX_IPCC_Init+0x24>)
 80029dc:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80029de:	4805      	ldr	r0, [pc, #20]	@ (80029f4 <MX_IPCC_Init+0x20>)
 80029e0:	f005 faee 	bl	8007fc0 <HAL_IPCC_Init>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d001      	beq.n	80029ee <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80029ea:	f000 faa2 	bl	8002f32 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80029ee:	bf00      	nop
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	20000498 	.word	0x20000498
 80029f8:	58000c00 	.word	0x58000c00

080029fc <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
	...

08002a0c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a10:	4b16      	ldr	r3, [pc, #88]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a12:	4a17      	ldr	r2, [pc, #92]	@ (8002a70 <MX_RTC_Init+0x64>)
 8002a14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a16:	4b15      	ldr	r3, [pc, #84]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002a1c:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a1e:	220f      	movs	r2, #15
 8002a20:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002a22:	4b12      	ldr	r3, [pc, #72]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a24:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002a28:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a2a:	4b10      	ldr	r3, [pc, #64]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a30:	4b0e      	ldr	r3, [pc, #56]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a36:	4b0d      	ldr	r3, [pc, #52]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a42:	480a      	ldr	r0, [pc, #40]	@ (8002a6c <MX_RTC_Init+0x60>)
 8002a44:	f007 f90e 	bl	8009c64 <HAL_RTC_Init>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002a4e:	f000 fa70 	bl	8002f32 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8002a52:	4807      	ldr	r0, [pc, #28]	@ (8002a70 <MX_RTC_Init+0x64>)
 8002a54:	f7ff ff01 	bl	800285a <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8002a58:	2100      	movs	r1, #0
 8002a5a:	4805      	ldr	r0, [pc, #20]	@ (8002a70 <MX_RTC_Init+0x64>)
 8002a5c:	f7ff ff0d 	bl	800287a <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8002a60:	4803      	ldr	r0, [pc, #12]	@ (8002a70 <MX_RTC_Init+0x64>)
 8002a62:	f7ff feed 	bl	8002840 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	200004d4 	.word	0x200004d4
 8002a70:	40002800 	.word	0x40002800

08002a74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a78:	4b23      	ldr	r3, [pc, #140]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a7a:	4a24      	ldr	r2, [pc, #144]	@ (8002b0c <MX_USART1_UART_Init+0x98>)
 8002a7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a7e:	4b22      	ldr	r3, [pc, #136]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a80:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a86:	4b20      	ldr	r3, [pc, #128]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a92:	4b1d      	ldr	r3, [pc, #116]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a98:	4b1b      	ldr	r3, [pc, #108]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002a9a:	220c      	movs	r2, #12
 8002a9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002aa4:	4b18      	ldr	r3, [pc, #96]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002aa6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002aaa:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aac:	4b16      	ldr	r3, [pc, #88]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002ab2:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ab8:	4b13      	ldr	r3, [pc, #76]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002abe:	4812      	ldr	r0, [pc, #72]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002ac0:	f008 f988 	bl	800add4 <HAL_UART_Init>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002aca:	f000 fa32 	bl	8002f32 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ace:	2100      	movs	r1, #0
 8002ad0:	480d      	ldr	r0, [pc, #52]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002ad2:	f00a f9e8 	bl	800cea6 <HAL_UARTEx_SetTxFifoThreshold>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002adc:	f000 fa29 	bl	8002f32 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ae0:	2100      	movs	r1, #0
 8002ae2:	4809      	ldr	r0, [pc, #36]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002ae4:	f00a fa1d 	bl	800cf22 <HAL_UARTEx_SetRxFifoThreshold>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002aee:	f000 fa20 	bl	8002f32 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002af2:	4805      	ldr	r0, [pc, #20]	@ (8002b08 <MX_USART1_UART_Init+0x94>)
 8002af4:	f00a f99e 	bl	800ce34 <HAL_UARTEx_DisableFifoMode>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d001      	beq.n	8002b02 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002afe:	f000 fa18 	bl	8002f32 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	200004f8 	.word	0x200004f8
 8002b0c:	40013800 	.word	0x40013800

08002b10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002b14:	2004      	movs	r0, #4
 8002b16:	f7ff fe61 	bl	80027dc <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b1a:	2002      	movs	r0, #2
 8002b1c:	f7ff fe5e 	bl	80027dc <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	210f      	movs	r1, #15
 8002b24:	203a      	movs	r0, #58	@ 0x3a
 8002b26:	f004 fbc8 	bl	80072ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002b2a:	203a      	movs	r0, #58	@ 0x3a
 8002b2c:	f004 fbdf 	bl	80072ee <HAL_NVIC_EnableIRQ>

}
 8002b30:	bf00      	nop
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b3a:	1d3b      	adds	r3, r7, #4
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b48:	2001      	movs	r0, #1
 8002b4a:	f7ff fe60 	bl	800280e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b4e:	2004      	movs	r0, #4
 8002b50:	f7ff fe5d 	bl	800280e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b54:	2002      	movs	r0, #2
 8002b56:	f7ff fe5a 	bl	800280e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b5a:	2008      	movs	r0, #8
 8002b5c:	f7ff fe57 	bl	800280e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b60:	2010      	movs	r0, #16
 8002b62:	f7ff fe54 	bl	800280e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b66:	2080      	movs	r0, #128	@ 0x80
 8002b68:	f7ff fe51 	bl	800280e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2103      	movs	r1, #3
 8002b70:	48bd      	ldr	r0, [pc, #756]	@ (8002e68 <MX_GPIO_Init+0x334>)
 8002b72:	f005 f9d1 	bl	8007f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002b76:	2200      	movs	r2, #0
 8002b78:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002b7c:	48bb      	ldr	r0, [pc, #748]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002b7e:	f005 f9cb 	bl	8007f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002b82:	2200      	movs	r2, #0
 8002b84:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b88:	48b9      	ldr	r0, [pc, #740]	@ (8002e70 <MX_GPIO_Init+0x33c>)
 8002b8a:	f005 f9c5 	bl	8007f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2104      	movs	r1, #4
 8002b92:	48b8      	ldr	r0, [pc, #736]	@ (8002e74 <MX_GPIO_Init+0x340>)
 8002b94:	f005 f9c0 	bl	8007f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA0 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5;
 8002b98:	2325      	movs	r3, #37	@ 0x25
 8002b9a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bac:	f004 ff66 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002bb0:	233a      	movs	r3, #58	@ 0x3a
 8002bb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	48aa      	ldr	r0, [pc, #680]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002bc2:	f004 ff5b 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002bc6:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002bca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bd4:	1d3b      	adds	r3, r7, #4
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	48a4      	ldr	r0, [pc, #656]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002bda:	f004 ff4f 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002bde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002be2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be4:	2302      	movs	r3, #2
 8002be6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bec:	2300      	movs	r3, #0
 8002bee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002bf0:	230a      	movs	r3, #10
 8002bf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002bf4:	1d3b      	adds	r3, r7, #4
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	489f      	ldr	r0, [pc, #636]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002bfa:	f004 ff3f 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c0e:	2308      	movs	r3, #8
 8002c10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	4619      	mov	r1, r3
 8002c16:	4895      	ldr	r0, [pc, #596]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002c18:	f004 ff30 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c22:	2312      	movs	r3, #18
 8002c24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c2e:	2304      	movs	r3, #4
 8002c30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	4619      	mov	r1, r3
 8002c36:	4890      	ldr	r0, [pc, #576]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002c38:	f004 ff20 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002c3c:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002c40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c42:	2302      	movs	r3, #2
 8002c44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c46:	2300      	movs	r3, #0
 8002c48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c4e:	2308      	movs	r3, #8
 8002c50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	4619      	mov	r1, r3
 8002c56:	4888      	ldr	r0, [pc, #544]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002c58:	f004 ff10 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c72:	1d3b      	adds	r3, r7, #4
 8002c74:	4619      	mov	r1, r3
 8002c76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c7a:	f004 feff 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c82:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c84:	2312      	movs	r3, #18
 8002c86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c90:	2304      	movs	r3, #4
 8002c92:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	4619      	mov	r1, r3
 8002c98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c9c:	f004 feee 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002ca0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002ca4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002cb2:	230a      	movs	r3, #10
 8002cb4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cbe:	f004 fedd 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002cd2:	2305      	movs	r3, #5
 8002cd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	4865      	ldr	r0, [pc, #404]	@ (8002e70 <MX_GPIO_Init+0x33c>)
 8002cdc:	f004 fece 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G4_IO1_Pin TSC_G4_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G4_IO1_Pin|TSC_G4_IO2_Pin;
 8002ce0:	23c0      	movs	r3, #192	@ 0xc0
 8002ce2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002cf0:	2309      	movs	r3, #9
 8002cf2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cf4:	1d3b      	adds	r3, r7, #4
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	485c      	ldr	r0, [pc, #368]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002cfa:	f004 febf 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002cfe:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002d02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d04:	2302      	movs	r3, #2
 8002d06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d10:	2305      	movs	r3, #5
 8002d12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d14:	1d3b      	adds	r3, r7, #4
 8002d16:	4619      	mov	r1, r3
 8002d18:	4857      	ldr	r0, [pc, #348]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002d1a:	f004 feaf 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002d1e:	2312      	movs	r3, #18
 8002d20:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d22:	2300      	movs	r3, #0
 8002d24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d2a:	1d3b      	adds	r3, r7, #4
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4851      	ldr	r0, [pc, #324]	@ (8002e74 <MX_GPIO_Init+0x340>)
 8002d30:	f004 fea4 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002d34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d38:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	2300      	movs	r3, #0
 8002d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d46:	2301      	movs	r3, #1
 8002d48:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4a:	1d3b      	adds	r3, r7, #4
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	484a      	ldr	r0, [pc, #296]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002d50:	f004 fe94 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d54:	2304      	movs	r3, #4
 8002d56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d60:	1d3b      	adds	r3, r7, #4
 8002d62:	4619      	mov	r1, r3
 8002d64:	4844      	ldr	r0, [pc, #272]	@ (8002e78 <MX_GPIO_Init+0x344>)
 8002d66:	f004 fe89 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002d6a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d70:	2302      	movs	r3, #2
 8002d72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d80:	1d3b      	adds	r3, r7, #4
 8002d82:	4619      	mov	r1, r3
 8002d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d88:	f004 fe78 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d8c:	2340      	movs	r3, #64	@ 0x40
 8002d8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d90:	2302      	movs	r3, #2
 8002d92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002d9c:	2308      	movs	r3, #8
 8002d9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002da8:	f004 fe68 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002dac:	2308      	movs	r3, #8
 8002dae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db0:	2302      	movs	r3, #2
 8002db2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db8:	2300      	movs	r3, #0
 8002dba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002dbc:	230a      	movs	r3, #10
 8002dbe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dc8:	f004 fe58 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002ddc:	1d3b      	adds	r3, r7, #4
 8002dde:	4619      	mov	r1, r3
 8002de0:	4821      	ldr	r0, [pc, #132]	@ (8002e68 <MX_GPIO_Init+0x334>)
 8002de2:	f004 fe4b 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002de6:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002dea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2300      	movs	r3, #0
 8002df6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	4619      	mov	r1, r3
 8002e00:	481b      	ldr	r0, [pc, #108]	@ (8002e70 <MX_GPIO_Init+0x33c>)
 8002e02:	f004 fe3b 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002e06:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002e0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e14:	1d3b      	adds	r3, r7, #4
 8002e16:	4619      	mov	r1, r3
 8002e18:	4815      	ldr	r0, [pc, #84]	@ (8002e70 <MX_GPIO_Init+0x33c>)
 8002e1a:	f004 fe2f 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002e1e:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002e22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e24:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e2e:	1d3b      	adds	r3, r7, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	480f      	ldr	r0, [pc, #60]	@ (8002e70 <MX_GPIO_Init+0x33c>)
 8002e34:	f004 fe22 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002e38:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e3c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e46:	2300      	movs	r3, #0
 8002e48:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e4a:	1d3b      	adds	r3, r7, #4
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4807      	ldr	r0, [pc, #28]	@ (8002e6c <MX_GPIO_Init+0x338>)
 8002e50:	f004 fe14 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002e54:	2368      	movs	r3, #104	@ 0x68
 8002e56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e60:	2300      	movs	r3, #0
 8002e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002e64:	230a      	movs	r3, #10
 8002e66:	e009      	b.n	8002e7c <MX_GPIO_Init+0x348>
 8002e68:	48001c00 	.word	0x48001c00
 8002e6c:	48000800 	.word	0x48000800
 8002e70:	48000c00 	.word	0x48000c00
 8002e74:	48001000 	.word	0x48001000
 8002e78:	48000400 	.word	0x48000400
 8002e7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e7e:	1d3b      	adds	r3, r7, #4
 8002e80:	4619      	mov	r1, r3
 8002e82:	4826      	ldr	r0, [pc, #152]	@ (8002f1c <MX_GPIO_Init+0x3e8>)
 8002e84:	f004 fdfa 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e88:	2308      	movs	r3, #8
 8002e8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e8c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e90:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e96:	1d3b      	adds	r3, r7, #4
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4821      	ldr	r0, [pc, #132]	@ (8002f20 <MX_GPIO_Init+0x3ec>)
 8002e9c:	f004 fdee 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ea0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ea4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb2:	1d3b      	adds	r3, r7, #4
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4819      	ldr	r0, [pc, #100]	@ (8002f1c <MX_GPIO_Init+0x3e8>)
 8002eb8:	f004 fde0 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002ebc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ec0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002ece:	2309      	movs	r3, #9
 8002ed0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed2:	1d3b      	adds	r3, r7, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4811      	ldr	r0, [pc, #68]	@ (8002f1c <MX_GPIO_Init+0x3e8>)
 8002ed8:	f004 fdd0 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002edc:	2304      	movs	r3, #4
 8002ede:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002eec:	1d3b      	adds	r3, r7, #4
 8002eee:	4619      	mov	r1, r3
 8002ef0:	480b      	ldr	r0, [pc, #44]	@ (8002f20 <MX_GPIO_Init+0x3ec>)
 8002ef2:	f004 fdc3 	bl	8007a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efa:	2302      	movs	r3, #2
 8002efc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efe:	2300      	movs	r3, #0
 8002f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f02:	2300      	movs	r3, #0
 8002f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002f06:	230e      	movs	r3, #14
 8002f08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f0a:	1d3b      	adds	r3, r7, #4
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	4804      	ldr	r0, [pc, #16]	@ (8002f20 <MX_GPIO_Init+0x3ec>)
 8002f10:	f004 fdb4 	bl	8007a7c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f14:	bf00      	nop
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	48000c00 	.word	0x48000c00
 8002f20:	48001000 	.word	0x48001000

08002f24 <PeriphClock_Config>:

/* USER CODE BEGIN 4 */
void PeriphClock_Config(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002f28:	bf00      	nop
}
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f32:	b480      	push	{r7}
 8002f34:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002f36:	b672      	cpsid	i
}
 8002f38:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f3a:	bf00      	nop
 8002f3c:	e7fd      	b.n	8002f3a <Error_Handler+0x8>

08002f3e <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002f3e:	b480      	push	{r7}
 8002f40:	b083      	sub	sp, #12
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002f46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002f6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f76:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f7e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002f82:	bf00      	nop
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <LL_AHB2_GRP1_EnableClock>:
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002fa4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4013      	ands	r3, r2
 8002fae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr

08002fbe <LL_AHB3_GRP1_EnableClock>:
{
 8002fbe:	b480      	push	{r7}
 8002fc0:	b085      	sub	sp, #20
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002fc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
}
 8002fe4:	bf00      	nop
 8002fe6:	3714      	adds	r7, #20
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <LL_APB1_GRP1_EnableClock>:
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ffc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ffe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4313      	orrs	r3, r2
 8003006:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800300c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4013      	ands	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003014:	68fb      	ldr	r3, [r7, #12]
}
 8003016:	bf00      	nop
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <LL_APB2_GRP1_EnableClock>:
{
 8003022:	b480      	push	{r7}
 8003024:	b085      	sub	sp, #20
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800302a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800302e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003030:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4313      	orrs	r3, r2
 8003038:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800303a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800303e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4013      	ands	r3, r2
 8003044:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003046:	68fb      	ldr	r3, [r7, #12]
}
 8003048:	bf00      	nop
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003058:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800305c:	f7ff ffaf 	bl	8002fbe <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003060:	2200      	movs	r2, #0
 8003062:	2100      	movs	r1, #0
 8003064:	202e      	movs	r0, #46	@ 0x2e
 8003066:	f004 f928 	bl	80072ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800306a:	202e      	movs	r0, #46	@ 0x2e
 800306c:	f004 f93f 	bl	80072ee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003070:	bf00      	nop
 8003072:	bd80      	pop	{r7, pc}

08003074 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a05      	ldr	r2, [pc, #20]	@ (8003098 <HAL_IPCC_MspInit+0x24>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d103      	bne.n	800308e <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003086:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800308a:	f7ff ff98 	bl	8002fbe <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800308e:	bf00      	nop
 8003090:	3708      	adds	r7, #8
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	58000c00 	.word	0x58000c00

0800309c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b096      	sub	sp, #88	@ 0x58
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80030a4:	f107 0308 	add.w	r3, r7, #8
 80030a8:	2250      	movs	r2, #80	@ 0x50
 80030aa:	2100      	movs	r1, #0
 80030ac:	4618      	mov	r0, r3
 80030ae:	f00e fd2f 	bl	8011b10 <memset>
  if(hrtc->Instance==RTC)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a14      	ldr	r2, [pc, #80]	@ (8003108 <HAL_RTC_MspInit+0x6c>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d120      	bne.n	80030fe <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 80030bc:	f005 f806 	bl	80080cc <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 80030c0:	f005 f804 	bl	80080cc <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 80030c4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80030c8:	f7ff ff39 	bl	8002f3e <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80030cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030d0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80030d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030d6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030d8:	f107 0308 	add.w	r3, r7, #8
 80030dc:	4618      	mov	r0, r3
 80030de:	f006 fb3a 	bl	8009756 <HAL_RCCEx_PeriphCLKConfig>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d001      	beq.n	80030ec <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 80030e8:	f7ff ff23 	bl	8002f32 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80030ec:	f7ff ff3d 	bl	8002f6a <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80030f0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80030f4:	f7ff ff7c 	bl	8002ff0 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f006 febf 	bl	8009e7c <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80030fe:	bf00      	nop
 8003100:	3758      	adds	r7, #88	@ 0x58
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}
 8003106:	bf00      	nop
 8003108:	40002800 	.word	0x40002800

0800310c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b09c      	sub	sp, #112	@ 0x70
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003114:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
 800311c:	605a      	str	r2, [r3, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	60da      	str	r2, [r3, #12]
 8003122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003124:	f107 030c 	add.w	r3, r7, #12
 8003128:	2250      	movs	r2, #80	@ 0x50
 800312a:	2100      	movs	r1, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f00e fcef 	bl	8011b10 <memset>
  if(huart->Instance==USART1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a2e      	ldr	r2, [pc, #184]	@ (80031f0 <HAL_UART_MspInit+0xe4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d155      	bne.n	80031e8 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800313c:	2301      	movs	r3, #1
 800313e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003140:	2300      	movs	r3, #0
 8003142:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003144:	f107 030c 	add.w	r3, r7, #12
 8003148:	4618      	mov	r0, r3
 800314a:	f006 fb04 	bl	8009756 <HAL_RCCEx_PeriphCLKConfig>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003154:	f7ff feed 	bl	8002f32 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003158:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800315c:	f7ff ff61 	bl	8003022 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003160:	2002      	movs	r0, #2
 8003162:	f7ff ff13 	bl	8002f8c <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8003166:	23c0      	movs	r3, #192	@ 0xc0
 8003168:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316a:	2302      	movs	r3, #2
 800316c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800316e:	2301      	movs	r3, #1
 8003170:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003172:	2303      	movs	r3, #3
 8003174:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003176:	2307      	movs	r3, #7
 8003178:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800317e:	4619      	mov	r1, r3
 8003180:	481c      	ldr	r0, [pc, #112]	@ (80031f4 <HAL_UART_MspInit+0xe8>)
 8003182:	f004 fc7b 	bl	8007a7c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003186:	4b1c      	ldr	r3, [pc, #112]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 8003188:	4a1c      	ldr	r2, [pc, #112]	@ (80031fc <HAL_UART_MspInit+0xf0>)
 800318a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800318c:	4b1a      	ldr	r3, [pc, #104]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 800318e:	220f      	movs	r2, #15
 8003190:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003192:	4b19      	ldr	r3, [pc, #100]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 8003194:	2210      	movs	r2, #16
 8003196:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003198:	4b17      	ldr	r3, [pc, #92]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 800319a:	2200      	movs	r2, #0
 800319c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800319e:	4b16      	ldr	r3, [pc, #88]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031a0:	2280      	movs	r2, #128	@ 0x80
 80031a2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031a4:	4b14      	ldr	r3, [pc, #80]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031aa:	4b13      	ldr	r3, [pc, #76]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80031b0:	4b11      	ldr	r3, [pc, #68]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80031b6:	4b10      	ldr	r3, [pc, #64]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80031bc:	480e      	ldr	r0, [pc, #56]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031be:	f004 f8db 	bl	8007378 <HAL_DMA_Init>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d001      	beq.n	80031cc <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80031c8:	f7ff feb3 	bl	8002f32 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a0a      	ldr	r2, [pc, #40]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031d0:	67da      	str	r2, [r3, #124]	@ 0x7c
 80031d2:	4a09      	ldr	r2, [pc, #36]	@ (80031f8 <HAL_UART_MspInit+0xec>)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80031d8:	2200      	movs	r2, #0
 80031da:	2100      	movs	r1, #0
 80031dc:	2024      	movs	r0, #36	@ 0x24
 80031de:	f004 f86c 	bl	80072ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80031e2:	2024      	movs	r0, #36	@ 0x24
 80031e4:	f004 f883 	bl	80072ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80031e8:	bf00      	nop
 80031ea:	3770      	adds	r7, #112	@ 0x70
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40013800 	.word	0x40013800
 80031f4:	48000400 	.word	0x48000400
 80031f8:	2000058c 	.word	0x2000058c
 80031fc:	40020444 	.word	0x40020444

08003200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003204:	bf00      	nop
 8003206:	e7fd      	b.n	8003204 <NMI_Handler+0x4>

08003208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800320c:	bf00      	nop
 800320e:	e7fd      	b.n	800320c <HardFault_Handler+0x4>

08003210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003214:	bf00      	nop
 8003216:	e7fd      	b.n	8003214 <MemManage_Handler+0x4>

08003218 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800321c:	bf00      	nop
 800321e:	e7fd      	b.n	800321c <BusFault_Handler+0x4>

08003220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003224:	bf00      	nop
 8003226:	e7fd      	b.n	8003224 <UsageFault_Handler+0x4>

08003228 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800322c:	bf00      	nop
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003236:	b480      	push	{r7}
 8003238:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003248:	bf00      	nop
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003252:	b580      	push	{r7, lr}
 8003254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003256:	f003 feb1 	bl	8006fbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800325a:	bf00      	nop
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003264:	4802      	ldr	r0, [pc, #8]	@ (8003270 <USART1_IRQHandler+0x10>)
 8003266:	f007 fed1 	bl	800b00c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	200004f8 	.word	0x200004f8

08003274 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003278:	f004 fe7e 	bl	8007f78 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800327c:	bf00      	nop
 800327e:	bd80      	pop	{r7, pc}

08003280 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003284:	4802      	ldr	r0, [pc, #8]	@ (8003290 <DMA2_Channel4_IRQHandler+0x10>)
 8003286:	f004 fa58 	bl	800773a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	2000058c 	.word	0x2000058c

08003294 <IPCC_C1_RX_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003298:	f001 fbf8 	bl	8004a8c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800329c:	bf00      	nop
 800329e:	bd80      	pop	{r7, pc}

080032a0 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80032a4:	f001 fc28 	bl	8004af8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80032b0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80032b4:	f004 fe48 	bl	8007f48 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80032b8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80032bc:	f004 fe44 	bl	8007f48 <HAL_GPIO_EXTI_IRQHandler>
}
 80032c0:	bf00      	nop
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 80032c8:	f7fe fe98 	bl	8001ffc <HW_TS_RTC_Wakeup_Handler>
}
 80032cc:	bf00      	nop
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 80032d4:	f002 fe7e 	bl	8005fd4 <BSP_PWM_LED_IRQHandler>
}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}

080032dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  return 1;
 80032e0:	2301      	movs	r3, #1
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr

080032ec <_kill>:

int _kill(int pid, int sig)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80032f6:	f00e fc5d 	bl	8011bb4 <__errno>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2216      	movs	r2, #22
 80032fe:	601a      	str	r2, [r3, #0]
  return -1;
 8003300:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003304:	4618      	mov	r0, r3
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <_exit>:

void _exit (int status)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003314:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7ff ffe7 	bl	80032ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800331e:	bf00      	nop
 8003320:	e7fd      	b.n	800331e <_exit+0x12>

08003322 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b086      	sub	sp, #24
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
 8003332:	e00a      	b.n	800334a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003334:	f3af 8000 	nop.w
 8003338:	4601      	mov	r1, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	1c5a      	adds	r2, r3, #1
 800333e:	60ba      	str	r2, [r7, #8]
 8003340:	b2ca      	uxtb	r2, r1
 8003342:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	3301      	adds	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	429a      	cmp	r2, r3
 8003350:	dbf0      	blt.n	8003334 <_read+0x12>
  }

  return len;
 8003352:	687b      	ldr	r3, [r7, #4]
}
 8003354:	4618      	mov	r0, r3
 8003356:	3718      	adds	r7, #24
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <_close>:
  }
  return len;
}

int _close(int file)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003364:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003368:	4618      	mov	r0, r3
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003384:	605a      	str	r2, [r3, #4]
  return 0;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <_isatty>:

int _isatty(int file)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800339c:	2301      	movs	r3, #1
}
 800339e:	4618      	mov	r0, r3
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr

080033aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033aa:	b480      	push	{r7}
 80033ac:	b085      	sub	sp, #20
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	60f8      	str	r0, [r7, #12]
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80033cc:	4a14      	ldr	r2, [pc, #80]	@ (8003420 <_sbrk+0x5c>)
 80033ce:	4b15      	ldr	r3, [pc, #84]	@ (8003424 <_sbrk+0x60>)
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80033d8:	4b13      	ldr	r3, [pc, #76]	@ (8003428 <_sbrk+0x64>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d102      	bne.n	80033e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80033e0:	4b11      	ldr	r3, [pc, #68]	@ (8003428 <_sbrk+0x64>)
 80033e2:	4a12      	ldr	r2, [pc, #72]	@ (800342c <_sbrk+0x68>)
 80033e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80033e6:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <_sbrk+0x64>)
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4413      	add	r3, r2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d207      	bcs.n	8003404 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80033f4:	f00e fbde 	bl	8011bb4 <__errno>
 80033f8:	4603      	mov	r3, r0
 80033fa:	220c      	movs	r2, #12
 80033fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80033fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003402:	e009      	b.n	8003418 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003404:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <_sbrk+0x64>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800340a:	4b07      	ldr	r3, [pc, #28]	@ (8003428 <_sbrk+0x64>)
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4413      	add	r3, r2
 8003412:	4a05      	ldr	r2, [pc, #20]	@ (8003428 <_sbrk+0x64>)
 8003414:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003416:	68fb      	ldr	r3, [r7, #12]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	20030000 	.word	0x20030000
 8003424:	00001000 	.word	0x00001000
 8003428:	200005ec 	.word	0x200005ec
 800342c:	20001e88 	.word	0x20001e88

08003430 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8003434:	4b03      	ldr	r3, [pc, #12]	@ (8003444 <LL_FLASH_GetUDN+0x14>)
 8003436:	681b      	ldr	r3, [r3, #0]
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	1fff7580 	.word	0x1fff7580

08003448 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800344c:	4b03      	ldr	r3, [pc, #12]	@ (800345c <LL_FLASH_GetDeviceID+0x14>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	b2db      	uxtb	r3, r3
}
 8003452:	4618      	mov	r0, r3
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	1fff7584 	.word	0x1fff7584

08003460 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8003464:	4b03      	ldr	r3, [pc, #12]	@ (8003474 <LL_FLASH_GetSTCompanyID+0x14>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	0a1b      	lsrs	r3, r3, #8
}
 800346a:	4618      	mov	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	1fff7584 	.word	0x1fff7584

08003478 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347a:	b0b3      	sub	sp, #204	@ 0xcc
 800347c:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800347e:	2392      	movs	r3, #146	@ 0x92
 8003480:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 8003484:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8003488:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char BdAddress[20];
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr=0;  
 800348c:	2300      	movs	r3, #0
 800348e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003492:	463b      	mov	r3, r7
 8003494:	2243      	movs	r2, #67	@ 0x43
 8003496:	2100      	movs	r1, #0
 8003498:	4618      	mov	r0, r3
 800349a:	f00e fb39 	bl	8011b10 <memset>
 800349e:	2344      	movs	r3, #68	@ 0x44
 80034a0:	82bb      	strh	r3, [r7, #20]
 80034a2:	2308      	movs	r3, #8
 80034a4:	82fb      	strh	r3, [r7, #22]
 80034a6:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 80034aa:	833b      	strh	r3, [r7, #24]
 80034ac:	2302      	movs	r3, #2
 80034ae:	76bb      	strb	r3, [r7, #26]
 80034b0:	2301      	movs	r3, #1
 80034b2:	76fb      	strb	r3, [r7, #27]
 80034b4:	2312      	movs	r3, #18
 80034b6:	773b      	strb	r3, [r7, #28]
 80034b8:	2329      	movs	r3, #41	@ 0x29
 80034ba:	777b      	strb	r3, [r7, #29]
 80034bc:	239c      	movs	r3, #156	@ 0x9c
 80034be:	83fb      	strh	r3, [r7, #30]
 80034c0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80034c4:	843b      	strh	r3, [r7, #32]
 80034c6:	2302      	movs	r3, #2
 80034c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d2:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 80034d6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80034d8:	2301      	movs	r3, #1
 80034da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80034de:	2320      	movs	r3, #32
 80034e0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80034e4:	23d8      	movs	r3, #216	@ 0xd8
 80034e6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80034ea:	2306      	movs	r3, #6
 80034ec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80034f0:	2303      	movs	r3, #3
 80034f2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80034f6:	f240 6372 	movw	r3, #1650	@ 0x672
 80034fa:	867b      	strh	r3, [r7, #50]	@ 0x32
 80034fc:	230d      	movs	r3, #13
 80034fe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8003502:	2304      	movs	r3, #4
 8003504:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003508:	f000 fcae 	bl	8003e68 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800350c:	2101      	movs	r1, #1
 800350e:	2002      	movs	r0, #2
 8003510:	f00d f978 	bl	8010804 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8003514:	4aad      	ldr	r2, [pc, #692]	@ (80037cc <APP_BLE_Init+0x354>)
 8003516:	2100      	movs	r1, #0
 8003518:	2004      	movs	r0, #4
 800351a:	f00d fb25 	bl	8010b68 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800351e:	463b      	mov	r3, r7
 8003520:	4618      	mov	r0, r3
 8003522:	f00b fbeb 	bl	800ecfc <SHCI_C2_BLE_Init>
 8003526:	4603      	mov	r3, r0
 8003528:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (status != SHCI_Success)
 800352c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <APP_BLE_Init+0xce>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 8003534:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003538:	4619      	mov	r1, r3
 800353a:	48a5      	ldr	r0, [pc, #660]	@ (80037d0 <APP_BLE_Init+0x358>)
 800353c:	f00e f976 	bl	801182c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 8003540:	f7ff fcf7 	bl	8002f32 <Error_Handler>
 8003544:	e002      	b.n	800354c <APP_BLE_Init+0xd4>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 8003546:	48a3      	ldr	r0, [pc, #652]	@ (80037d4 <APP_BLE_Init+0x35c>)
 8003548:	f00e f970 	bl	801182c <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800354c:	f000 fca2 	bl	8003e94 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 8003550:	f00c fb30 	bl	800fbb4 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003554:	4ba0      	ldr	r3, [pc, #640]	@ (80037d8 <APP_BLE_Init+0x360>)
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800355c:	4b9e      	ldr	r3, [pc, #632]	@ (80037d8 <APP_BLE_Init+0x360>)
 800355e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003562:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 8003564:	4a9d      	ldr	r2, [pc, #628]	@ (80037dc <APP_BLE_Init+0x364>)
 8003566:	2100      	movs	r1, #0
 8003568:	2001      	movs	r0, #1
 800356a:	f00d fafd 	bl	8010b68 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 800356e:	4a9c      	ldr	r2, [pc, #624]	@ (80037e0 <APP_BLE_Init+0x368>)
 8003570:	2100      	movs	r1, #0
 8003572:	2002      	movs	r0, #2
 8003574:	f00d faf8 	bl	8010b68 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8003578:	2006      	movs	r0, #6
 800357a:	f00a fde7 	bl	800e14c <aci_hal_set_radio_activity_mask>
 800357e:	4603      	mov	r3, r0
 8003580:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
  if (ret != BLE_STATUS_SUCCESS)
 8003584:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8003588:	2b00      	cmp	r3, #0
 800358a:	d006      	beq.n	800359a <APP_BLE_Init+0x122>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800358c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8003590:	4619      	mov	r1, r3
 8003592:	4894      	ldr	r0, [pc, #592]	@ (80037e4 <APP_BLE_Init+0x36c>)
 8003594:	f00e f94a 	bl	801182c <iprintf>
 8003598:	e002      	b.n	80035a0 <APP_BLE_Init+0x128>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800359a:	4893      	ldr	r0, [pc, #588]	@ (80037e8 <APP_BLE_Init+0x370>)
 800359c:	f00e f946 	bl	801182c <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 80035a0:	4b92      	ldr	r3, [pc, #584]	@ (80037ec <APP_BLE_Init+0x374>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 80035a6:	4b92      	ldr	r3, [pc, #584]	@ (80037f0 <APP_BLE_Init+0x378>)
 80035a8:	2201      	movs	r2, #1
 80035aa:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 80035ac:	f001 f8ea 	bl	8004784 <P2PS_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 80035b0:	4b90      	ldr	r3, [pc, #576]	@ (80037f4 <APP_BLE_Init+0x37c>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	4990      	ldr	r1, [pc, #576]	@ (80037f8 <APP_BLE_Init+0x380>)
 80035b6:	2000      	movs	r0, #0
 80035b8:	f7fe fec2 	bl	8002340 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 80035bc:	4b8f      	ldr	r3, [pc, #572]	@ (80037fc <APP_BLE_Init+0x384>)
 80035be:	2200      	movs	r2, #0
 80035c0:	498f      	ldr	r1, [pc, #572]	@ (8003800 <APP_BLE_Init+0x388>)
 80035c2:	2000      	movs	r0, #0
 80035c4:	f7fe febc 	bl	8002340 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 80035c8:	4b83      	ldr	r3, [pc, #524]	@ (80037d8 <APP_BLE_Init+0x360>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 80035ce:	4b82      	ldr	r3, [pc, #520]	@ (80037d8 <APP_BLE_Init+0x360>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	739a      	strb	r2, [r3, #14]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 80035d4:	4b8b      	ldr	r3, [pc, #556]	@ (8003804 <APP_BLE_Init+0x38c>)
 80035d6:	2280      	movs	r2, #128	@ 0x80
 80035d8:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 80035da:	4b8b      	ldr	r3, [pc, #556]	@ (8003808 <APP_BLE_Init+0x390>)
 80035dc:	22a0      	movs	r2, #160	@ 0xa0
 80035de:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 80035e0:	2001      	movs	r0, #1
 80035e2:	f000 fdf9 	bl	80041d8 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 80035e6:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80035ea:	f00b fbcb 	bl	800ed84 <SHCI_GetWirelessFwInfo>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f040 8092 	bne.w	800371a <APP_BLE_Init+0x2a2>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 80035f6:	f000 fe9b 	bl	8004330 <BleGetBdAddress>
 80035fa:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 80035fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003602:	3305      	adds	r3, #5
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	461d      	mov	r5, r3
 8003608:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800360c:	3304      	adds	r3, #4
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	461e      	mov	r6, r3
 8003612:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003616:	3303      	adds	r3, #3
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003620:	3302      	adds	r3, #2
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	4619      	mov	r1, r3
 8003626:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800362a:	3301      	adds	r3, #1
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	461c      	mov	r4, r3
 8003630:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800363a:	9303      	str	r3, [sp, #12]
 800363c:	9402      	str	r4, [sp, #8]
 800363e:	9101      	str	r1, [sp, #4]
 8003640:	9200      	str	r2, [sp, #0]
 8003642:	4633      	mov	r3, r6
 8003644:	462a      	mov	r2, r5
 8003646:	4971      	ldr	r1, [pc, #452]	@ (800380c <APP_BLE_Init+0x394>)
 8003648:	f00e f968 	bl	801191c <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800364c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	461a      	mov	r2, r3
 8003654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003658:	785b      	ldrb	r3, [r3, #1]
 800365a:	4619      	mov	r1, r3
 800365c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003660:	789b      	ldrb	r3, [r3, #2]
 8003662:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	460b      	mov	r3, r1
 800366a:	4969      	ldr	r1, [pc, #420]	@ (8003810 <APP_BLE_Init+0x398>)
 800366c:	f00e f956 	bl	801191c <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 8003670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003674:	78db      	ldrb	r3, [r3, #3]
 8003676:	461a      	mov	r2, r3
 8003678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800367c:	791b      	ldrb	r3, [r3, #4]
 800367e:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8003682:	4964      	ldr	r1, [pc, #400]	@ (8003814 <APP_BLE_Init+0x39c>)
 8003684:	f00e f94a 	bl	801191c <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 8003688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800368c:	7a9b      	ldrb	r3, [r3, #10]
 800368e:	461a      	mov	r2, r3
 8003690:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003694:	7adb      	ldrb	r3, [r3, #11]
 8003696:	4619      	mov	r1, r3
 8003698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800369c:	7b1b      	ldrb	r3, [r3, #12]
 800369e:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	460b      	mov	r3, r1
 80036a6:	495c      	ldr	r1, [pc, #368]	@ (8003818 <APP_BLE_Init+0x3a0>)
 80036a8:	f00e f938 	bl	801191c <siprintf>
     
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80036ac:	2100      	movs	r1, #0
 80036ae:	2000      	movs	r0, #0
 80036b0:	f003 f9f4 	bl	8006a9c <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 80036b4:	2000      	movs	r0, #0
 80036b6:	f003 f8c9 	bl	800684c <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 80036ba:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 80036be:	2303      	movs	r3, #3
 80036c0:	2100      	movs	r1, #0
 80036c2:	2000      	movs	r0, #0
 80036c4:	f00c fe84 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 80036c8:	f00c fe20 	bl	801030c <UTIL_LCD_GetFont>
 80036cc:	4603      	mov	r3, r0
 80036ce:	88db      	ldrh	r3, [r3, #6]
 80036d0:	4619      	mov	r1, r3
 80036d2:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 80036d6:	2303      	movs	r3, #3
 80036d8:	2000      	movs	r0, #0
 80036da:	f00c fe79 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 80036de:	f00c fe15 	bl	801030c <UTIL_LCD_GetFont>
 80036e2:	4603      	mov	r3, r0
 80036e4:	88db      	ldrh	r3, [r3, #6]
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	4619      	mov	r1, r3
 80036ea:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80036ee:	2303      	movs	r3, #3
 80036f0:	2000      	movs	r0, #0
 80036f2:	f00c fe6d 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 80036f6:	f00c fe09 	bl	801030c <UTIL_LCD_GetFont>
 80036fa:	4603      	mov	r3, r0
 80036fc:	88db      	ldrh	r3, [r3, #6]
 80036fe:	461a      	mov	r2, r3
 8003700:	4613      	mov	r3, r2
 8003702:	005b      	lsls	r3, r3, #1
 8003704:	4413      	add	r3, r2
 8003706:	4619      	mov	r1, r3
 8003708:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 800370c:	2303      	movs	r3, #3
 800370e:	2000      	movs	r0, #0
 8003710:	f00c fe5e 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8003714:	2000      	movs	r0, #0
 8003716:	f003 f899 	bl	800684c <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 800371a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800371e:	f7fe f831 	bl	8001784 <HAL_Delay>
   /* Displays Application */
   
   sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003722:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003726:	3305      	adds	r3, #5
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	461d      	mov	r5, r3
 800372c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003730:	3304      	adds	r3, #4
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	461e      	mov	r6, r3
 8003736:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800373a:	3303      	adds	r3, #3
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	461a      	mov	r2, r3
 8003740:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003744:	3302      	adds	r3, #2
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	4619      	mov	r1, r3
 800374a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800374e:	3301      	adds	r3, #1
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	461c      	mov	r4, r3
 8003754:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 800375e:	9303      	str	r3, [sp, #12]
 8003760:	9402      	str	r4, [sp, #8]
 8003762:	9101      	str	r1, [sp, #4]
 8003764:	9200      	str	r2, [sp, #0]
 8003766:	4633      	mov	r3, r6
 8003768:	462a      	mov	r2, r5
 800376a:	4928      	ldr	r1, [pc, #160]	@ (800380c <APP_BLE_Init+0x394>)
 800376c:	f00e f8d6 	bl	801191c <siprintf>
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003770:	2100      	movs	r1, #0
 8003772:	2000      	movs	r0, #0
 8003774:	f003 f992 	bl	8006a9c <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8003778:	2000      	movs	r0, #0
 800377a:	f003 f867 	bl	800684c <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE P2P Server", CENTER_MODE);
 800377e:	2301      	movs	r3, #1
 8003780:	4a26      	ldr	r2, [pc, #152]	@ (800381c <APP_BLE_Init+0x3a4>)
 8003782:	2100      	movs	r1, #0
 8003784:	2000      	movs	r0, #0
 8003786:	f00c fe23 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 800378a:	f00c fdbf 	bl	801030c <UTIL_LCD_GetFont>
 800378e:	4603      	mov	r3, r0
 8003790:	88db      	ldrh	r3, [r3, #6]
 8003792:	4619      	mov	r1, r3
 8003794:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 8003798:	2303      	movs	r3, #3
 800379a:	2000      	movs	r0, #0
 800379c:	f00c fe18 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 80037a0:	f00c fdb4 	bl	801030c <UTIL_LCD_GetFont>
 80037a4:	4603      	mov	r3, r0
 80037a6:	88db      	ldrh	r3, [r3, #6]
 80037a8:	461a      	mov	r2, r3
 80037aa:	4613      	mov	r3, r2
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4413      	add	r3, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	2303      	movs	r3, #3
 80037b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003820 <APP_BLE_Init+0x3a8>)
 80037b6:	2000      	movs	r0, #0
 80037b8:	f00c fe0a 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 80037bc:	2000      	movs	r0, #0
 80037be:	f003 f845 	bl	800684c <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 80037c2:	bf00      	nop
}
 80037c4:	37bc      	adds	r7, #188	@ 0xbc
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037ca:	bf00      	nop
 80037cc:	0800e715 	.word	0x0800e715
 80037d0:	08013fc0 	.word	0x08013fc0
 80037d4:	08013ff8 	.word	0x08013ff8
 80037d8:	200005f8 	.word	0x200005f8
 80037dc:	080043b9 	.word	0x080043b9
 80037e0:	08004545 	.word	0x08004545
 80037e4:	08014020 	.word	0x08014020
 80037e8:	08014064 	.word	0x08014064
 80037ec:	20000678 	.word	0x20000678
 80037f0:	20000679 	.word	0x20000679
 80037f4:	08004411 	.word	0x08004411
 80037f8:	2000066d 	.word	0x2000066d
 80037fc:	08004421 	.word	0x08004421
 8003800:	2000066e 	.word	0x2000066e
 8003804:	20000670 	.word	0x20000670
 8003808:	20000672 	.word	0x20000672
 800380c:	0801409c 	.word	0x0801409c
 8003810:	080140bc 	.word	0x080140bc
 8003814:	080140d0 	.word	0x080140d0
 8003818:	080140e4 	.word	0x080140e4
 800381c:	080140f4 	.word	0x080140f4
 8003820:	08014108 	.word	0x08014108

08003824 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003826:	b099      	sub	sp, #100	@ 0x64
 8003828:	af04      	add	r7, sp, #16
 800382a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800382c:	2392      	movs	r3, #146	@ 0x92
 800382e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  /* USER CODE BEGIN SVCCTL_App_Notification */
    char BdAddress[20];
    const uint8_t *bdaddr; 
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3301      	adds	r3, #1
 8003836:	64bb      	str	r3, [r7, #72]	@ 0x48

  switch (p_event_pckt->evt)
 8003838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	2bff      	cmp	r3, #255	@ 0xff
 800383e:	f000 81d8 	beq.w	8003bf2 <SVCCTL_App_Notification+0x3ce>
 8003842:	2bff      	cmp	r3, #255	@ 0xff
 8003844:	f300 82c4 	bgt.w	8003dd0 <SVCCTL_App_Notification+0x5ac>
 8003848:	2b05      	cmp	r3, #5
 800384a:	d002      	beq.n	8003852 <SVCCTL_App_Notification+0x2e>
 800384c:	2b3e      	cmp	r3, #62	@ 0x3e
 800384e:	d07b      	beq.n	8003948 <SVCCTL_App_Notification+0x124>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003850:	e2be      	b.n	8003dd0 <SVCCTL_App_Notification+0x5ac>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003852:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003854:	3302      	adds	r3, #2
 8003856:	627b      	str	r3, [r7, #36]	@ 0x24
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800385e:	b29a      	uxth	r2, r3
 8003860:	4ba6      	ldr	r3, [pc, #664]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 8003862:	899b      	ldrh	r3, [r3, #12]
 8003864:	429a      	cmp	r2, r3
 8003866:	d114      	bne.n	8003892 <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003868:	4ba4      	ldr	r3, [pc, #656]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 800386a:	2200      	movs	r2, #0
 800386c:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800386e:	4ba3      	ldr	r3, [pc, #652]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003876:	48a2      	ldr	r0, [pc, #648]	@ (8003b00 <SVCCTL_App_Notification+0x2dc>)
 8003878:	f00e f848 	bl	801190c <puts>
                    p_disconnection_complete_event->Connection_Handle,
 800387c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003882:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003884:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 8003886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003888:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800388a:	461a      	mov	r2, r3
 800388c:	489d      	ldr	r0, [pc, #628]	@ (8003b04 <SVCCTL_App_Notification+0x2e0>)
 800388e:	f00d ffcd 	bl	801182c <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 8003892:	2001      	movs	r0, #1
 8003894:	f000 fca0 	bl	80041d8 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8003898:	4b9b      	ldr	r3, [pc, #620]	@ (8003b08 <SVCCTL_App_Notification+0x2e4>)
 800389a:	2201      	movs	r2, #1
 800389c:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800389e:	4b97      	ldr	r3, [pc, #604]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 80038a0:	899a      	ldrh	r2, [r3, #12]
 80038a2:	4b99      	ldr	r3, [pc, #612]	@ (8003b08 <SVCCTL_App_Notification+0x2e4>)
 80038a4:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 80038a6:	4898      	ldr	r0, [pc, #608]	@ (8003b08 <SVCCTL_App_Notification+0x2e4>)
 80038a8:	f000 ff58 	bl	800475c <P2PS_APP_Notification>
      bdaddr= BleGetBdAddress();
 80038ac:	f000 fd40 	bl	8004330 <BleGetBdAddress>
 80038b0:	62b8      	str	r0, [r7, #40]	@ 0x28
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 80038b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b4:	3305      	adds	r3, #5
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	461d      	mov	r5, r3
 80038ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038bc:	3304      	adds	r3, #4
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	461e      	mov	r6, r3
 80038c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c4:	3303      	adds	r3, #3
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038cc:	3302      	adds	r3, #2
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	4619      	mov	r1, r3
 80038d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d4:	3301      	adds	r3, #1
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	461c      	mov	r4, r3
 80038da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	f107 000c 	add.w	r0, r7, #12
 80038e2:	9303      	str	r3, [sp, #12]
 80038e4:	9402      	str	r4, [sp, #8]
 80038e6:	9101      	str	r1, [sp, #4]
 80038e8:	9200      	str	r2, [sp, #0]
 80038ea:	4633      	mov	r3, r6
 80038ec:	462a      	mov	r2, r5
 80038ee:	4987      	ldr	r1, [pc, #540]	@ (8003b0c <SVCCTL_App_Notification+0x2e8>)
 80038f0:	f00e f814 	bl	801191c <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80038f4:	2100      	movs	r1, #0
 80038f6:	2000      	movs	r0, #0
 80038f8:	f003 f8d0 	bl	8006a9c <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 80038fc:	2000      	movs	r0, #0
 80038fe:	f002 ffa5 	bl	800684c <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE P2P Server", CENTER_MODE);
 8003902:	2301      	movs	r3, #1
 8003904:	4a82      	ldr	r2, [pc, #520]	@ (8003b10 <SVCCTL_App_Notification+0x2ec>)
 8003906:	2100      	movs	r1, #0
 8003908:	2000      	movs	r0, #0
 800390a:	f00c fd61 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 800390e:	f00c fcfd 	bl	801030c <UTIL_LCD_GetFont>
 8003912:	4603      	mov	r3, r0
 8003914:	88db      	ldrh	r3, [r3, #6]
 8003916:	4619      	mov	r1, r3
 8003918:	f107 020c 	add.w	r2, r7, #12
 800391c:	2303      	movs	r3, #3
 800391e:	2000      	movs	r0, #0
 8003920:	f00c fd56 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003924:	f00c fcf2 	bl	801030c <UTIL_LCD_GetFont>
 8003928:	4603      	mov	r3, r0
 800392a:	88db      	ldrh	r3, [r3, #6]
 800392c:	461a      	mov	r2, r3
 800392e:	4613      	mov	r3, r2
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	4413      	add	r3, r2
 8003934:	4619      	mov	r1, r3
 8003936:	2303      	movs	r3, #3
 8003938:	4a76      	ldr	r2, [pc, #472]	@ (8003b14 <SVCCTL_App_Notification+0x2f0>)
 800393a:	2000      	movs	r0, #0
 800393c:	f00c fd48 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 8003940:	2000      	movs	r0, #0
 8003942:	f002 ff83 	bl	800684c <BSP_LCD_Refresh>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003946:	e246      	b.n	8003dd6 <SVCCTL_App_Notification+0x5b2>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003948:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800394a:	3302      	adds	r3, #2
 800394c:	63bb      	str	r3, [r7, #56]	@ 0x38
      switch (p_meta_evt->subevent)
 800394e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003950:	781b      	ldrb	r3, [r3, #0]
 8003952:	2b0c      	cmp	r3, #12
 8003954:	d033      	beq.n	80039be <SVCCTL_App_Notification+0x19a>
 8003956:	2b0c      	cmp	r3, #12
 8003958:	f300 8149 	bgt.w	8003bee <SVCCTL_App_Notification+0x3ca>
 800395c:	2b01      	cmp	r3, #1
 800395e:	d072      	beq.n	8003a46 <SVCCTL_App_Notification+0x222>
 8003960:	2b03      	cmp	r3, #3
 8003962:	f040 8144 	bne.w	8003bee <SVCCTL_App_Notification+0x3ca>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003968:	3301      	adds	r3, #1
 800396a:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800396c:	486a      	ldr	r0, [pc, #424]	@ (8003b18 <SVCCTL_App_Notification+0x2f4>)
 800396e:	f00d ffcd 	bl	801190c <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 8003972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003974:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003978:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800397a:	4618      	mov	r0, r3
 800397c:	f7fc fdba 	bl	80004f4 <__aeabi_i2d>
 8003980:	f04f 0200 	mov.w	r2, #0
 8003984:	4b65      	ldr	r3, [pc, #404]	@ (8003b1c <SVCCTL_App_Notification+0x2f8>)
 8003986:	f7fc fe1f 	bl	80005c8 <__aeabi_dmul>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4610      	mov	r0, r2
 8003990:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 8003992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003994:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003998:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800399a:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800399c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800399e:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	9301      	str	r3, [sp, #4]
 80039b0:	9400      	str	r4, [sp, #0]
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	485a      	ldr	r0, [pc, #360]	@ (8003b20 <SVCCTL_App_Notification+0x2fc>)
 80039b8:	f00d ff38 	bl	801182c <iprintf>
          break;
 80039bc:	e118      	b.n	8003bf0 <SVCCTL_App_Notification+0x3cc>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 80039be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c0:	3301      	adds	r3, #1
 80039c2:	637b      	str	r3, [r7, #52]	@ 0x34
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 80039c4:	4857      	ldr	r0, [pc, #348]	@ (8003b24 <SVCCTL_App_Notification+0x300>)
 80039c6:	f00d ff31 	bl	801182c <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 80039ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d103      	bne.n	80039da <SVCCTL_App_Notification+0x1b6>
            APP_DBG_MSG("status ok \n");
 80039d2:	4855      	ldr	r0, [pc, #340]	@ (8003b28 <SVCCTL_App_Notification+0x304>)
 80039d4:	f00d ff9a 	bl	801190c <puts>
 80039d8:	e002      	b.n	80039e0 <SVCCTL_App_Notification+0x1bc>
            APP_DBG_MSG("status nok \n");
 80039da:	4854      	ldr	r0, [pc, #336]	@ (8003b2c <SVCCTL_App_Notification+0x308>)
 80039dc:	f00d ff96 	bl	801190c <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 80039e0:	4b46      	ldr	r3, [pc, #280]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 80039e2:	899b      	ldrh	r3, [r3, #12]
 80039e4:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 80039e8:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 80039ec:	4618      	mov	r0, r3
 80039ee:	f00a fc25 	bl	800e23c <hci_le_read_phy>
 80039f2:	4603      	mov	r3, r0
 80039f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 80039f8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <SVCCTL_App_Notification+0x1e4>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003a00:	484b      	ldr	r0, [pc, #300]	@ (8003b30 <SVCCTL_App_Notification+0x30c>)
 8003a02:	f00d ff13 	bl	801182c <iprintf>
          break;
 8003a06:	e0f3      	b.n	8003bf0 <SVCCTL_App_Notification+0x3cc>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 8003a08:	484a      	ldr	r0, [pc, #296]	@ (8003b34 <SVCCTL_App_Notification+0x310>)
 8003a0a:	f00d ff7f 	bl	801190c <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003a0e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d10d      	bne.n	8003a32 <SVCCTL_App_Notification+0x20e>
 8003a16:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d109      	bne.n	8003a32 <SVCCTL_App_Notification+0x20e>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003a1e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a22:	4619      	mov	r1, r3
 8003a24:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4843      	ldr	r0, [pc, #268]	@ (8003b38 <SVCCTL_App_Notification+0x314>)
 8003a2c:	f00d fefe 	bl	801182c <iprintf>
          break;
 8003a30:	e0de      	b.n	8003bf0 <SVCCTL_App_Notification+0x3cc>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003a32:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003a36:	4619      	mov	r1, r3
 8003a38:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	483e      	ldr	r0, [pc, #248]	@ (8003b38 <SVCCTL_App_Notification+0x314>)
 8003a40:	f00d fef4 	bl	801182c <iprintf>
          break;
 8003a44:	e0d4      	b.n	8003bf0 <SVCCTL_App_Notification+0x3cc>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a48:	3301      	adds	r3, #1
 8003a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 8003a4e:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe fcee 	bl	8002434 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a5a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	4619      	mov	r1, r3
 8003a62:	4836      	ldr	r0, [pc, #216]	@ (8003b3c <SVCCTL_App_Notification+0x318>)
 8003a64:	f00d fee2 	bl	801182c <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 8003a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a6a:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a6c:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 8003a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a70:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a72:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 8003a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a76:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a78:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 8003a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a7c:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a7e:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 8003a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a82:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a84:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 8003a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a88:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003a8a:	9302      	str	r3, [sp, #8]
 8003a8c:	9101      	str	r1, [sp, #4]
 8003a8e:	9200      	str	r2, [sp, #0]
 8003a90:	462b      	mov	r3, r5
 8003a92:	4622      	mov	r2, r4
 8003a94:	4601      	mov	r1, r0
 8003a96:	482a      	ldr	r0, [pc, #168]	@ (8003b40 <SVCCTL_App_Notification+0x31c>)
 8003a98:	f00d fec8 	bl	801182c <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 8003a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9e:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003aa2:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fc fd25 	bl	80004f4 <__aeabi_i2d>
 8003aaa:	f04f 0200 	mov.w	r2, #0
 8003aae:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <SVCCTL_App_Notification+0x2f8>)
 8003ab0:	f7fc fd8a 	bl	80005c8 <__aeabi_dmul>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4610      	mov	r0, r2
 8003aba:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 8003abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abe:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003ac2:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003ac4:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 8003ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ac8:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	9301      	str	r3, [sp, #4]
 8003ada:	9400      	str	r4, [sp, #0]
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	480f      	ldr	r0, [pc, #60]	@ (8003b20 <SVCCTL_App_Notification+0x2fc>)
 8003ae2:	f00d fea3 	bl	801182c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8003ae6:	4b05      	ldr	r3, [pc, #20]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 8003ae8:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d129      	bne.n	8003b44 <SVCCTL_App_Notification+0x320>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8003af0:	4b02      	ldr	r3, [pc, #8]	@ (8003afc <SVCCTL_App_Notification+0x2d8>)
 8003af2:	2206      	movs	r2, #6
 8003af4:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8003af8:	e028      	b.n	8003b4c <SVCCTL_App_Notification+0x328>
 8003afa:	bf00      	nop
 8003afc:	200005f8 	.word	0x200005f8
 8003b00:	08014114 	.word	0x08014114
 8003b04:	08014140 	.word	0x08014140
 8003b08:	20000674 	.word	0x20000674
 8003b0c:	0801409c 	.word	0x0801409c
 8003b10:	080140f4 	.word	0x080140f4
 8003b14:	08014108 	.word	0x08014108
 8003b18:	0801417c 	.word	0x0801417c
 8003b1c:	3ff40000 	.word	0x3ff40000
 8003b20:	080141b0 	.word	0x080141b0
 8003b24:	0801421c 	.word	0x0801421c
 8003b28:	0801424c 	.word	0x0801424c
 8003b2c:	08014258 	.word	0x08014258
 8003b30:	08014264 	.word	0x08014264
 8003b34:	08014284 	.word	0x08014284
 8003b38:	080142a4 	.word	0x080142a4
 8003b3c:	080142c8 	.word	0x080142c8
 8003b40:	08014310 	.word	0x08014310
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003b44:	4ba6      	ldr	r3, [pc, #664]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003b46:	2205      	movs	r2, #5
 8003b48:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b4e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003b52:	b29a      	uxth	r2, r3
 8003b54:	4ba2      	ldr	r3, [pc, #648]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003b56:	819a      	strh	r2, [r3, #12]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8003b58:	4ba2      	ldr	r3, [pc, #648]	@ (8003de4 <SVCCTL_App_Notification+0x5c0>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8003b5e:	4ba0      	ldr	r3, [pc, #640]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003b60:	899a      	ldrh	r2, [r3, #12]
 8003b62:	4ba0      	ldr	r3, [pc, #640]	@ (8003de4 <SVCCTL_App_Notification+0x5c0>)
 8003b64:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 8003b66:	489f      	ldr	r0, [pc, #636]	@ (8003de4 <SVCCTL_App_Notification+0x5c0>)
 8003b68:	f000 fdf8 	bl	800475c <P2PS_APP_Notification>
          bdaddr= BleGetBdAddress();
 8003b6c:	f000 fbe0 	bl	8004330 <BleGetBdAddress>
 8003b70:	62b8      	str	r0, [r7, #40]	@ 0x28
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b74:	3305      	adds	r3, #5
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	461d      	mov	r5, r3
 8003b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	461e      	mov	r6, r3
 8003b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b84:	3303      	adds	r3, #3
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	461a      	mov	r2, r3
 8003b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8c:	3302      	adds	r3, #2
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	4619      	mov	r1, r3
 8003b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b94:	3301      	adds	r3, #1
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	461c      	mov	r4, r3
 8003b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	f107 000c 	add.w	r0, r7, #12
 8003ba2:	9303      	str	r3, [sp, #12]
 8003ba4:	9402      	str	r4, [sp, #8]
 8003ba6:	9101      	str	r1, [sp, #4]
 8003ba8:	9200      	str	r2, [sp, #0]
 8003baa:	4633      	mov	r3, r6
 8003bac:	462a      	mov	r2, r5
 8003bae:	498e      	ldr	r1, [pc, #568]	@ (8003de8 <SVCCTL_App_Notification+0x5c4>)
 8003bb0:	f00d feb4 	bl	801191c <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003bb4:	f00c fbaa 	bl	801030c <UTIL_LCD_GetFont>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	88db      	ldrh	r3, [r3, #6]
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	f107 020c 	add.w	r2, r7, #12
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	2000      	movs	r0, #0
 8003bc6:	f00c fc03 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 8003bca:	f00c fb9f 	bl	801030c <UTIL_LCD_GetFont>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	88db      	ldrh	r3, [r3, #6]
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	4413      	add	r3, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	2303      	movs	r3, #3
 8003bde:	4a83      	ldr	r2, [pc, #524]	@ (8003dec <SVCCTL_App_Notification+0x5c8>)
 8003be0:	2000      	movs	r0, #0
 8003be2:	f00c fbf5 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 8003be6:	2000      	movs	r0, #0
 8003be8:	f002 fe30 	bl	800684c <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003bec:	e000      	b.n	8003bf0 <SVCCTL_App_Notification+0x3cc>
          break;
 8003bee:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003bf0:	e0f1      	b.n	8003dd6 <SVCCTL_App_Notification+0x5b2>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	647b      	str	r3, [r7, #68]	@ 0x44
      switch (p_blecore_evt->ecode)
 8003bf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bfa:	881b      	ldrh	r3, [r3, #0]
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	f641 0204 	movw	r2, #6148	@ 0x1804
 8003c02:	4293      	cmp	r3, r2
 8003c04:	f000 80d2 	beq.w	8003dac <SVCCTL_App_Notification+0x588>
 8003c08:	f641 0204 	movw	r2, #6148	@ 0x1804
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	f300 80e1 	bgt.w	8003dd4 <SVCCTL_App_Notification+0x5b0>
 8003c12:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003c16:	4293      	cmp	r3, r2
 8003c18:	f000 80d0 	beq.w	8003dbc <SVCCTL_App_Notification+0x598>
 8003c1c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003c20:	4293      	cmp	r3, r2
 8003c22:	f300 80d7 	bgt.w	8003dd4 <SVCCTL_App_Notification+0x5b0>
 8003c26:	f240 420a 	movw	r2, #1034	@ 0x40a
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	dc22      	bgt.n	8003c74 <SVCCTL_App_Notification+0x450>
 8003c2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c32:	f2c0 80cf 	blt.w	8003dd4 <SVCCTL_App_Notification+0x5b0>
 8003c36:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003c3a:	2b0a      	cmp	r3, #10
 8003c3c:	f200 80ca 	bhi.w	8003dd4 <SVCCTL_App_Notification+0x5b0>
 8003c40:	a201      	add	r2, pc, #4	@ (adr r2, 8003c48 <SVCCTL_App_Notification+0x424>)
 8003c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c46:	bf00      	nop
 8003c48:	08003c7f 	.word	0x08003c7f
 8003c4c:	08003d67 	.word	0x08003d67
 8003c50:	08003c87 	.word	0x08003c87
 8003c54:	08003cc5 	.word	0x08003cc5
 8003c58:	08003dd5 	.word	0x08003dd5
 8003c5c:	08003ccd 	.word	0x08003ccd
 8003c60:	08003dd5 	.word	0x08003dd5
 8003c64:	08003da5 	.word	0x08003da5
 8003c68:	08003d01 	.word	0x08003d01
 8003c6c:	08003d11 	.word	0x08003d11
 8003c70:	08003d09 	.word	0x08003d09
 8003c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c78:	f000 8090 	beq.w	8003d9c <SVCCTL_App_Notification+0x578>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003c7c:	e0aa      	b.n	8003dd4 <SVCCTL_App_Notification+0x5b0>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003c7e:	485c      	ldr	r0, [pc, #368]	@ (8003df0 <SVCCTL_App_Notification+0x5cc>)
 8003c80:	f00d fe44 	bl	801190c <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003c84:	e0a3      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8003c86:	485b      	ldr	r0, [pc, #364]	@ (8003df4 <SVCCTL_App_Notification+0x5d0>)
 8003c88:	f00d fe40 	bl	801190c <puts>
          pin = BLE_DEFAULT_PIN;
 8003c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8003df8 <SVCCTL_App_Notification+0x5d4>)
 8003c8e:	643b      	str	r3, [r7, #64]	@ 0x40
          pin = 123456;
 8003c90:	4b5a      	ldr	r3, [pc, #360]	@ (8003dfc <SVCCTL_App_Notification+0x5d8>)
 8003c92:	643b      	str	r3, [r7, #64]	@ 0x40
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, pin);
 8003c94:	4b52      	ldr	r3, [pc, #328]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003c96:	899b      	ldrh	r3, [r3, #12]
 8003c98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f009 fc04 	bl	800d4a8 <aci_gap_pass_key_resp>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003ca6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d006      	beq.n	8003cbc <SVCCTL_App_Notification+0x498>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 8003cae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4852      	ldr	r0, [pc, #328]	@ (8003e00 <SVCCTL_App_Notification+0x5dc>)
 8003cb6:	f00d fdb9 	bl	801182c <iprintf>
          break;
 8003cba:	e088      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 8003cbc:	4851      	ldr	r0, [pc, #324]	@ (8003e04 <SVCCTL_App_Notification+0x5e0>)
 8003cbe:	f00d fe25 	bl	801190c <puts>
          break;
 8003cc2:	e084      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8003cc4:	4850      	ldr	r0, [pc, #320]	@ (8003e08 <SVCCTL_App_Notification+0x5e4>)
 8003cc6:	f00d fe21 	bl	801190c <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8003cca:	e080      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8003ccc:	484f      	ldr	r0, [pc, #316]	@ (8003e0c <SVCCTL_App_Notification+0x5e8>)
 8003cce:	f00d fe1d 	bl	801190c <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003cd2:	4b43      	ldr	r3, [pc, #268]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003cd4:	899b      	ldrh	r3, [r3, #12]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f009 fd90 	bl	800d7fc <aci_gap_allow_rebond>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003ce2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d006      	beq.n	8003cf8 <SVCCTL_App_Notification+0x4d4>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8003cea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4847      	ldr	r0, [pc, #284]	@ (8003e10 <SVCCTL_App_Notification+0x5ec>)
 8003cf2:	f00d fd9b 	bl	801182c <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003cf6:	e06a      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8003cf8:	4846      	ldr	r0, [pc, #280]	@ (8003e14 <SVCCTL_App_Notification+0x5f0>)
 8003cfa:	f00d fe07 	bl	801190c <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8003cfe:	e066      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 8003d00:	4845      	ldr	r0, [pc, #276]	@ (8003e18 <SVCCTL_App_Notification+0x5f4>)
 8003d02:	f00d fe03 	bl	801190c <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 8003d06:	e062      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 8003d08:	4844      	ldr	r0, [pc, #272]	@ (8003e1c <SVCCTL_App_Notification+0x5f8>)
 8003d0a:	f00d fdff 	bl	801190c <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 8003d0e:	e05e      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 8003d10:	4843      	ldr	r0, [pc, #268]	@ (8003e20 <SVCCTL_App_Notification+0x5fc>)
 8003d12:	f00d fdfb 	bl	801190c <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003d16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d18:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 8003d1a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	4840      	ldr	r0, [pc, #256]	@ (8003e24 <SVCCTL_App_Notification+0x600>)
 8003d22:	f00d fd83 	bl	801182c <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 8003d26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d28:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 8003d2a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8003d2e:	4619      	mov	r1, r3
 8003d30:	483d      	ldr	r0, [pc, #244]	@ (8003e28 <SVCCTL_App_Notification+0x604>)
 8003d32:	f00d fd7b 	bl	801182c <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8003d36:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003d38:	899b      	ldrh	r3, [r3, #12]
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	f009 fdb1 	bl	800d8a4 <aci_gap_numeric_comparison_value_confirm_yesno>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          if (ret != BLE_STATUS_SUCCESS)
 8003d48:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d006      	beq.n	8003d5e <SVCCTL_App_Notification+0x53a>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 8003d50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003d54:	4619      	mov	r1, r3
 8003d56:	4835      	ldr	r0, [pc, #212]	@ (8003e2c <SVCCTL_App_Notification+0x608>)
 8003d58:	f00d fd68 	bl	801182c <iprintf>
          break;
 8003d5c:	e037      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 8003d5e:	4834      	ldr	r0, [pc, #208]	@ (8003e30 <SVCCTL_App_Notification+0x60c>)
 8003d60:	f00d fdd4 	bl	801190c <puts>
          break;
 8003d64:	e033      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8003d66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d68:	3302      	adds	r3, #2
 8003d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 8003d6c:	4831      	ldr	r0, [pc, #196]	@ (8003e34 <SVCCTL_App_Notification+0x610>)
 8003d6e:	f00d fdcd 	bl	801190c <puts>
          if (pairing_complete->Status == 0)
 8003d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d74:	789b      	ldrb	r3, [r3, #2]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <SVCCTL_App_Notification+0x55e>
            APP_DBG_MSG("     - Pairing Success\n");
 8003d7a:	482f      	ldr	r0, [pc, #188]	@ (8003e38 <SVCCTL_App_Notification+0x614>)
 8003d7c:	f00d fdc6 	bl	801190c <puts>
 8003d80:	e008      	b.n	8003d94 <SVCCTL_App_Notification+0x570>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 8003d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d84:	789b      	ldrb	r3, [r3, #2]
 8003d86:	4619      	mov	r1, r3
 8003d88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d8a:	78db      	ldrb	r3, [r3, #3]
 8003d8c:	461a      	mov	r2, r3
 8003d8e:	482b      	ldr	r0, [pc, #172]	@ (8003e3c <SVCCTL_App_Notification+0x618>)
 8003d90:	f00d fd4c 	bl	801182c <iprintf>
          APP_DBG_MSG("\n");
 8003d94:	200a      	movs	r0, #10
 8003d96:	f00d fd5b 	bl	8011850 <putchar>
          break;    
 8003d9a:	e018      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          mutex = 1;
 8003d9c:	4b28      	ldr	r3, [pc, #160]	@ (8003e40 <SVCCTL_App_Notification+0x61c>)
 8003d9e:	2201      	movs	r2, #1
 8003da0:	701a      	strb	r2, [r3, #0]
          break;
 8003da2:	e014      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8003da4:	4827      	ldr	r0, [pc, #156]	@ (8003e44 <SVCCTL_App_Notification+0x620>)
 8003da6:	f00d fd41 	bl	801182c <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8003daa:	e010      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8003dac:	4b0c      	ldr	r3, [pc, #48]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003dae:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8003db2:	210a      	movs	r1, #10
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7fe fbc1 	bl	800253c <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8003dba:	e008      	b.n	8003dce <SVCCTL_App_Notification+0x5aa>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8003dbc:	4822      	ldr	r0, [pc, #136]	@ (8003e48 <SVCCTL_App_Notification+0x624>)
 8003dbe:	f00d fd35 	bl	801182c <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8003dc2:	4b07      	ldr	r3, [pc, #28]	@ (8003de0 <SVCCTL_App_Notification+0x5bc>)
 8003dc4:	899b      	ldrh	r3, [r3, #12]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f00a f87f 	bl	800deca <aci_gatt_confirm_indication>
        break;
 8003dcc:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003dce:	e001      	b.n	8003dd4 <SVCCTL_App_Notification+0x5b0>
      break;
 8003dd0:	bf00      	nop
 8003dd2:	e000      	b.n	8003dd6 <SVCCTL_App_Notification+0x5b2>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003dd4:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8003dd6:	2301      	movs	r3, #1
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3754      	adds	r7, #84	@ 0x54
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003de0:	200005f8 	.word	0x200005f8
 8003de4:	20000674 	.word	0x20000674
 8003de8:	0801409c 	.word	0x0801409c
 8003dec:	08014360 	.word	0x08014360
 8003df0:	0801436c 	.word	0x0801436c
 8003df4:	0801439c 	.word	0x0801439c
 8003df8:	0001b207 	.word	0x0001b207
 8003dfc:	0001e240 	.word	0x0001e240
 8003e00:	080143c4 	.word	0x080143c4
 8003e04:	080143f8 	.word	0x080143f8
 8003e08:	08014420 	.word	0x08014420
 8003e0c:	0801444c 	.word	0x0801444c
 8003e10:	08014470 	.word	0x08014470
 8003e14:	080144a0 	.word	0x080144a0
 8003e18:	080144c8 	.word	0x080144c8
 8003e1c:	080144f4 	.word	0x080144f4
 8003e20:	08014524 	.word	0x08014524
 8003e24:	08014558 	.word	0x08014558
 8003e28:	08014574 	.word	0x08014574
 8003e2c:	0801458c 	.word	0x0801458c
 8003e30:	080145dc 	.word	0x080145dc
 8003e34:	08014624 	.word	0x08014624
 8003e38:	08014650 	.word	0x08014650
 8003e3c:	08014668 	.word	0x08014668
 8003e40:	20000679 	.word	0x20000679
 8003e44:	080146a4 	.word	0x080146a4
 8003e48:	080146cc 	.word	0x080146cc

08003e4c <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8003e50:	f000 fcbe 	bl	80047d0 <P2PS_APP_SW1_Button_Action>
}
 8003e54:	bf00      	nop
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	af00      	add	r7, sp, #0
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
  UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	2002      	movs	r0, #2
 8003e60:	f00c fea4 	bl	8010bac <UTIL_SEQ_SetTask>
#endif
  
  return;
 8003e64:	bf00      	nop
}
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8003e6e:	4b06      	ldr	r3, [pc, #24]	@ (8003e88 <Ble_Tl_Init+0x20>)
 8003e70:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8003e72:	4b06      	ldr	r3, [pc, #24]	@ (8003e8c <Ble_Tl_Init+0x24>)
 8003e74:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8003e76:	463b      	mov	r3, r7
 8003e78:	4619      	mov	r1, r3
 8003e7a:	4805      	ldr	r0, [pc, #20]	@ (8003e90 <Ble_Tl_Init+0x28>)
 8003e7c:	f00a fc2e 	bl	800e6dc <hci_init>

  return;
 8003e80:	bf00      	nop
}
 8003e82:	3708      	adds	r7, #8
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}
 8003e88:	20030028 	.word	0x20030028
 8003e8c:	080045ed 	.word	0x080045ed
 8003e90:	080045b5 	.word	0x080045b5

08003e94 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8003e94:	b5b0      	push	{r4, r5, r7, lr}
 8003e96:	b08c      	sub	sp, #48	@ 0x30
 8003e98:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003e9e:	2392      	movs	r3, #146	@ 0x92
 8003ea0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8003ea2:	48af      	ldr	r0, [pc, #700]	@ (8004160 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 8003ea4:	f00d fd32 	bl	801190c <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8003ea8:	f00a f9a4 	bl	800e1f4 <hci_reset>
 8003eac:	4603      	mov	r3, r0
 8003eae:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003eb0:	7dfb      	ldrb	r3, [r7, #23]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d005      	beq.n	8003ec2 <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8003eb6:	7dfb      	ldrb	r3, [r7, #23]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	48aa      	ldr	r0, [pc, #680]	@ (8004164 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8003ebc:	f00d fcb6 	bl	801182c <iprintf>
 8003ec0:	e002      	b.n	8003ec8 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8003ec2:	48a9      	ldr	r0, [pc, #676]	@ (8004168 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 8003ec4:	f00d fd22 	bl	801190c <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8003ec8:	f000 fa32 	bl	8004330 <BleGetBdAddress>
 8003ecc:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	2106      	movs	r1, #6
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f00a f84e 	bl	800df74 <aci_hal_write_config_data>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003edc:	7dfb      	ldrb	r3, [r7, #23]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d005      	beq.n	8003eee <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	48a1      	ldr	r0, [pc, #644]	@ (800416c <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8003ee8:	f00d fca0 	bl	801182c <iprintf>
 8003eec:	e021      	b.n	8003f32 <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 8003eee:	48a0      	ldr	r0, [pc, #640]	@ (8004170 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8003ef0:	f00d fd0c 	bl	801190c <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	3305      	adds	r3, #5
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	3304      	adds	r3, #4
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	461c      	mov	r4, r3
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	3303      	adds	r3, #3
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	461d      	mov	r5, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	3302      	adds	r3, #2
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	461a      	mov	r2, r3
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	3301      	adds	r3, #1
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	9302      	str	r3, [sp, #8]
 8003f22:	9101      	str	r1, [sp, #4]
 8003f24:	9200      	str	r2, [sp, #0]
 8003f26:	462b      	mov	r3, r5
 8003f28:	4622      	mov	r2, r4
 8003f2a:	4601      	mov	r1, r0
 8003f2c:	4891      	ldr	r0, [pc, #580]	@ (8004174 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8003f2e:	f00d fc7d 	bl	801182c <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3305      	adds	r3, #5
 8003f36:	781a      	ldrb	r2, [r3, #0]
 8003f38:	4b8f      	ldr	r3, [pc, #572]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f3a:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	781a      	ldrb	r2, [r3, #0]
 8003f42:	4b8d      	ldr	r3, [pc, #564]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f44:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	3303      	adds	r3, #3
 8003f4a:	781a      	ldrb	r2, [r3, #0]
 8003f4c:	4b8a      	ldr	r3, [pc, #552]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f4e:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 8003f50:	693b      	ldr	r3, [r7, #16]
 8003f52:	3302      	adds	r3, #2
 8003f54:	781a      	ldrb	r2, [r3, #0]
 8003f56:	4b88      	ldr	r3, [pc, #544]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f58:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	781a      	ldrb	r2, [r3, #0]
 8003f60:	4b85      	ldr	r3, [pc, #532]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f62:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	781a      	ldrb	r2, [r3, #0]
 8003f68:	4b83      	ldr	r3, [pc, #524]	@ (8004178 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8003f6a:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8003f6c:	4a83      	ldr	r2, [pc, #524]	@ (800417c <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 8003f6e:	2110      	movs	r1, #16
 8003f70:	2018      	movs	r0, #24
 8003f72:	f009 ffff 	bl	800df74 <aci_hal_write_config_data>
 8003f76:	4603      	mov	r3, r0
 8003f78:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003f7a:	7dfb      	ldrb	r3, [r7, #23]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d005      	beq.n	8003f8c <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 8003f80:	7dfb      	ldrb	r3, [r7, #23]
 8003f82:	4619      	mov	r1, r3
 8003f84:	487e      	ldr	r0, [pc, #504]	@ (8004180 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8003f86:	f00d fc51 	bl	801182c <iprintf>
 8003f8a:	e002      	b.n	8003f92 <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 8003f8c:	487d      	ldr	r0, [pc, #500]	@ (8004184 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 8003f8e:	f00d fcbd 	bl	801190c <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8003f92:	4a7d      	ldr	r2, [pc, #500]	@ (8004188 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8003f94:	2110      	movs	r1, #16
 8003f96:	2008      	movs	r0, #8
 8003f98:	f009 ffec 	bl	800df74 <aci_hal_write_config_data>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003fa0:	7dfb      	ldrb	r3, [r7, #23]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d005      	beq.n	8003fb2 <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8003fa6:	7dfb      	ldrb	r3, [r7, #23]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	4878      	ldr	r0, [pc, #480]	@ (800418c <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 8003fac:	f00d fc3e 	bl	801182c <iprintf>
 8003fb0:	e002      	b.n	8003fb8 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 8003fb2:	4877      	ldr	r0, [pc, #476]	@ (8004190 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8003fb4:	f00d fcaa 	bl	801190c <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8003fb8:	2118      	movs	r1, #24
 8003fba:	2001      	movs	r0, #1
 8003fbc:	f00a f85f 	bl	800e07e <aci_hal_set_tx_power_level>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003fc4:	7dfb      	ldrb	r3, [r7, #23]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d005      	beq.n	8003fd6 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8003fca:	7dfb      	ldrb	r3, [r7, #23]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	4871      	ldr	r0, [pc, #452]	@ (8004194 <Ble_Hci_Gap_Gatt_Init+0x300>)
 8003fd0:	f00d fc2c 	bl	801182c <iprintf>
 8003fd4:	e002      	b.n	8003fdc <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8003fd6:	4870      	ldr	r0, [pc, #448]	@ (8004198 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8003fd8:	f00d fc98 	bl	801190c <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8003fdc:	f009 fcc9 	bl	800d972 <aci_gatt_init>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8003fe4:	7dfb      	ldrb	r3, [r7, #23]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8003fea:	7dfb      	ldrb	r3, [r7, #23]
 8003fec:	4619      	mov	r1, r3
 8003fee:	486b      	ldr	r0, [pc, #428]	@ (800419c <Ble_Hci_Gap_Gatt_Init+0x308>)
 8003ff0:	f00d fc1c 	bl	801182c <iprintf>
 8003ff4:	e002      	b.n	8003ffc <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8003ff6:	486a      	ldr	r0, [pc, #424]	@ (80041a0 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 8003ff8:	f00d fc88 	bl	801190c <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	f043 0301 	orr.w	r3, r3, #1
 8004006:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8004008:	7bfb      	ldrb	r3, [r7, #15]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d02b      	beq.n	8004066 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "P2PSRV1";
 800400e:	4b65      	ldr	r3, [pc, #404]	@ (80041a4 <Ble_Hci_Gap_Gatt_Init+0x310>)
 8004010:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8004012:	1dba      	adds	r2, r7, #6
 8004014:	7bf8      	ldrb	r0, [r7, #15]
 8004016:	1cbb      	adds	r3, r7, #2
 8004018:	9301      	str	r3, [sp, #4]
 800401a:	1d3b      	adds	r3, r7, #4
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	4613      	mov	r3, r2
 8004020:	2207      	movs	r2, #7
 8004022:	2100      	movs	r1, #0
 8004024:	f009 faa7 	bl	800d576 <aci_gap_init>
 8004028:	4603      	mov	r3, r0
 800402a:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800402c:	7dfb      	ldrb	r3, [r7, #23]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d005      	beq.n	800403e <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8004032:	7dfb      	ldrb	r3, [r7, #23]
 8004034:	4619      	mov	r1, r3
 8004036:	485c      	ldr	r0, [pc, #368]	@ (80041a8 <Ble_Hci_Gap_Gatt_Init+0x314>)
 8004038:	f00d fbf8 	bl	801182c <iprintf>
 800403c:	e002      	b.n	8004044 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800403e:	485b      	ldr	r0, [pc, #364]	@ (80041ac <Ble_Hci_Gap_Gatt_Init+0x318>)
 8004040:	f00d fc64 	bl	801190c <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8004044:	88fc      	ldrh	r4, [r7, #6]
 8004046:	88bd      	ldrh	r5, [r7, #4]
 8004048:	68b8      	ldr	r0, [r7, #8]
 800404a:	f7fc f8f9 	bl	8000240 <strlen>
 800404e:	4603      	mov	r3, r0
 8004050:	b2da      	uxtb	r2, r3
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	9300      	str	r3, [sp, #0]
 8004056:	4613      	mov	r3, r2
 8004058:	2200      	movs	r2, #0
 800405a:	4629      	mov	r1, r5
 800405c:	4620      	mov	r0, r4
 800405e:	f009 fe8b 	bl	800dd78 <aci_gatt_update_char_value>
 8004062:	4603      	mov	r3, r0
 8004064:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8004066:	88f8      	ldrh	r0, [r7, #6]
 8004068:	8879      	ldrh	r1, [r7, #2]
 800406a:	463b      	mov	r3, r7
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2302      	movs	r3, #2
 8004070:	2200      	movs	r2, #0
 8004072:	f009 fe81 	bl	800dd78 <aci_gatt_update_char_value>
 8004076:	4603      	mov	r3, r0
 8004078:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800407a:	2202      	movs	r2, #2
 800407c:	2102      	movs	r1, #2
 800407e:	2000      	movs	r0, #0
 8004080:	f00a f95a 	bl	800e338 <hci_le_set_default_phy>
 8004084:	4603      	mov	r3, r0
 8004086:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004088:	7dfb      	ldrb	r3, [r7, #23]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d005      	beq.n	800409a <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800408e:	7dfb      	ldrb	r3, [r7, #23]
 8004090:	4619      	mov	r1, r3
 8004092:	4847      	ldr	r0, [pc, #284]	@ (80041b0 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 8004094:	f00d fbca 	bl	801182c <iprintf>
 8004098:	e002      	b.n	80040a0 <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800409a:	4846      	ldr	r0, [pc, #280]	@ (80041b4 <Ble_Hci_Gap_Gatt_Init+0x320>)
 800409c:	f00d fc36 	bl	801190c <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80040a0:	4b45      	ldr	r3, [pc, #276]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80040a6:	4b44      	ldr	r3, [pc, #272]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	4618      	mov	r0, r3
 80040ac:	f009 f8e4 	bl	800d278 <aci_gap_set_io_capability>
 80040b0:	4603      	mov	r3, r0
 80040b2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80040b4:	7dfb      	ldrb	r3, [r7, #23]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d005      	beq.n	80040c6 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 80040ba:	7dfb      	ldrb	r3, [r7, #23]
 80040bc:	4619      	mov	r1, r3
 80040be:	483f      	ldr	r0, [pc, #252]	@ (80041bc <Ble_Hci_Gap_Gatt_Init+0x328>)
 80040c0:	f00d fbb4 	bl	801182c <iprintf>
 80040c4:	e002      	b.n	80040cc <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 80040c6:	483e      	ldr	r0, [pc, #248]	@ (80041c0 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 80040c8:	f00d fc20 	bl	801190c <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80040cc:	4b3a      	ldr	r3, [pc, #232]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80040d2:	4b39      	ldr	r3, [pc, #228]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040d4:	2208      	movs	r2, #8
 80040d6:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 80040d8:	4b37      	ldr	r3, [pc, #220]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040da:	2210      	movs	r2, #16
 80040dc:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 80040de:	4b36      	ldr	r3, [pc, #216]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040e0:	2201      	movs	r2, #1
 80040e2:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 80040e4:	4b34      	ldr	r3, [pc, #208]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040e6:	7898      	ldrb	r0, [r3, #2]
 80040e8:	4b33      	ldr	r3, [pc, #204]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040ea:	7859      	ldrb	r1, [r3, #1]
 80040ec:	4b32      	ldr	r3, [pc, #200]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040ee:	78db      	ldrb	r3, [r3, #3]
 80040f0:	4a31      	ldr	r2, [pc, #196]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80040f2:	7912      	ldrb	r2, [r2, #4]
 80040f4:	2400      	movs	r4, #0
 80040f6:	9404      	str	r4, [sp, #16]
 80040f8:	2400      	movs	r4, #0
 80040fa:	9403      	str	r4, [sp, #12]
 80040fc:	2401      	movs	r4, #1
 80040fe:	9402      	str	r4, [sp, #8]
 8004100:	9201      	str	r2, [sp, #4]
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	2300      	movs	r3, #0
 8004106:	2201      	movs	r2, #1
 8004108:	f009 f90a 	bl	800d320 <aci_gap_set_authentication_requirement>
 800410c:	4603      	mov	r3, r0
 800410e:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN, /* deprecated feature */
                                               0,                                   /* deprecated feature */
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 8004110:	7dfb      	ldrb	r3, [r7, #23]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d005      	beq.n	8004122 <Ble_Hci_Gap_Gatt_Init+0x28e>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004116:	7dfb      	ldrb	r3, [r7, #23]
 8004118:	4619      	mov	r1, r3
 800411a:	482a      	ldr	r0, [pc, #168]	@ (80041c4 <Ble_Hci_Gap_Gatt_Init+0x330>)
 800411c:	f00d fb86 	bl	801182c <iprintf>
 8004120:	e002      	b.n	8004128 <Ble_Hci_Gap_Gatt_Init+0x294>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004122:	4829      	ldr	r0, [pc, #164]	@ (80041c8 <Ble_Hci_Gap_Gatt_Init+0x334>)
 8004124:	f00d fbf2 	bl	801190c <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8004128:	4b23      	ldr	r3, [pc, #140]	@ (80041b8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800412a:	789b      	ldrb	r3, [r3, #2]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00f      	beq.n	8004150 <Ble_Hci_Gap_Gatt_Init+0x2bc>
  {
    ret = aci_gap_configure_whitelist();
 8004130:	f009 fb40 	bl	800d7b4 <aci_gap_configure_filter_accept_list>
 8004134:	4603      	mov	r3, r0
 8004136:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 8004138:	7dfb      	ldrb	r3, [r7, #23]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <Ble_Hci_Gap_Gatt_Init+0x2b6>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800413e:	7dfb      	ldrb	r3, [r7, #23]
 8004140:	4619      	mov	r1, r3
 8004142:	4822      	ldr	r0, [pc, #136]	@ (80041cc <Ble_Hci_Gap_Gatt_Init+0x338>)
 8004144:	f00d fb72 	bl	801182c <iprintf>
 8004148:	e002      	b.n	8004150 <Ble_Hci_Gap_Gatt_Init+0x2bc>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800414a:	4821      	ldr	r0, [pc, #132]	@ (80041d0 <Ble_Hci_Gap_Gatt_Init+0x33c>)
 800414c:	f00d fbde 	bl	801190c <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8004150:	4820      	ldr	r0, [pc, #128]	@ (80041d4 <Ble_Hci_Gap_Gatt_Init+0x340>)
 8004152:	f00d fb6b 	bl	801182c <iprintf>
}
 8004156:	bf00      	nop
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bdb0      	pop	{r4, r5, r7, pc}
 800415e:	bf00      	nop
 8004160:	080146f4 	.word	0x080146f4
 8004164:	08014720 	.word	0x08014720
 8004168:	08014750 	.word	0x08014750
 800416c:	08014770 	.word	0x08014770
 8004170:	080147d4 	.word	0x080147d4
 8004174:	08014828 	.word	0x08014828
 8004178:	20000010 	.word	0x20000010
 800417c:	0801528c 	.word	0x0801528c
 8004180:	08014864 	.word	0x08014864
 8004184:	080148bc 	.word	0x080148bc
 8004188:	0801529c 	.word	0x0801529c
 800418c:	08014904 	.word	0x08014904
 8004190:	0801495c 	.word	0x0801495c
 8004194:	080149a4 	.word	0x080149a4
 8004198:	080149e4 	.word	0x080149e4
 800419c:	08014a14 	.word	0x08014a14
 80041a0:	08014a48 	.word	0x08014a48
 80041a4:	08014a6c 	.word	0x08014a6c
 80041a8:	08014a74 	.word	0x08014a74
 80041ac:	08014aa4 	.word	0x08014aa4
 80041b0:	08014ac4 	.word	0x08014ac4
 80041b4:	08014b00 	.word	0x08014b00
 80041b8:	200005f8 	.word	0x200005f8
 80041bc:	08014b2c 	.word	0x08014b2c
 80041c0:	08014b6c 	.word	0x08014b6c
 80041c4:	08014b9c 	.word	0x08014b9c
 80041c8:	08014be8 	.word	0x08014be8
 80041cc:	08014c24 	.word	0x08014c24
 80041d0:	08014c64 	.word	0x08014c64
 80041d4:	08014c94 	.word	0x08014c94

080041d8 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b08c      	sub	sp, #48	@ 0x30
 80041dc:	af08      	add	r7, sp, #32
 80041de:	4603      	mov	r3, r0
 80041e0:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80041e2:	2392      	movs	r3, #146	@ 0x92
 80041e4:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 80041e6:	79fb      	ldrb	r3, [r7, #7]
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d106      	bne.n	80041fa <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 80041ec:	4b41      	ldr	r3, [pc, #260]	@ (80042f4 <Adv_Request+0x11c>)
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 80041f2:	4b41      	ldr	r3, [pc, #260]	@ (80042f8 <Adv_Request+0x120>)
 80041f4:	881b      	ldrh	r3, [r3, #0]
 80041f6:	81bb      	strh	r3, [r7, #12]
 80041f8:	e005      	b.n	8004206 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 80041fa:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80041fe:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004200:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004204:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8004206:	4b3d      	ldr	r3, [pc, #244]	@ (80042fc <Adv_Request+0x124>)
 8004208:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 800420c:	4618      	mov	r0, r3
 800420e:	f7fe f911 	bl	8002434 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	2b02      	cmp	r3, #2
 8004216:	d119      	bne.n	800424c <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8004218:	4b38      	ldr	r3, [pc, #224]	@ (80042fc <Adv_Request+0x124>)
 800421a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800421e:	2b01      	cmp	r3, #1
 8004220:	d004      	beq.n	800422c <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004222:	4b36      	ldr	r3, [pc, #216]	@ (80042fc <Adv_Request+0x124>)
 8004224:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004228:	2b02      	cmp	r3, #2
 800422a:	d10f      	bne.n	800424c <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 800422c:	f008 ff06 	bl	800d03c <aci_gap_set_non_discoverable>
 8004230:	4603      	mov	r3, r0
 8004232:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004234:	7afb      	ldrb	r3, [r7, #11]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d005      	beq.n	8004246 <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800423a:	7afb      	ldrb	r3, [r7, #11]
 800423c:	4619      	mov	r1, r3
 800423e:	4830      	ldr	r0, [pc, #192]	@ (8004300 <Adv_Request+0x128>)
 8004240:	f00d faf4 	bl	801182c <iprintf>
 8004244:	e002      	b.n	800424c <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8004246:	482f      	ldr	r0, [pc, #188]	@ (8004304 <Adv_Request+0x12c>)
 8004248:	f00d fb60 	bl	801190c <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800424c:	4a2b      	ldr	r2, [pc, #172]	@ (80042fc <Adv_Request+0x124>)
 800424e:	79fb      	ldrb	r3, [r7, #7]
 8004250:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004254:	4b29      	ldr	r3, [pc, #164]	@ (80042fc <Adv_Request+0x124>)
 8004256:	7b9b      	ldrb	r3, [r3, #14]
 8004258:	89ba      	ldrh	r2, [r7, #12]
 800425a:	89f9      	ldrh	r1, [r7, #14]
 800425c:	2000      	movs	r0, #0
 800425e:	9006      	str	r0, [sp, #24]
 8004260:	2000      	movs	r0, #0
 8004262:	9005      	str	r0, [sp, #20]
 8004264:	4828      	ldr	r0, [pc, #160]	@ (8004308 <Adv_Request+0x130>)
 8004266:	9004      	str	r0, [sp, #16]
 8004268:	9303      	str	r3, [sp, #12]
 800426a:	4b28      	ldr	r3, [pc, #160]	@ (800430c <Adv_Request+0x134>)
 800426c:	9302      	str	r3, [sp, #8]
 800426e:	2308      	movs	r3, #8
 8004270:	9301      	str	r3, [sp, #4]
 8004272:	2300      	movs	r3, #0
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2300      	movs	r3, #0
 8004278:	2000      	movs	r0, #0
 800427a:	f008 ff03 	bl	800d084 <aci_gap_set_discoverable>
 800427e:	4603      	mov	r3, r0
 8004280:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004282:	7afb      	ldrb	r3, [r7, #11]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d005      	beq.n	8004294 <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004288:	7afb      	ldrb	r3, [r7, #11]
 800428a:	4619      	mov	r1, r3
 800428c:	4820      	ldr	r0, [pc, #128]	@ (8004310 <Adv_Request+0x138>)
 800428e:	f00d facd 	bl	801182c <iprintf>
 8004292:	e002      	b.n	800429a <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004294:	481f      	ldr	r0, [pc, #124]	@ (8004314 <Adv_Request+0x13c>)
 8004296:	f00d fb39 	bl	801190c <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 800429a:	491f      	ldr	r1, [pc, #124]	@ (8004318 <Adv_Request+0x140>)
 800429c:	200e      	movs	r0, #14
 800429e:	f009 fa17 	bl	800d6d0 <aci_gap_update_adv_data>
 80042a2:	4603      	mov	r3, r0
 80042a4:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 80042a6:	7afb      	ldrb	r3, [r7, #11]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d00e      	beq.n	80042ca <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d105      	bne.n	80042be <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 80042b2:	7afb      	ldrb	r3, [r7, #11]
 80042b4:	4619      	mov	r1, r3
 80042b6:	4819      	ldr	r0, [pc, #100]	@ (800431c <Adv_Request+0x144>)
 80042b8:	f00d fab8 	bl	801182c <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 80042bc:	e017      	b.n	80042ee <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	4619      	mov	r1, r3
 80042c2:	4817      	ldr	r0, [pc, #92]	@ (8004320 <Adv_Request+0x148>)
 80042c4:	f00d fab2 	bl	801182c <iprintf>
  return;
 80042c8:	e011      	b.n	80042ee <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d10a      	bne.n	80042e6 <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 80042d0:	4814      	ldr	r0, [pc, #80]	@ (8004324 <Adv_Request+0x14c>)
 80042d2:	f00d faab 	bl	801182c <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 80042d6:	4b09      	ldr	r3, [pc, #36]	@ (80042fc <Adv_Request+0x124>)
 80042d8:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80042dc:	4912      	ldr	r1, [pc, #72]	@ (8004328 <Adv_Request+0x150>)
 80042de:	4618      	mov	r0, r3
 80042e0:	f7fe f92c 	bl	800253c <HW_TS_Start>
  return;
 80042e4:	e003      	b.n	80042ee <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 80042e6:	4811      	ldr	r0, [pc, #68]	@ (800432c <Adv_Request+0x154>)
 80042e8:	f00d faa0 	bl	801182c <iprintf>
  return;
 80042ec:	bf00      	nop
}
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000670 	.word	0x20000670
 80042f8:	20000672 	.word	0x20000672
 80042fc:	200005f8 	.word	0x200005f8
 8004300:	08014cc0 	.word	0x08014cc0
 8004304:	08014d0c 	.word	0x08014d0c
 8004308:	20000607 	.word	0x20000607
 800430c:	080152ac 	.word	0x080152ac
 8004310:	08014d54 	.word	0x08014d54
 8004314:	08014d8c 	.word	0x08014d8c
 8004318:	20000010 	.word	0x20000010
 800431c:	08014db4 	.word	0x08014db4
 8004320:	08014de8 	.word	0x08014de8
 8004324:	08014e20 	.word	0x08014e20
 8004328:	0001e046 	.word	0x0001e046
 800432c:	08014e48 	.word	0x08014e48

08004330 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b086      	sub	sp, #24
 8004334:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004336:	f7ff f87b 	bl	8003430 <LL_FLASH_GetUDN>
 800433a:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004342:	d023      	beq.n	800438c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004344:	f7ff f88c 	bl	8003460 <LL_FLASH_GetSTCompanyID>
 8004348:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800434a:	f7ff f87d 	bl	8003448 <LL_FLASH_GetDeviceID>
 800434e:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	b2da      	uxtb	r2, r3
 8004354:	4b16      	ldr	r3, [pc, #88]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004356:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	b2da      	uxtb	r2, r3
 800435e:	4b14      	ldr	r3, [pc, #80]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004360:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	4b12      	ldr	r3, [pc, #72]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004368:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	b2da      	uxtb	r2, r3
 800436e:	4b10      	ldr	r3, [pc, #64]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004370:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	0a1b      	lsrs	r3, r3, #8
 8004376:	b2da      	uxtb	r2, r3
 8004378:	4b0d      	ldr	r3, [pc, #52]	@ (80043b0 <BleGetBdAddress+0x80>)
 800437a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	0c1b      	lsrs	r3, r3, #16
 8004380:	b2da      	uxtb	r2, r3
 8004382:	4b0b      	ldr	r3, [pc, #44]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004384:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004386:	4b0a      	ldr	r3, [pc, #40]	@ (80043b0 <BleGetBdAddress+0x80>)
 8004388:	617b      	str	r3, [r7, #20]
 800438a:	e00b      	b.n	80043a4 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800438c:	2000      	movs	r0, #0
 800438e:	f00a fb61 	bl	800ea54 <OTP_Read>
 8004392:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	e001      	b.n	80043a4 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 80043a0:	4b04      	ldr	r3, [pc, #16]	@ (80043b4 <BleGetBdAddress+0x84>)
 80043a2:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 80043a4:	697b      	ldr	r3, [r7, #20]
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	200005f0 	.word	0x200005f0
 80043b4:	08015284 	.word	0x08015284

080043b8 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 80043be:	4b10      	ldr	r3, [pc, #64]	@ (8004400 <Adv_Cancel+0x48>)
 80043c0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80043c4:	2b05      	cmp	r3, #5
 80043c6:	d017      	beq.n	80043f8 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80043c8:	2392      	movs	r3, #146	@ 0x92
 80043ca:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 80043cc:	f008 fe36 	bl	800d03c <aci_gap_set_non_discoverable>
 80043d0:	4603      	mov	r3, r0
 80043d2:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80043d4:	4b0a      	ldr	r3, [pc, #40]	@ (8004400 <Adv_Cancel+0x48>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    if (ret != BLE_STATUS_SUCCESS)
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 80043e2:	4808      	ldr	r0, [pc, #32]	@ (8004404 <Adv_Cancel+0x4c>)
 80043e4:	f00d fa22 	bl	801182c <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 80043e8:	e006      	b.n	80043f8 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 80043ea:	4807      	ldr	r0, [pc, #28]	@ (8004408 <Adv_Cancel+0x50>)
 80043ec:	f00d fa1e 	bl	801182c <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 80043f0:	4806      	ldr	r0, [pc, #24]	@ (800440c <Adv_Cancel+0x54>)
 80043f2:	f00d fa1b 	bl	801182c <iprintf>
  return;
 80043f6:	bf00      	nop
 80043f8:	bf00      	nop
}
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	200005f8 	.word	0x200005f8
 8004404:	08014e78 	.word	0x08014e78
 8004408:	08014e9c 	.word	0x08014e9c
 800440c:	08014ea4 	.word	0x08014ea4

08004410 <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_Req_1 */

  /* USER CODE END Adv_Cancel_Req_1 */

  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8004414:	2100      	movs	r1, #0
 8004416:	2001      	movs	r0, #1
 8004418:	f00c fbc8 	bl	8010bac <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN Adv_Cancel_Req_2 */

  /* USER CODE END Adv_Cancel_Req_2 */

  return;
 800441c:	bf00      	nop
}
 800441e:	bd80      	pop	{r7, pc}

08004420 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO()
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 8004424:	bf00      	nop
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
	...

08004430 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 8004430:	b590      	push	{r4, r7, lr}
 8004432:	b089      	sub	sp, #36	@ 0x24
 8004434:	af02      	add	r7, sp, #8
 8004436:	4603      	mov	r3, r0
 8004438:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 800443a:	4b3a      	ldr	r3, [pc, #232]	@ (8004524 <BLE_SVC_L2CAP_Conn_Update+0xf4>)
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d148      	bne.n	80044d4 <BLE_SVC_L2CAP_Conn_Update+0xa4>
  {
    mutex = 0;
 8004442:	4b38      	ldr	r3, [pc, #224]	@ (8004524 <BLE_SVC_L2CAP_Conn_Update+0xf4>)
 8004444:	2200      	movs	r2, #0
 8004446:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 8004448:	4b37      	ldr	r3, [pc, #220]	@ (8004528 <BLE_SVC_L2CAP_Conn_Update+0xf8>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	3301      	adds	r3, #1
 800444e:	2b00      	cmp	r3, #0
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	bfb8      	it	lt
 8004456:	425b      	neglt	r3, r3
 8004458:	b2da      	uxtb	r2, r3
 800445a:	4b33      	ldr	r3, [pc, #204]	@ (8004528 <BLE_SVC_L2CAP_Conn_Update+0xf8>)
 800445c:	701a      	strb	r2, [r3, #0]
    uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
 800445e:	4b32      	ldr	r3, [pc, #200]	@ (8004528 <BLE_SVC_L2CAP_Conn_Update+0xf8>)
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	4a32      	ldr	r2, [pc, #200]	@ (800452c <BLE_SVC_L2CAP_Conn_Update+0xfc>)
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	ed93 7a00 	vldr	s14, [r3]
 800446c:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 8004470:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004474:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004478:	ee17 3a90 	vmov	r3, s15
 800447c:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
 800447e:	4b2a      	ldr	r3, [pc, #168]	@ (8004528 <BLE_SVC_L2CAP_Conn_Update+0xf8>)
 8004480:	781b      	ldrb	r3, [r3, #0]
 8004482:	4a2a      	ldr	r2, [pc, #168]	@ (800452c <BLE_SVC_L2CAP_Conn_Update+0xfc>)
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	4413      	add	r3, r2
 8004488:	ed93 7a00 	vldr	s14, [r3]
 800448c:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 8004490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004498:	ee17 3a90 	vmov	r3, s15
 800449c:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 800449e:	2300      	movs	r3, #0
 80044a0:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 80044a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80044a6:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 80044a8:	4b21      	ldr	r3, [pc, #132]	@ (8004530 <BLE_SVC_L2CAP_Conn_Update+0x100>)
 80044aa:	8998      	ldrh	r0, [r3, #12]
 80044ac:	8a7c      	ldrh	r4, [r7, #18]
 80044ae:	8aba      	ldrh	r2, [r7, #20]
 80044b0:	8af9      	ldrh	r1, [r7, #22]
 80044b2:	8a3b      	ldrh	r3, [r7, #16]
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	4623      	mov	r3, r4
 80044b8:	f009 ffbb 	bl	800e432 <aci_l2cap_connection_parameter_update_req>
 80044bc:	4603      	mov	r3, r0
 80044be:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <BLE_SVC_L2CAP_Conn_Update+0x9e>
    {
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 80044c6:	481b      	ldr	r0, [pc, #108]	@ (8004534 <BLE_SVC_L2CAP_Conn_Update+0x104>)
 80044c8:	f00d f9b0 	bl	801182c <iprintf>
 80044cc:	e002      	b.n	80044d4 <BLE_SVC_L2CAP_Conn_Update+0xa4>
    }
    else
    {
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 80044ce:	481a      	ldr	r0, [pc, #104]	@ (8004538 <BLE_SVC_L2CAP_Conn_Update+0x108>)
 80044d0:	f00d f9ac 	bl	801182c <iprintf>
    }
  }

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
  if(index_con_int==0){
 80044d4:	4b14      	ldr	r3, [pc, #80]	@ (8004528 <BLE_SVC_L2CAP_Conn_Update+0xf8>)
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d10e      	bne.n	80044fa <BLE_SVC_L2CAP_Conn_Update+0xca>
    UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"Req CONN INT: 50ms", LEFT_MODE);
 80044dc:	f00b ff16 	bl	801030c <UTIL_LCD_GetFont>
 80044e0:	4603      	mov	r3, r0
 80044e2:	88db      	ldrh	r3, [r3, #6]
 80044e4:	461a      	mov	r2, r3
 80044e6:	4613      	mov	r3, r2
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	4413      	add	r3, r2
 80044ec:	4619      	mov	r1, r3
 80044ee:	2303      	movs	r3, #3
 80044f0:	4a12      	ldr	r2, [pc, #72]	@ (800453c <BLE_SVC_L2CAP_Conn_Update+0x10c>)
 80044f2:	2000      	movs	r0, #0
 80044f4:	f00b ff6c 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
 80044f8:	e00d      	b.n	8004516 <BLE_SVC_L2CAP_Conn_Update+0xe6>
  }
  else{
    UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"Req CONN INT: 1s  ", LEFT_MODE);
 80044fa:	f00b ff07 	bl	801030c <UTIL_LCD_GetFont>
 80044fe:	4603      	mov	r3, r0
 8004500:	88db      	ldrh	r3, [r3, #6]
 8004502:	461a      	mov	r2, r3
 8004504:	4613      	mov	r3, r2
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	4413      	add	r3, r2
 800450a:	4619      	mov	r1, r3
 800450c:	2303      	movs	r3, #3
 800450e:	4a0c      	ldr	r2, [pc, #48]	@ (8004540 <BLE_SVC_L2CAP_Conn_Update+0x110>)
 8004510:	2000      	movs	r0, #0
 8004512:	f00b ff5d 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
  }
  BSP_LCD_Refresh(0);
 8004516:	2000      	movs	r0, #0
 8004518:	f002 f998 	bl	800684c <BSP_LCD_Refresh>
  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 800451c:	bf00      	nop
}
 800451e:	371c      	adds	r7, #28
 8004520:	46bd      	mov	sp, r7
 8004522:	bd90      	pop	{r4, r7, pc}
 8004524:	20000679 	.word	0x20000679
 8004528:	20000678 	.word	0x20000678
 800452c:	20000008 	.word	0x20000008
 8004530:	200005f8 	.word	0x200005f8
 8004534:	08014ec0 	.word	0x08014ec0
 8004538:	08014ee8 	.word	0x08014ee8
 800453c:	08014f18 	.word	0x08014f18
 8004540:	08014f2c 	.word	0x08014f2c

08004544 <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 8004548:	4b08      	ldr	r3, [pc, #32]	@ (800456c <Connection_Interval_Update_Req+0x28>)
 800454a:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800454e:	2b01      	cmp	r3, #1
 8004550:	d00a      	beq.n	8004568 <Connection_Interval_Update_Req+0x24>
 8004552:	4b06      	ldr	r3, [pc, #24]	@ (800456c <Connection_Interval_Update_Req+0x28>)
 8004554:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800455c:	4b03      	ldr	r3, [pc, #12]	@ (800456c <Connection_Interval_Update_Req+0x28>)
 800455e:	899b      	ldrh	r3, [r3, #12]
 8004560:	4618      	mov	r0, r3
 8004562:	f7ff ff65 	bl	8004430 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 8004566:	bf00      	nop
 8004568:	bf00      	nop
}
 800456a:	bd80      	pop	{r7, pc}
 800456c:	200005f8 	.word	0x200005f8

08004570 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004578:	2100      	movs	r1, #0
 800457a:	2004      	movs	r0, #4
 800457c:	f00c fb16 	bl	8010bac <UTIL_SEQ_SetTask>

  return;
 8004580:	bf00      	nop
}
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004590:	2001      	movs	r0, #1
 8004592:	f00c fb77 	bl	8010c84 <UTIL_SEQ_SetEvt>

  return;
 8004596:	bf00      	nop
}
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b082      	sub	sp, #8
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80045a6:	2001      	movs	r0, #1
 80045a8:	f00c fb8c 	bl	8010cc4 <UTIL_SEQ_WaitEvt>

  return;
 80045ac:	bf00      	nop
}
 80045ae:	3708      	adds	r7, #8
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	3308      	adds	r3, #8
 80045c6:	4618      	mov	r0, r3
 80045c8:	f00b fb46 	bl	800fc58 <SVCCTL_UserEvtRx>
 80045cc:	4603      	mov	r3, r0
 80045ce:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 80045d0:	7afb      	ldrb	r3, [r7, #11]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2201      	movs	r2, #1
 80045da:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 80045dc:	e003      	b.n	80045e6 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	701a      	strb	r2, [r3, #0]
  return;
 80045e4:	bf00      	nop
}
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d002      	beq.n	8004602 <BLE_StatusNot+0x16>
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d006      	beq.n	800460e <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004600:	e00b      	b.n	800461a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004602:	230f      	movs	r3, #15
 8004604:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f00c fafc 	bl	8010c04 <UTIL_SEQ_PauseTask>
      break;
 800460c:	e005      	b.n	800461a <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800460e:	230f      	movs	r3, #15
 8004610:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f00c fb16 	bl	8010c44 <UTIL_SEQ_ResumeTask>
      break;
 8004618:	bf00      	nop
  }

  return;
 800461a:	bf00      	nop
}
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <P2PS_STM_App_Notification>:
static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */
aPwmLedGsData_TypeDef aPwmLedGsData;
/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b03      	cmp	r3, #3
 8004632:	d01a      	beq.n	800466a <P2PS_STM_App_Notification+0x46>
 8004634:	2b03      	cmp	r3, #3
 8004636:	dc79      	bgt.n	800472c <P2PS_STM_App_Notification+0x108>
 8004638:	2b00      	cmp	r3, #0
 800463a:	d002      	beq.n	8004642 <P2PS_STM_App_Notification+0x1e>
 800463c:	2b01      	cmp	r3, #1
 800463e:	d00a      	beq.n	8004656 <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 8004640:	e074      	b.n	800472c <P2PS_STM_App_Notification+0x108>
      P2P_Server_App_Context.Notification_Status = 1;
 8004642:	4b3e      	ldr	r3, [pc, #248]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 8004644:	2201      	movs	r2, #1
 8004646:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 8004648:	483d      	ldr	r0, [pc, #244]	@ (8004740 <P2PS_STM_App_Notification+0x11c>)
 800464a:	f00d f95f 	bl	801190c <puts>
      APP_DBG_MSG(" \n\r");
 800464e:	483d      	ldr	r0, [pc, #244]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 8004650:	f00d f8ec 	bl	801182c <iprintf>
      break;
 8004654:	e06d      	b.n	8004732 <P2PS_STM_App_Notification+0x10e>
      P2P_Server_App_Context.Notification_Status = 0;
 8004656:	4b39      	ldr	r3, [pc, #228]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 8004658:	2200      	movs	r2, #0
 800465a:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 800465c:	483a      	ldr	r0, [pc, #232]	@ (8004748 <P2PS_STM_App_Notification+0x124>)
 800465e:	f00d f955 	bl	801190c <puts>
      APP_DBG_MSG(" \n\r");
 8004662:	4838      	ldr	r0, [pc, #224]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 8004664:	f00d f8e2 	bl	801182c <iprintf>
      break;
 8004668:	e063      	b.n	8004732 <P2PS_STM_App_Notification+0x10e>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d12a      	bne.n	80046ca <P2PS_STM_App_Notification+0xa6>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	3301      	adds	r3, #1
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d113      	bne.n	80046a8 <P2PS_STM_App_Notification+0x84>
          aPwmLedGsData[PWM_LED_RED]   = PWM_LED_GSDATA_OFF;
 8004680:	2300      	movs	r3, #0
 8004682:	733b      	strb	r3, [r7, #12]
          aPwmLedGsData[PWM_LED_GREEN] = PWM_LED_GSDATA_OFF;
 8004684:	2300      	movs	r3, #0
 8004686:	737b      	strb	r3, [r7, #13]
          aPwmLedGsData[PWM_LED_BLUE]  = PWM_LED_GSDATA_7_0;
 8004688:	2322      	movs	r3, #34	@ 0x22
 800468a:	73bb      	strb	r3, [r7, #14]
          LED_On(aPwmLedGsData);
 800468c:	f107 030c 	add.w	r3, r7, #12
 8004690:	4618      	mov	r0, r3
 8004692:	f7fc febb 	bl	800140c <LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 ON\n"); 
 8004696:	482d      	ldr	r0, [pc, #180]	@ (800474c <P2PS_STM_App_Notification+0x128>)
 8004698:	f00d f938 	bl	801190c <puts>
          APP_DBG_MSG(" \n\r");
 800469c:	4829      	ldr	r0, [pc, #164]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 800469e:	f00d f8c5 	bl	801182c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 80046a2:	4b26      	ldr	r3, [pc, #152]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 80046a4:	2201      	movs	r2, #1
 80046a6:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	3301      	adds	r3, #1
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <P2PS_STM_App_Notification+0xa6>
          LED_Off();
 80046b4:	f7fc feb9 	bl	800142a <LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 OFF\n"); 
 80046b8:	4825      	ldr	r0, [pc, #148]	@ (8004750 <P2PS_STM_App_Notification+0x12c>)
 80046ba:	f00d f927 	bl	801190c <puts>
          APP_DBG_MSG(" \n\r");
 80046be:	4821      	ldr	r0, [pc, #132]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 80046c0:	f00d f8b4 	bl	801182c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 80046c4:	4b1d      	ldr	r3, [pc, #116]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d12d      	bne.n	8004730 <P2PS_STM_App_Notification+0x10c>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	3301      	adds	r3, #1
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d113      	bne.n	8004708 <P2PS_STM_App_Notification+0xe4>
          aPwmLedGsData[PWM_LED_RED]   = PWM_LED_GSDATA_OFF;
 80046e0:	2300      	movs	r3, #0
 80046e2:	733b      	strb	r3, [r7, #12]
          aPwmLedGsData[PWM_LED_GREEN] = PWM_LED_GSDATA_OFF;
 80046e4:	2300      	movs	r3, #0
 80046e6:	737b      	strb	r3, [r7, #13]
          aPwmLedGsData[PWM_LED_BLUE]  = PWM_LED_GSDATA_7_0;
 80046e8:	2322      	movs	r3, #34	@ 0x22
 80046ea:	73bb      	strb	r3, [r7, #14]
          LED_On(aPwmLedGsData);
 80046ec:	f107 030c 	add.w	r3, r7, #12
 80046f0:	4618      	mov	r0, r3
 80046f2:	f7fc fe8b 	bl	800140c <LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 ON\n"); 
 80046f6:	4817      	ldr	r0, [pc, #92]	@ (8004754 <P2PS_STM_App_Notification+0x130>)
 80046f8:	f00d f908 	bl	801190c <puts>
          APP_DBG_MSG(" \n\r");
 80046fc:	4811      	ldr	r0, [pc, #68]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 80046fe:	f00d f895 	bl	801182c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 8004702:	4b0e      	ldr	r3, [pc, #56]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 8004704:	2201      	movs	r2, #1
 8004706:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	3301      	adds	r3, #1
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10d      	bne.n	8004730 <P2PS_STM_App_Notification+0x10c>
          LED_Off();
 8004714:	f7fc fe89 	bl	800142a <LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 OFF\n"); 
 8004718:	480f      	ldr	r0, [pc, #60]	@ (8004758 <P2PS_STM_App_Notification+0x134>)
 800471a:	f00d f8f7 	bl	801190c <puts>
          APP_DBG_MSG(" \n\r");
 800471e:	4809      	ldr	r0, [pc, #36]	@ (8004744 <P2PS_STM_App_Notification+0x120>)
 8004720:	f00d f884 	bl	801182c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8004724:	4b05      	ldr	r3, [pc, #20]	@ (800473c <P2PS_STM_App_Notification+0x118>)
 8004726:	2200      	movs	r2, #0
 8004728:	709a      	strb	r2, [r3, #2]
      break;
 800472a:	e001      	b.n	8004730 <P2PS_STM_App_Notification+0x10c>
      break;
 800472c:	bf00      	nop
 800472e:	e000      	b.n	8004732 <P2PS_STM_App_Notification+0x10e>
      break;
 8004730:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8004732:	bf00      	nop
}
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	2000067c 	.word	0x2000067c
 8004740:	08014f40 	.word	0x08014f40
 8004744:	08014f74 	.word	0x08014f74
 8004748:	08014f78 	.word	0x08014f78
 800474c:	08014fac 	.word	0x08014fac
 8004750:	08014fd4 	.word	0x08014fd4
 8004754:	08014ffc 	.word	0x08014ffc
 8004758:	08015024 	.word	0x08015024

0800475c <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b082      	sub	sp, #8
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d005      	beq.n	8004778 <P2PS_APP_Notification+0x1c>
 800476c:	2b01      	cmp	r3, #1
 800476e:	d000      	beq.n	8004772 <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8004770:	e003      	b.n	800477a <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 8004772:	f000 f819 	bl	80047a8 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 8004776:	e000      	b.n	800477a <P2PS_APP_Notification+0x1e>
    break;
 8004778:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800477a:	bf00      	nop
}
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
	...

08004784 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 8004788:	4a05      	ldr	r2, [pc, #20]	@ (80047a0 <P2PS_APP_Init+0x1c>)
 800478a:	2100      	movs	r1, #0
 800478c:	2008      	movs	r0, #8
 800478e:	f00c f9eb 	bl	8010b68 <UTIL_SEQ_RegTask>

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 8004792:	4b04      	ldr	r3, [pc, #16]	@ (80047a4 <P2PS_APP_Init+0x20>)
 8004794:	2200      	movs	r2, #0
 8004796:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 8004798:	f000 f806 	bl	80047a8 <P2PS_APP_LED_BUTTON_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 800479c:	bf00      	nop
}
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	080047e1 	.word	0x080047e1
 80047a4:	2000067c 	.word	0x2000067c

080047a8 <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  
  LED_Off();
 80047ac:	f7fc fe3d 	bl	800142a <LED_Off>
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 80047b0:	4b06      	ldr	r3, [pc, #24]	@ (80047cc <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 80047b2:	2201      	movs	r2, #1
 80047b4:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 80047b6:	4b05      	ldr	r3, [pc, #20]	@ (80047cc <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 80047bc:	4b03      	ldr	r3, [pc, #12]	@ (80047cc <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 80047be:	2201      	movs	r2, #1
 80047c0:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 80047c2:	4b02      	ldr	r3, [pc, #8]	@ (80047cc <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x06; /* device6 */
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
#endif  
}
 80047c8:	bf00      	nop
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	2000067c 	.word	0x2000067c

080047d0 <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 80047d4:	2100      	movs	r1, #0
 80047d6:	2008      	movs	r0, #8
 80047d8:	f00c f9e8 	bl	8010bac <UTIL_SEQ_SetTask>

  return;
 80047dc:	bf00      	nop
}
 80047de:	bd80      	pop	{r7, pc}

080047e0 <P2PS_Send_Notification>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_Send_Notification(void)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	af00      	add	r7, sp, #0
 
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00){
 80047e4:	4b1d      	ldr	r3, [pc, #116]	@ (800485c <P2PS_Send_Notification+0x7c>)
 80047e6:	791b      	ldrb	r3, [r3, #4]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d111      	bne.n	8004810 <P2PS_Send_Notification+0x30>
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
 80047ec:	4b1b      	ldr	r3, [pc, #108]	@ (800485c <P2PS_Send_Notification+0x7c>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	711a      	strb	r2, [r3, #4]
    UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)"BUTTON-1 STATUS: 1", LEFT_MODE);
 80047f2:	f00b fd8b 	bl	801030c <UTIL_LCD_GetFont>
 80047f6:	4603      	mov	r3, r0
 80047f8:	88db      	ldrh	r3, [r3, #6]
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	4619      	mov	r1, r3
 80047fe:	2303      	movs	r3, #3
 8004800:	4a17      	ldr	r2, [pc, #92]	@ (8004860 <P2PS_Send_Notification+0x80>)
 8004802:	2000      	movs	r0, #0
 8004804:	f00b fde4 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
    BSP_LCD_Refresh(0);
 8004808:	2000      	movs	r0, #0
 800480a:	f002 f81f 	bl	800684c <BSP_LCD_Refresh>
 800480e:	e010      	b.n	8004832 <P2PS_Send_Notification+0x52>
  } else {
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8004810:	4b12      	ldr	r3, [pc, #72]	@ (800485c <P2PS_Send_Notification+0x7c>)
 8004812:	2200      	movs	r2, #0
 8004814:	711a      	strb	r2, [r3, #4]
    UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)"BUTTON-1 STATUS: 0", LEFT_MODE);
 8004816:	f00b fd79 	bl	801030c <UTIL_LCD_GetFont>
 800481a:	4603      	mov	r3, r0
 800481c:	88db      	ldrh	r3, [r3, #6]
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	4619      	mov	r1, r3
 8004822:	2303      	movs	r3, #3
 8004824:	4a0f      	ldr	r2, [pc, #60]	@ (8004864 <P2PS_Send_Notification+0x84>)
 8004826:	2000      	movs	r0, #0
 8004828:	f00b fdd2 	bl	80103d0 <UTIL_LCD_DisplayStringAt>
    BSP_LCD_Refresh(0);
 800482c:	2000      	movs	r0, #0
 800482e:	f002 f80d 	bl	800684c <BSP_LCD_Refresh>
  }
  
   if(P2P_Server_App_Context.Notification_Status){ 
 8004832:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <P2PS_Send_Notification+0x7c>)
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00b      	beq.n	8004852 <P2PS_Send_Notification+0x72>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
 800483a:	480b      	ldr	r0, [pc, #44]	@ (8004868 <P2PS_Send_Notification+0x88>)
 800483c:	f00c fff6 	bl	801182c <iprintf>
    APP_DBG_MSG(" \n\r");
 8004840:	480a      	ldr	r0, [pc, #40]	@ (800486c <P2PS_Send_Notification+0x8c>)
 8004842:	f00c fff3 	bl	801182c <iprintf>
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.ButtonControl);
 8004846:	490a      	ldr	r1, [pc, #40]	@ (8004870 <P2PS_Send_Notification+0x90>)
 8004848:	f64f 6042 	movw	r0, #65090	@ 0xfe42
 800484c:	f00a fa34 	bl	800ecb8 <P2PS_STM_App_Update_Char>
   } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
   }

  return;
 8004850:	e003      	b.n	800485a <P2PS_Send_Notification+0x7a>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
 8004852:	4808      	ldr	r0, [pc, #32]	@ (8004874 <P2PS_Send_Notification+0x94>)
 8004854:	f00c ffea 	bl	801182c <iprintf>
  return;
 8004858:	bf00      	nop
}
 800485a:	bd80      	pop	{r7, pc}
 800485c:	2000067c 	.word	0x2000067c
 8004860:	0801504c 	.word	0x0801504c
 8004864:	08015060 	.word	0x08015060
 8004868:	08015074 	.word	0x08015074
 800486c:	08014f74 	.word	0x08014f74
 8004870:	2000067f 	.word	0x2000067f
 8004874:	080150b4 	.word	0x080150b4

08004878 <LL_PWR_EnableBootC2>:
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800487c:	4b05      	ldr	r3, [pc, #20]	@ (8004894 <LL_PWR_EnableBootC2+0x1c>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	4a04      	ldr	r2, [pc, #16]	@ (8004894 <LL_PWR_EnableBootC2+0x1c>)
 8004882:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004886:	60d3      	str	r3, [r2, #12]
}
 8004888:	bf00      	nop
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	58000400 	.word	0x58000400

08004898 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80048a2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 80048a6:	4905      	ldr	r1, [pc, #20]	@ (80048bc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	58000800 	.word	0x58000800

080048c0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80048c8:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80048ca:	6a1a      	ldr	r2, [r3, #32]
 80048cc:	4904      	ldr	r1, [pc, #16]	@ (80048e0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	620b      	str	r3, [r1, #32]
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	58000800 	.word	0x58000800

080048e4 <LL_AHB3_GRP1_EnableClock>:
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80048ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80048f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80048f2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80048fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004900:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4013      	ands	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004908:	68fb      	ldr	r3, [r7, #12]
}
 800490a:	bf00      	nop
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr

08004916 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004916:	b480      	push	{r7}
 8004918:	b085      	sub	sp, #20
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800491e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004922:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004926:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8004932:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004936:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4013      	ands	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004940:	68fb      	ldr	r3, [r7, #12]
}
 8004942:	bf00      	nop
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	601a      	str	r2, [r3, #0]
}
 8004962:	bf00      	nop
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr

0800496e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f043 0201 	orr.w	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	601a      	str	r2, [r3, #0]
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr

0800498e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800498e:	b480      	push	{r7}
 8004990:	b083      	sub	sp, #12
 8004992:	af00      	add	r7, sp, #0
 8004994:	6078      	str	r0, [r7, #4]
 8004996:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685a      	ldr	r2, [r3, #4]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	041b      	lsls	r3, r3, #16
 80049a0:	43db      	mvns	r3, r3
 80049a2:	401a      	ands	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	605a      	str	r2, [r3, #4]
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	041b      	lsls	r3, r3, #16
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	605a      	str	r2, [r3, #4]
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	401a      	ands	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	605a      	str	r2, [r3, #4]
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	683a      	ldr	r2, [r7, #0]
 8004a0a:	609a      	str	r2, [r3, #8]
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	041a      	lsls	r2, r3, #16
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	609a      	str	r2, [r3, #8]
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr

08004a36 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
 8004a3e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68da      	ldr	r2, [r3, #12]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	4013      	ands	r3, r2
 8004a48:	683a      	ldr	r2, [r7, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d101      	bne.n	8004a52 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e000      	b.n	8004a54 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr

08004a60 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b083      	sub	sp, #12
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	69da      	ldr	r2, [r3, #28]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	4013      	ands	r3, r2
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d101      	bne.n	8004a7c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e000      	b.n	8004a7e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr
	...

08004a8c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8004a90:	2102      	movs	r1, #2
 8004a92:	4818      	ldr	r0, [pc, #96]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004a94:	f7ff ffe4 	bl	8004a60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d008      	beq.n	8004ab0 <HW_IPCC_Rx_Handler+0x24>
 8004a9e:	4b15      	ldr	r3, [pc, #84]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f003 0302 	and.w	r3, r3, #2
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d102      	bne.n	8004ab0 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8004aaa:	f000 f925 	bl	8004cf8 <HW_IPCC_SYS_EvtHandler>
 8004aae:	e01e      	b.n	8004aee <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	4810      	ldr	r0, [pc, #64]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004ab4:	f7ff ffd4 	bl	8004a60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d008      	beq.n	8004ad0 <HW_IPCC_Rx_Handler+0x44>
 8004abe:	4b0d      	ldr	r3, [pc, #52]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d102      	bne.n	8004ad0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8004aca:	f000 f899 	bl	8004c00 <HW_IPCC_BLE_EvtHandler>
 8004ace:	e00e      	b.n	8004aee <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8004ad0:	2108      	movs	r1, #8
 8004ad2:	4808      	ldr	r0, [pc, #32]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004ad4:	f7ff ffc4 	bl	8004a60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d008      	beq.n	8004af0 <HW_IPCC_Rx_Handler+0x64>
 8004ade:	4b05      	ldr	r3, [pc, #20]	@ (8004af4 <HW_IPCC_Rx_Handler+0x68>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f003 0308 	and.w	r3, r3, #8
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d102      	bne.n	8004af0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8004aea:	f000 f97d 	bl	8004de8 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
}
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	58000c00 	.word	0x58000c00

08004af8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8004afc:	2102      	movs	r1, #2
 8004afe:	4818      	ldr	r0, [pc, #96]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b00:	f7ff ff99 	bl	8004a36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d108      	bne.n	8004b1c <HW_IPCC_Tx_Handler+0x24>
 8004b0a:	4b15      	ldr	r3, [pc, #84]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d102      	bne.n	8004b1c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8004b16:	f000 f8d3 	bl	8004cc0 <HW_IPCC_SYS_CmdEvtHandler>
 8004b1a:	e01e      	b.n	8004b5a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8004b1c:	2108      	movs	r1, #8
 8004b1e:	4810      	ldr	r0, [pc, #64]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b20:	f7ff ff89 	bl	8004a36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d108      	bne.n	8004b3c <HW_IPCC_Tx_Handler+0x44>
 8004b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d102      	bne.n	8004b3c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8004b36:	f000 f919 	bl	8004d6c <HW_IPCC_MM_FreeBufHandler>
 8004b3a:	e00e      	b.n	8004b5a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8004b3c:	2120      	movs	r1, #32
 8004b3e:	4808      	ldr	r0, [pc, #32]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b40:	f7ff ff79 	bl	8004a36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d108      	bne.n	8004b5c <HW_IPCC_Tx_Handler+0x64>
 8004b4a:	4b05      	ldr	r3, [pc, #20]	@ (8004b60 <HW_IPCC_Tx_Handler+0x68>)
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d102      	bne.n	8004b5c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8004b56:	f000 f85f 	bl	8004c18 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8004b5a:	bf00      	nop
 8004b5c:	bf00      	nop
}
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	58000c00 	.word	0x58000c00

08004b64 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8004b68:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004b6c:	f7ff fed3 	bl	8004916 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8004b70:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004b74:	f7ff fea4 	bl	80048c0 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8004b78:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004b7c:	f7ff fe8c 	bl	8004898 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8004b80:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8004b82:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8004b84:	f7ff fe78 	bl	8004878 <LL_PWR_EnableBootC2>

  return;
 8004b88:	bf00      	nop
}
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8004b90:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8004b94:	f7ff fea6 	bl	80048e4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8004b98:	4806      	ldr	r0, [pc, #24]	@ (8004bb4 <HW_IPCC_Init+0x28>)
 8004b9a:	f7ff fee8 	bl	800496e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8004b9e:	4805      	ldr	r0, [pc, #20]	@ (8004bb4 <HW_IPCC_Init+0x28>)
 8004ba0:	f7ff fed5 	bl	800494e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8004ba4:	202c      	movs	r0, #44	@ 0x2c
 8004ba6:	f002 fba2 	bl	80072ee <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8004baa:	202d      	movs	r0, #45	@ 0x2d
 8004bac:	f002 fb9f 	bl	80072ee <HAL_NVIC_EnableIRQ>

  return;
 8004bb0:	bf00      	nop
}
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	58000c00 	.word	0x58000c00

08004bb8 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bbe:	f3ef 8310 	mrs	r3, PRIMASK
 8004bc2:	607b      	str	r3, [r7, #4]
  return(result);
 8004bc4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004bc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004bc8:	b672      	cpsid	i
}
 8004bca:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8004bcc:	2101      	movs	r1, #1
 8004bce:	4806      	ldr	r0, [pc, #24]	@ (8004be8 <HW_IPCC_BLE_Init+0x30>)
 8004bd0:	f7ff ff02 	bl	80049d8 <LL_C1_IPCC_EnableReceiveChannel>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	f383 8810 	msr	PRIMASK, r3
}
 8004bde:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004be0:	bf00      	nop
}
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	58000c00 	.word	0x58000c00

08004bec <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	4802      	ldr	r0, [pc, #8]	@ (8004bfc <HW_IPCC_BLE_SendCmd+0x10>)
 8004bf4:	f7ff ff10 	bl	8004a18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004bf8:	bf00      	nop
}
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	58000c00 	.word	0x58000c00

08004c00 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8004c04:	f00b f90c 	bl	800fe20 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8004c08:	2101      	movs	r1, #1
 8004c0a:	4802      	ldr	r0, [pc, #8]	@ (8004c14 <HW_IPCC_BLE_EvtHandler+0x14>)
 8004c0c:	f7ff fef6 	bl	80049fc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004c10:	bf00      	nop
}
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	58000c00 	.word	0x58000c00

08004c18 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8004c22:	607b      	str	r3, [r7, #4]
  return(result);
 8004c24:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004c26:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c28:	b672      	cpsid	i
}
 8004c2a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8004c2c:	2120      	movs	r1, #32
 8004c2e:	4807      	ldr	r0, [pc, #28]	@ (8004c4c <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 8004c30:	f7ff fec0 	bl	80049b4 <LL_C1_IPCC_DisableTransmitChannel>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	f383 8810 	msr	PRIMASK, r3
}
 8004c3e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 8004c40:	f00b f91e 	bl	800fe80 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8004c44:	bf00      	nop
}
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	58000c00 	.word	0x58000c00

08004c50 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c56:	f3ef 8310 	mrs	r3, PRIMASK
 8004c5a:	607b      	str	r3, [r7, #4]
  return(result);
 8004c5c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004c5e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c60:	b672      	cpsid	i
}
 8004c62:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8004c64:	2102      	movs	r1, #2
 8004c66:	4806      	ldr	r0, [pc, #24]	@ (8004c80 <HW_IPCC_SYS_Init+0x30>)
 8004c68:	f7ff feb6 	bl	80049d8 <LL_C1_IPCC_EnableReceiveChannel>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f383 8810 	msr	PRIMASK, r3
}
 8004c76:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004c78:	bf00      	nop
}
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	58000c00 	.word	0x58000c00

08004c84 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004c8a:	2102      	movs	r1, #2
 8004c8c:	480b      	ldr	r0, [pc, #44]	@ (8004cbc <HW_IPCC_SYS_SendCmd+0x38>)
 8004c8e:	f7ff fec3 	bl	8004a18 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c92:	f3ef 8310 	mrs	r3, PRIMASK
 8004c96:	607b      	str	r3, [r7, #4]
  return(result);
 8004c98:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004c9a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004c9c:	b672      	cpsid	i
}
 8004c9e:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004ca0:	2102      	movs	r1, #2
 8004ca2:	4806      	ldr	r0, [pc, #24]	@ (8004cbc <HW_IPCC_SYS_SendCmd+0x38>)
 8004ca4:	f7ff fe73 	bl	800498e <LL_C1_IPCC_EnableTransmitChannel>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f383 8810 	msr	PRIMASK, r3
}
 8004cb2:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004cb4:	bf00      	nop
}
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	58000c00 	.word	0x58000c00

08004cc0 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cca:	607b      	str	r3, [r7, #4]
  return(result);
 8004ccc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004cce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004cd0:	b672      	cpsid	i
}
 8004cd2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8004cd4:	2102      	movs	r1, #2
 8004cd6:	4807      	ldr	r0, [pc, #28]	@ (8004cf4 <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8004cd8:	f7ff fe6c 	bl	80049b4 <LL_C1_IPCC_DisableTransmitChannel>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	f383 8810 	msr	PRIMASK, r3
}
 8004ce6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 8004ce8:	f00b f91e 	bl	800ff28 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8004cec:	bf00      	nop
}
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	58000c00 	.word	0x58000c00

08004cf8 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8004cfc:	f00b f92a 	bl	800ff54 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8004d00:	2102      	movs	r1, #2
 8004d02:	4802      	ldr	r0, [pc, #8]	@ (8004d0c <HW_IPCC_SYS_EvtHandler+0x14>)
 8004d04:	f7ff fe7a 	bl	80049fc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004d08:	bf00      	nop
}
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	58000c00 	.word	0x58000c00

08004d10 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8004d18:	2108      	movs	r1, #8
 8004d1a:	4812      	ldr	r0, [pc, #72]	@ (8004d64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004d1c:	f7ff fe8b 	bl	8004a36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d013      	beq.n	8004d4e <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 8004d26:	4a10      	ldr	r2, [pc, #64]	@ (8004d68 <HW_IPCC_MM_SendFreeBuf+0x58>)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d30:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d32:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 8004d34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004d36:	b672      	cpsid	i
}
 8004d38:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004d3a:	2108      	movs	r1, #8
 8004d3c:	4809      	ldr	r0, [pc, #36]	@ (8004d64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004d3e:	f7ff fe26 	bl	800498e <LL_C1_IPCC_EnableTransmitChannel>
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	f383 8810 	msr	PRIMASK, r3
}
 8004d4c:	e005      	b.n	8004d5a <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004d52:	2108      	movs	r1, #8
 8004d54:	4803      	ldr	r0, [pc, #12]	@ (8004d64 <HW_IPCC_MM_SendFreeBuf+0x54>)
 8004d56:	f7ff fe5f 	bl	8004a18 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8004d5a:	bf00      	nop
}
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	58000c00 	.word	0x58000c00
 8004d68:	20000684 	.word	0x20000684

08004d6c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d72:	f3ef 8310 	mrs	r3, PRIMASK
 8004d76:	607b      	str	r3, [r7, #4]
  return(result);
 8004d78:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004d7a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004d7c:	b672      	cpsid	i
}
 8004d7e:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004d80:	2108      	movs	r1, #8
 8004d82:	480a      	ldr	r0, [pc, #40]	@ (8004dac <HW_IPCC_MM_FreeBufHandler+0x40>)
 8004d84:	f7ff fe16 	bl	80049b4 <LL_C1_IPCC_DisableTransmitChannel>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	f383 8810 	msr	PRIMASK, r3
}
 8004d92:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 8004d94:	4b06      	ldr	r3, [pc, #24]	@ (8004db0 <HW_IPCC_MM_FreeBufHandler+0x44>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8004d9a:	2108      	movs	r1, #8
 8004d9c:	4803      	ldr	r0, [pc, #12]	@ (8004dac <HW_IPCC_MM_FreeBufHandler+0x40>)
 8004d9e:	f7ff fe3b 	bl	8004a18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8004da2:	bf00      	nop
}
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	58000c00 	.word	0x58000c00
 8004db0:	20000684 	.word	0x20000684

08004db4 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dba:	f3ef 8310 	mrs	r3, PRIMASK
 8004dbe:	607b      	str	r3, [r7, #4]
  return(result);
 8004dc0:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8004dc2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8004dc4:	b672      	cpsid	i
}
 8004dc6:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004dc8:	2108      	movs	r1, #8
 8004dca:	4806      	ldr	r0, [pc, #24]	@ (8004de4 <HW_IPCC_TRACES_Init+0x30>)
 8004dcc:	f7ff fe04 	bl	80049d8 <LL_C1_IPCC_EnableReceiveChannel>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f383 8810 	msr	PRIMASK, r3
}
 8004dda:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8004ddc:	bf00      	nop
}
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	58000c00 	.word	0x58000c00

08004de8 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8004dec:	f00b f95a 	bl	80100a4 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8004df0:	2108      	movs	r1, #8
 8004df2:	4802      	ldr	r0, [pc, #8]	@ (8004dfc <HW_IPCC_TRACES_EvtHandler+0x14>)
 8004df4:	f7ff fe02 	bl	80049fc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8004df8:	bf00      	nop
}
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	58000c00 	.word	0x58000c00

08004e00 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d103      	bne.n	8004e18 <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 8004e10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e14:	60fb      	str	r3, [r7, #12]
 8004e16:	e01c      	b.n	8004e52 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	691a      	ldr	r2, [r3, #16]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a0c      	ldr	r2, [pc, #48]	@ (8004e74 <SSD1315_RegisterBusIO+0x74>)
 8004e44:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a0b      	ldr	r2, [pc, #44]	@ (8004e78 <SSD1315_RegisterBusIO+0x78>)
 8004e4a:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	687a      	ldr	r2, [r7, #4]
 8004e50:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d004      	beq.n	8004e64 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4798      	blx	r3
 8004e60:	60f8      	str	r0, [r7, #12]
 8004e62:	e002      	b.n	8004e6a <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 8004e64:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e68:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	08005d05 	.word	0x08005d05
 8004e78:	08005d33 	.word	0x08005d33

08004e7c <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d002      	beq.n	8004e98 <SSD1315_Init+0x1c>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 8004e98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e9c:	617b      	str	r3, [r7, #20]
 8004e9e:	e0ab      	b.n	8004ff8 <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f040 80a3 	bne.w	8004ff2 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 8004eba:	2164      	movs	r1, #100	@ 0x64
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f000 ff6b 	bl	8005d98 <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 8004ec2:	2380      	movs	r3, #128	@ 0x80
 8004ec4:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	f103 0014 	add.w	r0, r3, #20
 8004ecc:	f107 0213 	add.w	r2, r7, #19
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	2101      	movs	r1, #1
 8004ed4:	f000 ff7a 	bl	8005dcc <ssd1315_write_reg>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	4413      	add	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 8004ee0:	238d      	movs	r3, #141	@ 0x8d
 8004ee2:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f103 0014 	add.w	r0, r3, #20
 8004eea:	f107 0213 	add.w	r2, r7, #19
 8004eee:	2301      	movs	r3, #1
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	f000 ff6b 	bl	8005dcc <ssd1315_write_reg>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	4413      	add	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8004efe:	2314      	movs	r3, #20
 8004f00:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f103 0014 	add.w	r0, r3, #20
 8004f08:	f107 0213 	add.w	r2, r7, #19
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	2101      	movs	r1, #1
 8004f10:	f000 ff5c 	bl	8005dcc <ssd1315_write_reg>
 8004f14:	4602      	mov	r2, r0
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	4413      	add	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 8004f1c:	2320      	movs	r3, #32
 8004f1e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f103 0014 	add.w	r0, r3, #20
 8004f26:	f107 0213 	add.w	r2, r7, #19
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	2101      	movs	r1, #1
 8004f2e:	f000 ff4d 	bl	8005dcc <ssd1315_write_reg>
 8004f32:	4602      	mov	r2, r0
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	4413      	add	r3, r2
 8004f38:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f103 0014 	add.w	r0, r3, #20
 8004f44:	f107 0213 	add.w	r2, r7, #19
 8004f48:	2301      	movs	r3, #1
 8004f4a:	2101      	movs	r1, #1
 8004f4c:	f000 ff3e 	bl	8005dcc <ssd1315_write_reg>
 8004f50:	4602      	mov	r2, r0
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	4413      	add	r3, r2
 8004f56:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 8004f58:	2340      	movs	r3, #64	@ 0x40
 8004f5a:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f103 0014 	add.w	r0, r3, #20
 8004f62:	f107 0213 	add.w	r2, r7, #19
 8004f66:	2301      	movs	r3, #1
 8004f68:	2101      	movs	r1, #1
 8004f6a:	f000 ff2f 	bl	8005dcc <ssd1315_write_reg>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	4413      	add	r3, r2
 8004f74:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 8004f76:	23c8      	movs	r3, #200	@ 0xc8
 8004f78:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f103 0014 	add.w	r0, r3, #20
 8004f80:	f107 0213 	add.w	r2, r7, #19
 8004f84:	2301      	movs	r3, #1
 8004f86:	2101      	movs	r1, #1
 8004f88:	f000 ff20 	bl	8005dcc <ssd1315_write_reg>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	4413      	add	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 8004f94:	23a1      	movs	r3, #161	@ 0xa1
 8004f96:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f103 0014 	add.w	r0, r3, #20
 8004f9e:	f107 0213 	add.w	r2, r7, #19
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	f000 ff11 	bl	8005dcc <ssd1315_write_reg>
 8004faa:	4602      	mov	r2, r0
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	4413      	add	r3, r2
 8004fb0:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 8004fb2:	23af      	movs	r3, #175	@ 0xaf
 8004fb4:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f103 0014 	add.w	r0, r3, #20
 8004fbc:	f107 0213 	add.w	r2, r7, #19
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	2101      	movs	r1, #1
 8004fc4:	f000 ff02 	bl	8005dcc <ssd1315_write_reg>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	4413      	add	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 8004fd0:	2000      	movs	r0, #0
 8004fd2:	f000 fec5 	bl	8005d60 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f103 0014 	add.w	r0, r3, #20
 8004fdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fe0:	4a0b      	ldr	r2, [pc, #44]	@ (8005010 <SSD1315_Init+0x194>)
 8004fe2:	2101      	movs	r1, #1
 8004fe4:	f000 fef2 	bl	8005dcc <ssd1315_write_reg>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	4413      	add	r3, r2
 8004fee:	617b      	str	r3, [r7, #20]
 8004ff0:	e002      	b.n	8004ff8 <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 8004ff2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ff6:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d002      	beq.n	8005004 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 8004ffe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005002:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8005004:	697b      	ldr	r3, [r7, #20]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3718      	adds	r7, #24
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	20000690 	.word	0x20000690

08005014 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00a      	beq.n	8005040 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f85e 	bl	80050ec <SSD1315_DisplayOff>
 8005030:	4602      	mov	r2, r0
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	4413      	add	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d002      	beq.n	800504c <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 8005046:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800504a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800504c:	68fb      	ldr	r3, [r7, #12]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 8005060:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005064:	4618      	mov	r0, r3
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8005078:	2300      	movs	r3, #0
 800507a:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 800507c:	238d      	movs	r3, #141	@ 0x8d
 800507e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	f103 0014 	add.w	r0, r3, #20
 8005086:	f107 020b 	add.w	r2, r7, #11
 800508a:	2301      	movs	r3, #1
 800508c:	2101      	movs	r1, #1
 800508e:	f000 fe9d 	bl	8005dcc <ssd1315_write_reg>
 8005092:	4602      	mov	r2, r0
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	4413      	add	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800509a:	2314      	movs	r3, #20
 800509c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f103 0014 	add.w	r0, r3, #20
 80050a4:	f107 020b 	add.w	r2, r7, #11
 80050a8:	2301      	movs	r3, #1
 80050aa:	2101      	movs	r1, #1
 80050ac:	f000 fe8e 	bl	8005dcc <ssd1315_write_reg>
 80050b0:	4602      	mov	r2, r0
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	4413      	add	r3, r2
 80050b6:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 80050b8:	23af      	movs	r3, #175	@ 0xaf
 80050ba:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f103 0014 	add.w	r0, r3, #20
 80050c2:	f107 020b 	add.w	r2, r7, #11
 80050c6:	2301      	movs	r3, #1
 80050c8:	2101      	movs	r1, #1
 80050ca:	f000 fe7f 	bl	8005dcc <ssd1315_write_reg>
 80050ce:	4602      	mov	r2, r0
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4413      	add	r3, r2
 80050d4:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 80050dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050e0:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80050e2:	68fb      	ldr	r3, [r7, #12]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3710      	adds	r7, #16
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 80050f4:	2300      	movs	r3, #0
 80050f6:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 80050f8:	238d      	movs	r3, #141	@ 0x8d
 80050fa:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f103 0014 	add.w	r0, r3, #20
 8005102:	f107 020b 	add.w	r2, r7, #11
 8005106:	2301      	movs	r3, #1
 8005108:	2101      	movs	r1, #1
 800510a:	f000 fe5f 	bl	8005dcc <ssd1315_write_reg>
 800510e:	4602      	mov	r2, r0
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4413      	add	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 8005116:	2310      	movs	r3, #16
 8005118:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f103 0014 	add.w	r0, r3, #20
 8005120:	f107 020b 	add.w	r2, r7, #11
 8005124:	2301      	movs	r3, #1
 8005126:	2101      	movs	r1, #1
 8005128:	f000 fe50 	bl	8005dcc <ssd1315_write_reg>
 800512c:	4602      	mov	r2, r0
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	4413      	add	r3, r2
 8005132:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 8005134:	23ae      	movs	r3, #174	@ 0xae
 8005136:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f103 0014 	add.w	r0, r3, #20
 800513e:	f107 020b 	add.w	r2, r7, #11
 8005142:	2301      	movs	r3, #1
 8005144:	2101      	movs	r1, #1
 8005146:	f000 fe41 	bl	8005dcc <ssd1315_write_reg>
 800514a:	4602      	mov	r2, r0
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	4413      	add	r3, r2
 8005150:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d002      	beq.n	800515e <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 8005158:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800515c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800515e:	68fb      	ldr	r3, [r7, #12]
}
 8005160:	4618      	mov	r0, r3
 8005162:	3710      	adds	r7, #16
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}

08005168 <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
 8005170:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8005172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005176:	4618      	mov	r0, r3
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr

08005182 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 8005182:	b480      	push	{r7}
 8005184:	b083      	sub	sp, #12
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
 800518a:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 800518c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005190:	4618      	mov	r0, r3
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 80051a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr

080051b6 <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 80051b6:	b480      	push	{r7}
 80051b8:	b083      	sub	sp, #12
 80051ba:	af00      	add	r7, sp, #0
 80051bc:	6078      	str	r0, [r7, #4]
 80051be:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 80051c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	60f8      	str	r0, [r7, #12]
 80051d8:	60b9      	str	r1, [r7, #8]
 80051da:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 80051dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 80051f4:	2300      	movs	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 80051f8:	2340      	movs	r3, #64	@ 0x40
 80051fa:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f103 0014 	add.w	r0, r3, #20
 8005202:	f107 020b 	add.w	r2, r7, #11
 8005206:	2301      	movs	r3, #1
 8005208:	2101      	movs	r1, #1
 800520a:	f000 fddf 	bl	8005dcc <ssd1315_write_reg>
 800520e:	4602      	mov	r2, r0
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4413      	add	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 8005216:	2321      	movs	r3, #33	@ 0x21
 8005218:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f103 0014 	add.w	r0, r3, #20
 8005220:	f107 020b 	add.w	r2, r7, #11
 8005224:	2301      	movs	r3, #1
 8005226:	2101      	movs	r1, #1
 8005228:	f000 fdd0 	bl	8005dcc <ssd1315_write_reg>
 800522c:	4602      	mov	r2, r0
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	4413      	add	r3, r2
 8005232:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8005234:	2300      	movs	r3, #0
 8005236:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f103 0014 	add.w	r0, r3, #20
 800523e:	f107 020b 	add.w	r2, r7, #11
 8005242:	2301      	movs	r3, #1
 8005244:	2101      	movs	r1, #1
 8005246:	f000 fdc1 	bl	8005dcc <ssd1315_write_reg>
 800524a:	4602      	mov	r2, r0
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	4413      	add	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 8005252:	237f      	movs	r3, #127	@ 0x7f
 8005254:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f103 0014 	add.w	r0, r3, #20
 800525c:	f107 020b 	add.w	r2, r7, #11
 8005260:	2301      	movs	r3, #1
 8005262:	2101      	movs	r1, #1
 8005264:	f000 fdb2 	bl	8005dcc <ssd1315_write_reg>
 8005268:	4602      	mov	r2, r0
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	4413      	add	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 8005270:	2322      	movs	r3, #34	@ 0x22
 8005272:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f103 0014 	add.w	r0, r3, #20
 800527a:	f107 020b 	add.w	r2, r7, #11
 800527e:	2301      	movs	r3, #1
 8005280:	2101      	movs	r1, #1
 8005282:	f000 fda3 	bl	8005dcc <ssd1315_write_reg>
 8005286:	4602      	mov	r2, r0
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4413      	add	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800528e:	2300      	movs	r3, #0
 8005290:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f103 0014 	add.w	r0, r3, #20
 8005298:	f107 020b 	add.w	r2, r7, #11
 800529c:	2301      	movs	r3, #1
 800529e:	2101      	movs	r1, #1
 80052a0:	f000 fd94 	bl	8005dcc <ssd1315_write_reg>
 80052a4:	4602      	mov	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	4413      	add	r3, r2
 80052aa:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 80052ac:	230f      	movs	r3, #15
 80052ae:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f103 0014 	add.w	r0, r3, #20
 80052b6:	f107 020b 	add.w	r2, r7, #11
 80052ba:	2301      	movs	r3, #1
 80052bc:	2101      	movs	r1, #1
 80052be:	f000 fd85 	bl	8005dcc <ssd1315_write_reg>
 80052c2:	4602      	mov	r2, r0
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	4413      	add	r3, r2
 80052c8:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f103 0014 	add.w	r0, r3, #20
 80052d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052d4:	4a09      	ldr	r2, [pc, #36]	@ (80052fc <SSD1315_Refresh+0x110>)
 80052d6:	2101      	movs	r1, #1
 80052d8:	f000 fd78 	bl	8005dcc <ssd1315_write_reg>
 80052dc:	4602      	mov	r2, r0
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4413      	add	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 80052ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80052ee:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80052f0:	68fb      	ldr	r3, [r7, #12]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3710      	adds	r7, #16
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	20000690 	.word	0x20000690

08005300 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b08e      	sub	sp, #56	@ 0x38
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	60b9      	str	r1, [r7, #8]
 800530a:	607a      	str	r2, [r7, #4]
 800530c:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 8005312:	2300      	movs	r3, #0
 8005314:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 800531a:	2300      	movs	r3, #0
 800531c:	623b      	str	r3, [r7, #32]
 800531e:	2300      	movs	r3, #0
 8005320:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 8005322:	2300      	movs	r3, #0
 8005324:	61bb      	str	r3, [r7, #24]
 8005326:	2300      	movs	r3, #0
 8005328:	617b      	str	r3, [r7, #20]
 800532a:	2300      	movs	r3, #0
 800532c:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 800532e:	2300      	movs	r3, #0
 8005330:	633b      	str	r3, [r7, #48]	@ 0x30
 8005332:	2300      	movs	r3, #0
 8005334:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	3302      	adds	r3, #2
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	461a      	mov	r2, r3
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	3303      	adds	r3, #3
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	021b      	lsls	r3, r3, #8
 8005346:	441a      	add	r2, r3
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	3304      	adds	r3, #4
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	041b      	lsls	r3, r3, #16
 8005350:	441a      	add	r2, r3
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	3305      	adds	r3, #5
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	061b      	lsls	r3, r3, #24
 800535a:	4413      	add	r3, r2
 800535c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	330a      	adds	r3, #10
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	461a      	mov	r2, r3
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	330b      	adds	r3, #11
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	021b      	lsls	r3, r3, #8
 800536e:	441a      	add	r2, r3
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	330c      	adds	r3, #12
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	041b      	lsls	r3, r3, #16
 8005378:	441a      	add	r2, r3
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	330d      	adds	r3, #13
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	061b      	lsls	r3, r3, #24
 8005382:	4413      	add	r3, r2
 8005384:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	3312      	adds	r3, #18
 800538a:	781b      	ldrb	r3, [r3, #0]
 800538c:	461a      	mov	r2, r3
 800538e:	683b      	ldr	r3, [r7, #0]
 8005390:	3313      	adds	r3, #19
 8005392:	781b      	ldrb	r3, [r3, #0]
 8005394:	021b      	lsls	r3, r3, #8
 8005396:	441a      	add	r2, r3
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	3314      	adds	r3, #20
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	041b      	lsls	r3, r3, #16
 80053a0:	441a      	add	r2, r3
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	3315      	adds	r3, #21
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	061b      	lsls	r3, r3, #24
 80053aa:	4413      	add	r3, r2
 80053ac:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	3316      	adds	r3, #22
 80053b2:	781b      	ldrb	r3, [r3, #0]
 80053b4:	461a      	mov	r2, r3
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	3317      	adds	r3, #23
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	021b      	lsls	r3, r3, #8
 80053be:	441a      	add	r2, r3
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	3318      	adds	r3, #24
 80053c4:	781b      	ldrb	r3, [r3, #0]
 80053c6:	041b      	lsls	r3, r3, #16
 80053c8:	441a      	add	r2, r3
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	3319      	adds	r3, #25
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	061b      	lsls	r3, r3, #24
 80053d2:	4413      	add	r3, r2
 80053d4:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 80053d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	085b      	lsrs	r3, r3, #1
 80053de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053e4:	4413      	add	r3, r2
 80053e6:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d116      	bne.n	800541c <SSD1315_DrawBitmap+0x11c>
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf0c      	ite	eq
 80053f4:	2301      	moveq	r3, #1
 80053f6:	2300      	movne	r3, #0
 80053f8:	b2da      	uxtb	r2, r3
 80053fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005400:	bf0c      	ite	eq
 8005402:	2301      	moveq	r3, #1
 8005404:	2300      	movne	r3, #0
 8005406:	b2db      	uxtb	r3, r3
 8005408:	4013      	ands	r3, r2
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	d005      	beq.n	800541c <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 8005410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005412:	6839      	ldr	r1, [r7, #0]
 8005414:	4843      	ldr	r0, [pc, #268]	@ (8005524 <SSD1315_DrawBitmap+0x224>)
 8005416:	f00c fbfa 	bl	8011c0e <memcpy>
 800541a:	e078      	b.n	800550e <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	4413      	add	r3, r2
 8005422:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	4413      	add	r3, r2
 800542a:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 8005430:	e069      	b.n	8005506 <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	607b      	str	r3, [r7, #4]
 8005436:	2300      	movs	r3, #0
 8005438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800543a:	e05a      	b.n	80054f2 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f003 0307 	and.w	r3, r3, #7
 8005442:	2b00      	cmp	r3, #0
 8005444:	d121      	bne.n	800548a <SSD1315_DrawBitmap+0x18a>
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b07      	cmp	r3, #7
 800544e:	d91c      	bls.n	800548a <SSD1315_DrawBitmap+0x18a>
 8005450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005452:	f003 0307 	and.w	r3, r3, #7
 8005456:	2b00      	cmp	r3, #0
 8005458:	d117      	bne.n	800548a <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 800545a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545c:	08db      	lsrs	r3, r3, #3
 800545e:	69fa      	ldr	r2, [r7, #28]
 8005460:	fb03 f202 	mul.w	r2, r3, r2
 8005464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005466:	4413      	add	r3, r2
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	441a      	add	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	08db      	lsrs	r3, r3, #3
 8005470:	01d9      	lsls	r1, r3, #7
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	440b      	add	r3, r1
 8005476:	7811      	ldrb	r1, [r2, #0]
 8005478:	4a2a      	ldr	r2, [pc, #168]	@ (8005524 <SSD1315_DrawBitmap+0x224>)
 800547a:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3307      	adds	r3, #7
 8005480:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 8005482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005484:	3307      	adds	r3, #7
 8005486:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005488:	e02d      	b.n	80054e6 <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 800548a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548c:	08db      	lsrs	r3, r3, #3
 800548e:	69fa      	ldr	r2, [r7, #28]
 8005490:	fb03 f202 	mul.w	r2, r3, r2
 8005494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005496:	4413      	add	r3, r2
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	4413      	add	r3, r2
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	461a      	mov	r2, r3
 80054a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	fa42 f303 	asr.w	r3, r2, r3
 80054aa:	f003 0301 	and.w	r3, r3, #1
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00c      	beq.n	80054cc <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 80054b2:	23ff      	movs	r3, #255	@ 0xff
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 fa3d 	bl	8005938 <SSD1315_SetPixel>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d010      	beq.n	80054e6 <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 80054c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054c8:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 80054ca:	e016      	b.n	80054fa <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 80054cc:	2300      	movs	r3, #0
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	68b9      	ldr	r1, [r7, #8]
 80054d2:	68f8      	ldr	r0, [r7, #12]
 80054d4:	f000 fa30 	bl	8005938 <SSD1315_SetPixel>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d003      	beq.n	80054e6 <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 80054de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054e2:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 80054e4:	e009      	b.n	80054fa <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	3301      	adds	r3, #1
 80054ea:	607b      	str	r3, [r7, #4]
 80054ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ee:	3301      	adds	r3, #1
 80054f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	d3a0      	bcc.n	800543c <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	3301      	adds	r3, #1
 80054fe:	60bb      	str	r3, [r7, #8]
 8005500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005502:	3301      	adds	r3, #1
 8005504:	633b      	str	r3, [r7, #48]	@ 0x30
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	429a      	cmp	r2, r3
 800550c:	d391      	bcc.n	8005432 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 800550e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 8005514:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005518:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 800551a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800551c:	4618      	mov	r0, r3
 800551e:	3738      	adds	r7, #56	@ 0x38
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	20000690 	.word	0x20000690

08005528 <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b090      	sub	sp, #64	@ 0x40
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	4608      	mov	r0, r1
 8005532:	4611      	mov	r1, r2
 8005534:	461a      	mov	r2, r3
 8005536:	4603      	mov	r3, r0
 8005538:	817b      	strh	r3, [r7, #10]
 800553a:	460b      	mov	r3, r1
 800553c:	813b      	strh	r3, [r7, #8]
 800553e:	4613      	mov	r3, r2
 8005540:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 8005542:	2300      	movs	r3, #0
 8005544:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 8005546:	2300      	movs	r3, #0
 8005548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800554a:	2300      	movs	r3, #0
 800554c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 800554e:	2300      	movs	r3, #0
 8005550:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005552:	2300      	movs	r3, #0
 8005554:	637b      	str	r3, [r7, #52]	@ 0x34
 8005556:	2300      	movs	r3, #0
 8005558:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 800555a:	2300      	movs	r3, #0
 800555c:	61fb      	str	r3, [r7, #28]
 800555e:	2300      	movs	r3, #0
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	2300      	movs	r3, #0
 8005564:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 8005566:	2300      	movs	r3, #0
 8005568:	633b      	str	r3, [r7, #48]	@ 0x30
 800556a:	2300      	movs	r3, #0
 800556c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800556e:	2300      	movs	r3, #0
 8005570:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8005572:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005574:	3302      	adds	r3, #2
 8005576:	881b      	ldrh	r3, [r3, #0]
 8005578:	b29b      	uxth	r3, r3
 800557a:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 800557c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800557e:	3304      	adds	r3, #4
 8005580:	881b      	ldrh	r3, [r3, #0]
 8005582:	b29b      	uxth	r3, r3
 8005584:	041b      	lsls	r3, r3, #16
 8005586:	461a      	mov	r2, r3
 8005588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558a:	4313      	orrs	r3, r2
 800558c:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800558e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005590:	330a      	adds	r3, #10
 8005592:	881b      	ldrh	r3, [r3, #0]
 8005594:	b29b      	uxth	r3, r3
 8005596:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8005598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800559a:	330c      	adds	r3, #12
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	b29b      	uxth	r3, r3
 80055a0:	041b      	lsls	r3, r3, #16
 80055a2:	461a      	mov	r2, r3
 80055a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a6:	4313      	orrs	r3, r2
 80055a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 80055aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055ac:	3312      	adds	r3, #18
 80055ae:	881b      	ldrh	r3, [r3, #0]
 80055b0:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 80055b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055b4:	3314      	adds	r3, #20
 80055b6:	881b      	ldrh	r3, [r3, #0]
 80055b8:	041b      	lsls	r3, r3, #16
 80055ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055bc:	4313      	orrs	r3, r2
 80055be:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 80055c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c2:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 80055c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	db09      	blt.n	80055e0 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 80055cc:	88fa      	ldrh	r2, [r7, #6]
 80055ce:	897b      	ldrh	r3, [r7, #10]
 80055d0:	4413      	add	r3, r2
 80055d2:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 80055d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80055de:	e008      	b.n	80055f2 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 80055e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055e6:	4413      	add	r3, r2
 80055e8:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 80055ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055ee:	425b      	negs	r3, r3
 80055f0:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 80055f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f4:	3316      	adds	r3, #22
 80055f6:	881b      	ldrh	r3, [r3, #0]
 80055f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 80055fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055fc:	3318      	adds	r3, #24
 80055fe:	881b      	ldrh	r3, [r3, #0]
 8005600:	041b      	lsls	r3, r3, #16
 8005602:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005604:	4313      	orrs	r3, r2
 8005606:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 8005608:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800560c:	2b00      	cmp	r3, #0
 800560e:	db0a      	blt.n	8005626 <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 8005610:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8005614:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 800561a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800561e:	893b      	ldrh	r3, [r7, #8]
 8005620:	4413      	add	r3, r2
 8005622:	813b      	strh	r3, [r7, #8]
 8005624:	e008      	b.n	8005638 <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 8005626:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800562a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800562c:	4413      	add	r3, r2
 800562e:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 8005630:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8005634:	425b      	negs	r3, r3
 8005636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 8005638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563a:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 800563c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	085b      	lsrs	r3, r3, #1
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 8005646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800564a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800564c:	fb02 f303 	mul.w	r3, r2, r3
 8005650:	08da      	lsrs	r2, r3, #3
 8005652:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8005656:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005658:	fb01 f303 	mul.w	r3, r1, r3
 800565c:	08db      	lsrs	r3, r3, #3
 800565e:	4413      	add	r3, r2
 8005660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 8005666:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	4413      	add	r3, r2
 800566c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 800566e:	897b      	ldrh	r3, [r7, #10]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d116      	bne.n	80056a2 <SSD1315_ShiftBitmap+0x17a>
 8005674:	897b      	ldrh	r3, [r7, #10]
 8005676:	2b00      	cmp	r3, #0
 8005678:	bf0c      	ite	eq
 800567a:	2301      	moveq	r3, #1
 800567c:	2300      	movne	r3, #0
 800567e:	b2da      	uxtb	r2, r3
 8005680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005686:	bf0c      	ite	eq
 8005688:	2301      	moveq	r3, #1
 800568a:	2300      	movne	r3, #0
 800568c:	b2db      	uxtb	r3, r3
 800568e:	4013      	ands	r3, r2
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d005      	beq.n	80056a2 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 8005696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005698:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800569a:	4845      	ldr	r0, [pc, #276]	@ (80057b0 <SSD1315_ShiftBitmap+0x288>)
 800569c:	f00c fab7 	bl	8011c0e <memcpy>
 80056a0:	e07a      	b.n	8005798 <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 80056a2:	897b      	ldrh	r3, [r7, #10]
 80056a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80056a6:	4413      	add	r3, r2
 80056a8:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 80056aa:	893b      	ldrh	r3, [r7, #8]
 80056ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80056ae:	4413      	add	r3, r2
 80056b0:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 80056b2:	893b      	ldrh	r3, [r7, #8]
 80056b4:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 80056b6:	e06b      	b.n	8005790 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	813b      	strh	r3, [r7, #8]
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056c0:	e05c      	b.n	800577c <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 80056c2:	893b      	ldrh	r3, [r7, #8]
 80056c4:	f003 0307 	and.w	r3, r3, #7
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d122      	bne.n	8005714 <SSD1315_ShiftBitmap+0x1ec>
 80056ce:	893b      	ldrh	r3, [r7, #8]
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b07      	cmp	r3, #7
 80056d6:	d91d      	bls.n	8005714 <SSD1315_ShiftBitmap+0x1ec>
 80056d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d118      	bne.n	8005714 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 80056e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e4:	08db      	lsrs	r3, r3, #3
 80056e6:	6a3a      	ldr	r2, [r7, #32]
 80056e8:	fb03 f202 	mul.w	r2, r3, r2
 80056ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ee:	4413      	add	r3, r2
 80056f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056f2:	441a      	add	r2, r3
 80056f4:	8979      	ldrh	r1, [r7, #10]
 80056f6:	893b      	ldrh	r3, [r7, #8]
 80056f8:	08db      	lsrs	r3, r3, #3
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	01db      	lsls	r3, r3, #7
 80056fe:	440b      	add	r3, r1
 8005700:	7811      	ldrb	r1, [r2, #0]
 8005702:	4a2b      	ldr	r2, [pc, #172]	@ (80057b0 <SSD1315_ShiftBitmap+0x288>)
 8005704:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8005706:	893b      	ldrh	r3, [r7, #8]
 8005708:	3307      	adds	r3, #7
 800570a:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 800570c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570e:	3307      	adds	r3, #7
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005712:	e02d      	b.n	8005770 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 8005714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005716:	08db      	lsrs	r3, r3, #3
 8005718:	6a3a      	ldr	r2, [r7, #32]
 800571a:	fb03 f202 	mul.w	r2, r3, r2
 800571e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005720:	4413      	add	r3, r2
 8005722:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005724:	4413      	add	r3, r2
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	461a      	mov	r2, r3
 800572a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800572c:	f003 0307 	and.w	r3, r3, #7
 8005730:	fa42 f303 	asr.w	r3, r2, r3
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00c      	beq.n	8005756 <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 800573c:	8979      	ldrh	r1, [r7, #10]
 800573e:	893a      	ldrh	r2, [r7, #8]
 8005740:	23ff      	movs	r3, #255	@ 0xff
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f000 f8f8 	bl	8005938 <SSD1315_SetPixel>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d010      	beq.n	8005770 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 800574e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005752:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8005754:	e016      	b.n	8005784 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 8005756:	8979      	ldrh	r1, [r7, #10]
 8005758:	893a      	ldrh	r2, [r7, #8]
 800575a:	2300      	movs	r3, #0
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 f8eb 	bl	8005938 <SSD1315_SetPixel>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8005768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800576c:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 800576e:	e009      	b.n	8005784 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8005770:	893b      	ldrh	r3, [r7, #8]
 8005772:	3301      	adds	r3, #1
 8005774:	813b      	strh	r3, [r7, #8]
 8005776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005778:	3301      	adds	r3, #1
 800577a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800577c:	893b      	ldrh	r3, [r7, #8]
 800577e:	69ba      	ldr	r2, [r7, #24]
 8005780:	429a      	cmp	r2, r3
 8005782:	d89e      	bhi.n	80056c2 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 8005784:	897b      	ldrh	r3, [r7, #10]
 8005786:	3301      	adds	r3, #1
 8005788:	817b      	strh	r3, [r7, #10]
 800578a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800578c:	3301      	adds	r3, #1
 800578e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005790:	897b      	ldrh	r3, [r7, #10]
 8005792:	69fa      	ldr	r2, [r7, #28]
 8005794:	429a      	cmp	r2, r3
 8005796:	d88f      	bhi.n	80056b8 <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8005798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800579a:	2b00      	cmp	r3, #0
 800579c:	d002      	beq.n	80057a4 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 800579e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80057a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 80057a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3740      	adds	r7, #64	@ 0x40
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	20000690 	.word	0x20000690

080057b4 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
 80057c0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 80057c6:	2300      	movs	r3, #0
 80057c8:	61bb      	str	r3, [r7, #24]
 80057ca:	e032      	b.n	8005832 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 80057cc:	2300      	movs	r3, #0
 80057ce:	617b      	str	r3, [r7, #20]
 80057d0:	e028      	b.n	8005824 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	461a      	mov	r2, r3
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	3301      	adds	r3, #1
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	021b      	lsls	r3, r3, #8
 80057e0:	431a      	orrs	r2, r3
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	3302      	adds	r3, #2
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	041b      	lsls	r3, r3, #16
 80057ea:	431a      	orrs	r2, r3
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	3303      	adds	r3, #3
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	061b      	lsls	r3, r3, #24
 80057f4:	4313      	orrs	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 80057f8:	68ba      	ldr	r2, [r7, #8]
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	18d1      	adds	r1, r2, r3
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	441a      	add	r2, r3
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f000 f896 	bl	8005938 <SSD1315_SetPixel>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 8005812:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005816:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	3304      	adds	r3, #4
 800581c:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	3301      	adds	r3, #1
 8005822:	617b      	str	r3, [r7, #20]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005828:	429a      	cmp	r2, r3
 800582a:	d3d2      	bcc.n	80057d2 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	3301      	adds	r3, #1
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005836:	429a      	cmp	r2, r3
 8005838:	d3c8      	bcc.n	80057cc <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 800583a:	69fb      	ldr	r3, [r7, #28]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3720      	adds	r7, #32
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}

08005844 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	607a      	str	r2, [r7, #4]
 8005850:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8005856:	2300      	movs	r3, #0
 8005858:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	e008      	b.n	8005872 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6939      	ldr	r1, [r7, #16]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 f866 	bl	8005938 <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	3301      	adds	r3, #1
 8005870:	613b      	str	r3, [r7, #16]
 8005872:	68ba      	ldr	r2, [r7, #8]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	4413      	add	r3, r2
 8005878:	693a      	ldr	r2, [r7, #16]
 800587a:	429a      	cmp	r2, r3
 800587c:	d3f0      	bcc.n	8005860 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d002      	beq.n	800588a <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 8005884:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005888:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800588a:	697b      	ldr	r3, [r7, #20]
}
 800588c:	4618      	mov	r0, r3
 800588e:	3718      	adds	r7, #24
 8005890:	46bd      	mov	sp, r7
 8005892:	bd80      	pop	{r7, pc}

08005894 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
 80058a0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 80058a6:	2300      	movs	r3, #0
 80058a8:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	e008      	b.n	80058c2 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	68b9      	ldr	r1, [r7, #8]
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f000 f83e 	bl	8005938 <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	3301      	adds	r3, #1
 80058c0:	613b      	str	r3, [r7, #16]
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	4413      	add	r3, r2
 80058c8:	693a      	ldr	r2, [r7, #16]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d3f0      	bcc.n	80058b0 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d002      	beq.n	80058da <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 80058d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80058d8:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80058da:	697b      	ldr	r3, [r7, #20]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 80058f6:	2300      	movs	r3, #0
 80058f8:	613b      	str	r3, [r7, #16]
 80058fa:	e013      	b.n	8005924 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	441a      	add	r2, r3
 8005902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7ff ff9a 	bl	8005844 <SSD1315_DrawHLine>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 8005916:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800591a:	617b      	str	r3, [r7, #20]
      break;
 800591c:	e006      	b.n	800592c <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	3301      	adds	r3, #1
 8005922:	613b      	str	r3, [r7, #16]
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	6a3b      	ldr	r3, [r7, #32]
 8005928:	429a      	cmp	r2, r3
 800592a:	d3e7      	bcc.n	80058fc <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 800592c:	697b      	ldr	r3, [r7, #20]
}
 800592e:	4618      	mov	r0, r3
 8005930:	3718      	adds	r7, #24
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8005938:	b480      	push	{r7}
 800593a:	b087      	sub	sp, #28
 800593c:	af00      	add	r7, sp, #0
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
 8005944:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	2bff      	cmp	r3, #255	@ 0xff
 800594e:	d117      	bne.n	8005980 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	08db      	lsrs	r3, r3, #3
 8005954:	01d9      	lsls	r1, r3, #7
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	440a      	add	r2, r1
 800595a:	491c      	ldr	r1, [pc, #112]	@ (80059cc <SSD1315_SetPixel+0x94>)
 800595c:	5c8a      	ldrb	r2, [r1, r2]
 800595e:	b251      	sxtb	r1, r2
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	f002 0207 	and.w	r2, r2, #7
 8005966:	2001      	movs	r0, #1
 8005968:	fa00 f202 	lsl.w	r2, r0, r2
 800596c:	b252      	sxtb	r2, r2
 800596e:	430a      	orrs	r2, r1
 8005970:	b251      	sxtb	r1, r2
 8005972:	01da      	lsls	r2, r3, #7
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4413      	add	r3, r2
 8005978:	b2c9      	uxtb	r1, r1
 800597a:	4a14      	ldr	r2, [pc, #80]	@ (80059cc <SSD1315_SetPixel+0x94>)
 800597c:	54d1      	strb	r1, [r2, r3]
 800597e:	e018      	b.n	80059b2 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	08db      	lsrs	r3, r3, #3
 8005984:	01d9      	lsls	r1, r3, #7
 8005986:	68ba      	ldr	r2, [r7, #8]
 8005988:	440a      	add	r2, r1
 800598a:	4910      	ldr	r1, [pc, #64]	@ (80059cc <SSD1315_SetPixel+0x94>)
 800598c:	5c8a      	ldrb	r2, [r1, r2]
 800598e:	b251      	sxtb	r1, r2
 8005990:	687a      	ldr	r2, [r7, #4]
 8005992:	f002 0207 	and.w	r2, r2, #7
 8005996:	2001      	movs	r0, #1
 8005998:	fa00 f202 	lsl.w	r2, r0, r2
 800599c:	b252      	sxtb	r2, r2
 800599e:	43d2      	mvns	r2, r2
 80059a0:	b252      	sxtb	r2, r2
 80059a2:	400a      	ands	r2, r1
 80059a4:	b251      	sxtb	r1, r2
 80059a6:	01da      	lsls	r2, r3, #7
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	4413      	add	r3, r2
 80059ac:	b2c9      	uxtb	r1, r1
 80059ae:	4a07      	ldr	r2, [pc, #28]	@ (80059cc <SSD1315_SetPixel+0x94>)
 80059b0:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d002      	beq.n	80059be <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 80059b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80059bc:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80059be:	697b      	ldr	r3, [r7, #20]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	20000690 	.word	0x20000690

080059d0 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b087      	sub	sp, #28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
 80059dc:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80059e6:	d802      	bhi.n	80059ee <SSD1315_GetPixel+0x1e>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80059ec:	d903      	bls.n	80059f6 <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	2200      	movs	r2, #0
 80059f2:	601a      	str	r2, [r3, #0]
 80059f4:	e01c      	b.n	8005a30 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	08db      	lsrs	r3, r3, #3
 80059fa:	01da      	lsls	r2, r3, #7
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	4413      	add	r3, r2
 8005a00:	4a0f      	ldr	r2, [pc, #60]	@ (8005a40 <SSD1315_GetPixel+0x70>)
 8005a02:	5cd3      	ldrb	r3, [r2, r3]
 8005a04:	4619      	mov	r1, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f003 0307 	and.w	r3, r3, #7
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005a12:	400b      	ands	r3, r1
 8005a14:	461a      	mov	r2, r3
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	2201      	movs	r2, #1
 8005a26:	601a      	str	r2, [r3, #0]
 8005a28:	e002      	b.n	8005a30 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 8005a30:	697b      	ldr	r3, [r7, #20]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	371c      	adds	r7, #28
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	20000690 	.word	0x20000690

08005a44 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d103      	bne.n	8005a62 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2280      	movs	r2, #128	@ 0x80
 8005a5e:	601a      	str	r2, [r3, #0]
 8005a60:	e002      	b.n	8005a68 <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8005a62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a66:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005a68:	68fb      	ldr	r3, [r7, #12]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b085      	sub	sp, #20
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
 8005a7e:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d103      	bne.n	8005a94 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	2240      	movs	r2, #64	@ 0x40
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	e002      	b.n	8005a9a <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8005a94:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005a98:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 8005ab8:	887b      	ldrh	r3, [r7, #2]
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f103 0014 	add.w	r0, r3, #20
 8005aca:	f107 020b 	add.w	r2, r7, #11
 8005ace:	2301      	movs	r3, #1
 8005ad0:	2101      	movs	r1, #1
 8005ad2:	f000 f97b 	bl	8005dcc <ssd1315_write_reg>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	4413      	add	r3, r2
 8005adc:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d002      	beq.n	8005aea <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8005ae4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ae8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005aea:	68fb      	ldr	r3, [r7, #12]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	460b      	mov	r3, r1
 8005afe:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8005b00:	2300      	movs	r3, #0
 8005b02:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8005b04:	2300      	movs	r3, #0
 8005b06:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f103 0014 	add.w	r0, r3, #20
 8005b0e:	f107 020b 	add.w	r2, r7, #11
 8005b12:	2301      	movs	r3, #1
 8005b14:	2101      	movs	r1, #1
 8005b16:	f000 f959 	bl	8005dcc <ssd1315_write_reg>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 8005b22:	887b      	ldrh	r3, [r7, #2]
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f103 0014 	add.w	r0, r3, #20
 8005b2e:	f107 020b 	add.w	r2, r7, #11
 8005b32:	2301      	movs	r3, #1
 8005b34:	2101      	movs	r1, #1
 8005b36:	f000 f949 	bl	8005dcc <ssd1315_write_reg>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4413      	add	r3, r2
 8005b40:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 8005b42:	231f      	movs	r3, #31
 8005b44:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f103 0014 	add.w	r0, r3, #20
 8005b4c:	f107 020b 	add.w	r2, r7, #11
 8005b50:	2301      	movs	r3, #1
 8005b52:	2101      	movs	r1, #1
 8005b54:	f000 f93a 	bl	8005dcc <ssd1315_write_reg>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 8005b66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005b6a:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b086      	sub	sp, #24
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	60f8      	str	r0, [r7, #12]
 8005b7e:	4608      	mov	r0, r1
 8005b80:	4611      	mov	r1, r2
 8005b82:	461a      	mov	r2, r3
 8005b84:	4603      	mov	r3, r0
 8005b86:	817b      	strh	r3, [r7, #10]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	813b      	strh	r3, [r7, #8]
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 8005b94:	897b      	ldrh	r3, [r7, #10]
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	f103 0014 	add.w	r0, r3, #20
 8005ba0:	f107 0213 	add.w	r2, r7, #19
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	f000 f910 	bl	8005dcc <ssd1315_write_reg>
 8005bac:	4602      	mov	r2, r0
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f103 0014 	add.w	r0, r3, #20
 8005bbe:	f107 0213 	add.w	r2, r7, #19
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	f000 f901 	bl	8005dcc <ssd1315_write_reg>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	4413      	add	r3, r2
 8005bd0:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 8005bd2:	893b      	ldrh	r3, [r7, #8]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f103 0014 	add.w	r0, r3, #20
 8005bde:	f107 0213 	add.w	r2, r7, #19
 8005be2:	2301      	movs	r3, #1
 8005be4:	2101      	movs	r1, #1
 8005be6:	f000 f8f1 	bl	8005dcc <ssd1315_write_reg>
 8005bea:	4602      	mov	r2, r0
 8005bec:	697b      	ldr	r3, [r7, #20]
 8005bee:	4413      	add	r3, r2
 8005bf0:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8005bf2:	8c3b      	ldrh	r3, [r7, #32]
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f103 0014 	add.w	r0, r3, #20
 8005bfe:	f107 0213 	add.w	r2, r7, #19
 8005c02:	2301      	movs	r3, #1
 8005c04:	2101      	movs	r1, #1
 8005c06:	f000 f8e1 	bl	8005dcc <ssd1315_write_reg>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	4413      	add	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 8005c12:	88fb      	ldrh	r3, [r7, #6]
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f103 0014 	add.w	r0, r3, #20
 8005c1e:	f107 0213 	add.w	r2, r7, #19
 8005c22:	2301      	movs	r3, #1
 8005c24:	2101      	movs	r1, #1
 8005c26:	f000 f8d1 	bl	8005dcc <ssd1315_write_reg>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	4413      	add	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 8005c32:	2300      	movs	r3, #0
 8005c34:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f103 0014 	add.w	r0, r3, #20
 8005c3c:	f107 0213 	add.w	r2, r7, #19
 8005c40:	2301      	movs	r3, #1
 8005c42:	2101      	movs	r1, #1
 8005c44:	f000 f8c2 	bl	8005dcc <ssd1315_write_reg>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 8005c50:	23ff      	movs	r3, #255	@ 0xff
 8005c52:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f103 0014 	add.w	r0, r3, #20
 8005c5a:	f107 0213 	add.w	r2, r7, #19
 8005c5e:	2301      	movs	r3, #1
 8005c60:	2101      	movs	r1, #1
 8005c62:	f000 f8b3 	bl	8005dcc <ssd1315_write_reg>
 8005c66:	4602      	mov	r2, r0
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	4413      	add	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8005c74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005c78:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8005c7a:	697b      	ldr	r3, [r7, #20]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3718      	adds	r7, #24
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 8005c90:	232f      	movs	r3, #47	@ 0x2f
 8005c92:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f103 0014 	add.w	r0, r3, #20
 8005c9a:	f107 020b 	add.w	r2, r7, #11
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	2101      	movs	r1, #1
 8005ca2:	f000 f893 	bl	8005dcc <ssd1315_write_reg>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	4413      	add	r3, r2
 8005cac:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d002      	beq.n	8005cba <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 8005cb4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005cb8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005cba:	68fb      	ldr	r3, [r7, #12]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 8005cd0:	232e      	movs	r3, #46	@ 0x2e
 8005cd2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f103 0014 	add.w	r0, r3, #20
 8005cda:	f107 020b 	add.w	r2, r7, #11
 8005cde:	2301      	movs	r3, #1
 8005ce0:	2101      	movs	r1, #1
 8005ce2:	f000 f873 	bl	8005dcc <ssd1315_write_reg>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	4413      	add	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d002      	beq.n	8005cfa <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8005cf4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005cf8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	607a      	str	r2, [r7, #4]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	460b      	mov	r3, r1
 8005d12:	817b      	strh	r3, [r7, #10]
 8005d14:	4613      	mov	r3, r2
 8005d16:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	893a      	ldrh	r2, [r7, #8]
 8005d22:	8978      	ldrh	r0, [r7, #10]
 8005d24:	6879      	ldr	r1, [r7, #4]
 8005d26:	4798      	blx	r3
 8005d28:	4603      	mov	r3, r0
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8005d32:	b580      	push	{r7, lr}
 8005d34:	b086      	sub	sp, #24
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	60f8      	str	r0, [r7, #12]
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	460b      	mov	r3, r1
 8005d40:	817b      	strh	r3, [r7, #10]
 8005d42:	4613      	mov	r3, r2
 8005d44:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	893a      	ldrh	r2, [r7, #8]
 8005d50:	8978      	ldrh	r0, [r7, #10]
 8005d52:	6879      	ldr	r1, [r7, #4]
 8005d54:	4798      	blx	r3
 8005d56:	4603      	mov	r3, r0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b082      	sub	sp, #8
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	4603      	mov	r3, r0
 8005d68:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 8005d6a:	88fb      	ldrh	r3, [r7, #6]
 8005d6c:	2bff      	cmp	r3, #255	@ 0xff
 8005d6e:	d106      	bne.n	8005d7e <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8005d70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d74:	21ff      	movs	r1, #255	@ 0xff
 8005d76:	4807      	ldr	r0, [pc, #28]	@ (8005d94 <ssd1315_Clear+0x34>)
 8005d78:	f00b feca 	bl	8011b10 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 8005d7c:	e005      	b.n	8005d8a <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8005d7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005d82:	2100      	movs	r1, #0
 8005d84:	4803      	ldr	r0, [pc, #12]	@ (8005d94 <ssd1315_Clear+0x34>)
 8005d86:	f00b fec3 	bl	8011b10 <memset>
}
 8005d8a:	bf00      	nop
 8005d8c:	3708      	adds	r7, #8
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	20000690 	.word	0x20000690

08005d98 <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b084      	sub	sp, #16
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	4798      	blx	r3
 8005da8:	4603      	mov	r3, r0
 8005daa:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8005dac:	bf00      	nop
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	4798      	blx	r3
 8005db4:	4603      	mov	r3, r0
 8005db6:	461a      	mov	r2, r3
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	683a      	ldr	r2, [r7, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d8f5      	bhi.n	8005dae <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3710      	adds	r7, #16
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8005dcc:	b590      	push	{r4, r7, lr}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	607a      	str	r2, [r7, #4]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	460b      	mov	r3, r1
 8005dda:	817b      	strh	r3, [r7, #10]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681c      	ldr	r4, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6898      	ldr	r0, [r3, #8]
 8005de8:	893b      	ldrh	r3, [r7, #8]
 8005dea:	8979      	ldrh	r1, [r7, #10]
 8005dec:	687a      	ldr	r2, [r7, #4]
 8005dee:	47a0      	blx	r4
 8005df0:	4603      	mov	r3, r0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd90      	pop	{r4, r7, pc}

08005dfa <LL_AHB2_GRP1_EnableClock>:
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	b085      	sub	sp, #20
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e08:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005e12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
}
 8005e20:	bf00      	nop
 8005e22:	3714      	adds	r7, #20
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <LL_APB2_GRP1_EnableClock>:
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b085      	sub	sp, #20
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e38:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005e3a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005e44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e48:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e50:	68fb      	ldr	r3, [r7, #12]
}
 8005e52:	bf00      	nop
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr

08005e5e <LL_APB2_GRP1_DisableClock>:
{
 8005e5e:	b480      	push	{r7}
 8005e60:	b083      	sub	sp, #12
 8005e62:	af00      	add	r7, sp, #0
 8005e64:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8005e66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	43db      	mvns	r3, r3
 8005e70:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e74:	4013      	ands	r3, r2
 8005e76:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8005e78:	bf00      	nop
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <BSP_PWM_LED_Init>:
/**
  * @brief  Configure PWM LED Driver.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_Init(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b086      	sub	sp, #24
 8005e88:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef  gpio_config = {0};
 8005e8e:	463b      	mov	r3, r7
 8005e90:	2200      	movs	r2, #0
 8005e92:	601a      	str	r2, [r3, #0]
 8005e94:	605a      	str	r2, [r3, #4]
 8005e96:	609a      	str	r2, [r3, #8]
 8005e98:	60da      	str	r2, [r3, #12]
 8005e9a:	611a      	str	r2, [r3, #16]
  
  PWM_LED_SDI_GPIO_CLK_ENABLE();
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	f7ff ffac 	bl	8005dfa <LL_AHB2_GRP1_EnableClock>
  gpio_config.Pin       = PWM_LED_SDI_GPIO_PIN;
 8005ea2:	2380      	movs	r3, #128	@ 0x80
 8005ea4:	603b      	str	r3, [r7, #0]
  gpio_config.Mode      = GPIO_MODE_OUTPUT_PP;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	607b      	str	r3, [r7, #4]
  gpio_config.Pull      = GPIO_PULLDOWN;
 8005eaa:	2302      	movs	r3, #2
 8005eac:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(PWM_LED_SDI_GPIO_PORT, &gpio_config);
 8005eae:	463b      	mov	r3, r7
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005eb6:	f001 fde1 	bl	8007a7c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2180      	movs	r1, #128	@ 0x80
 8005ebe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005ec2:	f002 f829 	bl	8007f18 <HAL_GPIO_WritePin>
  
  PWM_LED_SELECT_GPIO_CLK_ENABLE();
 8005ec6:	2080      	movs	r0, #128	@ 0x80
 8005ec8:	f7ff ff97 	bl	8005dfa <LL_AHB2_GRP1_EnableClock>
  gpio_config.Pin       = PWM_LED_SELECT_GPIO_PIN;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	603b      	str	r3, [r7, #0]
  gpio_config.Mode      = GPIO_MODE_OUTPUT_PP;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	607b      	str	r3, [r7, #4]
  gpio_config.Pull      = GPIO_PULLDOWN;
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(PWM_LED_SELECT_GPIO_PORT, &gpio_config);
 8005ed8:	463b      	mov	r3, r7
 8005eda:	4619      	mov	r1, r3
 8005edc:	4814      	ldr	r0, [pc, #80]	@ (8005f30 <BSP_PWM_LED_Init+0xac>)
 8005ede:	f001 fdcd 	bl	8007a7c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2102      	movs	r1, #2
 8005ee6:	4812      	ldr	r0, [pc, #72]	@ (8005f30 <BSP_PWM_LED_Init+0xac>)
 8005ee8:	f002 f816 	bl	8007f18 <HAL_GPIO_WritePin>

  PwmLed_TimerHandle.Instance = PWM_LED_TIM;
 8005eec:	4b11      	ldr	r3, [pc, #68]	@ (8005f34 <BSP_PWM_LED_Init+0xb0>)
 8005eee:	4a12      	ldr	r2, [pc, #72]	@ (8005f38 <BSP_PWM_LED_Init+0xb4>)
 8005ef0:	601a      	str	r2, [r3, #0]
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#else
    /* TIM17 MSP initialization */
    TIM17_MspInit(&PwmLed_TimerHandle);
 8005ef2:	4810      	ldr	r0, [pc, #64]	@ (8005f34 <BSP_PWM_LED_Init+0xb0>)
 8005ef4:	f000 fa2a 	bl	800634c <TIM17_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS == 1*/
      
  PwmLed_TimerHandle.Init.Prescaler = (PWM_LED_TIM_GET_COUNTER_CLK_FREQ()/1000000) -1;
 8005ef8:	f003 f9c6 	bl	8009288 <HAL_RCC_GetPCLK2Freq>
 8005efc:	4603      	mov	r3, r0
 8005efe:	4a0f      	ldr	r2, [pc, #60]	@ (8005f3c <BSP_PWM_LED_Init+0xb8>)
 8005f00:	fba2 2303 	umull	r2, r3, r2, r3
 8005f04:	0c9b      	lsrs	r3, r3, #18
 8005f06:	3b01      	subs	r3, #1
 8005f08:	4a0a      	ldr	r2, [pc, #40]	@ (8005f34 <BSP_PWM_LED_Init+0xb0>)
 8005f0a:	6053      	str	r3, [r2, #4]
  PwmLed_TimerHandle.Init.Period = (PWM_LED_TIM_COUNTER_FREQ/PWM_LED_TIM_FREQ) - 1;
 8005f0c:	4b09      	ldr	r3, [pc, #36]	@ (8005f34 <BSP_PWM_LED_Init+0xb0>)
 8005f0e:	2204      	movs	r2, #4
 8005f10:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&PwmLed_TimerHandle) != HAL_OK) 
 8005f12:	4808      	ldr	r0, [pc, #32]	@ (8005f34 <BSP_PWM_LED_Init+0xb0>)
 8005f14:	f004 fd9c 	bl	800aa50 <HAL_TIM_Base_Init>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d002      	beq.n	8005f24 <BSP_PWM_LED_Init+0xa0>
  {
    ret = BSP_ERROR_NO_INIT;
 8005f1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005f22:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8005f24:	697b      	ldr	r3, [r7, #20]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3718      	adds	r7, #24
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	48001c00 	.word	0x48001c00
 8005f34:	20000aa0 	.word	0x20000aa0
 8005f38:	40014800 	.word	0x40014800
 8005f3c:	431bde83 	.word	0x431bde83

08005f40 <BSP_PWM_LED_DeInit>:
/**
  * @brief  DeInitialize PWM LED Driver.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_DeInit(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8005f46:	2300      	movs	r3, #0
 8005f48:	607b      	str	r3, [r7, #4]

  HAL_GPIO_DeInit(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN);
 8005f4a:	2102      	movs	r1, #2
 8005f4c:	4810      	ldr	r0, [pc, #64]	@ (8005f90 <BSP_PWM_LED_DeInit+0x50>)
 8005f4e:	f001 ff05 	bl	8007d5c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN);
 8005f52:	2180      	movs	r1, #128	@ 0x80
 8005f54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005f58:	f001 ff00 	bl	8007d5c <HAL_GPIO_DeInit>
  __HAL_TIM_DISABLE_IT(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8005f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f94 <BSP_PWM_LED_DeInit+0x54>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	68da      	ldr	r2, [r3, #12]
 8005f62:	4b0c      	ldr	r3, [pc, #48]	@ (8005f94 <BSP_PWM_LED_DeInit+0x54>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f022 0201 	bic.w	r2, r2, #1
 8005f6a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_DeInit(&PwmLed_TimerHandle) != HAL_OK)
 8005f6c:	4809      	ldr	r0, [pc, #36]	@ (8005f94 <BSP_PWM_LED_DeInit+0x54>)
 8005f6e:	f004 fe3f 	bl	800abf0 <HAL_TIM_PWM_DeInit>
 8005f72:	4603      	mov	r3, r0
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d002      	beq.n	8005f7e <BSP_PWM_LED_DeInit+0x3e>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 8005f78:	f06f 0305 	mvn.w	r3, #5
 8005f7c:	607b      	str	r3, [r7, #4]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
#else
    /* TIM17 MSP de-initialization */
    TIM17_MspDeInit(&PwmLed_TimerHandle);
 8005f7e:	4805      	ldr	r0, [pc, #20]	@ (8005f94 <BSP_PWM_LED_DeInit+0x54>)
 8005f80:	f000 fa00 	bl	8006384 <TIM17_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS == 1*/
#if (PA7_AUTO_MANAGEMENT == 1)
    BSP_PWM_LED_Pin_AutoManagement();
#endif /* PA7_AUTO_MANAGEMENT == 1*/
  
  return ret;
 8005f84:	687b      	ldr	r3, [r7, #4]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3708      	adds	r7, #8
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	48001c00 	.word	0x48001c00
 8005f94:	20000aa0 	.word	0x20000aa0

08005f98 <BSP_PWM_LED_On>:
  * @brief  Set the GS data (PWM Control) for each output.
  * @param  aPwmLedGsData GS Data array (one element per output)
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_On(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  return PWM_LED_WriteData(aPwmLedGsData);
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 f8c7 	bl	8006134 <PWM_LED_WriteData>
 8005fa6:	4603      	mov	r3, r0
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3708      	adds	r7, #8
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <BSP_PWM_LED_Off>:
/**
  * @brief  Turn each output Off.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_Off(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
  aPwmLedGsData_TypeDef aPwmLedGsData = {PWM_LED_GSDATA_OFF, PWM_LED_GSDATA_OFF, PWM_LED_GSDATA_OFF};
 8005fb6:	1d3b      	adds	r3, r7, #4
 8005fb8:	2100      	movs	r1, #0
 8005fba:	460a      	mov	r2, r1
 8005fbc:	801a      	strh	r2, [r3, #0]
 8005fbe:	460a      	mov	r2, r1
 8005fc0:	709a      	strb	r2, [r3, #2]
  return PWM_LED_WriteData(aPwmLedGsData);
 8005fc2:	1d3b      	adds	r3, r7, #4
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f000 f8b5 	bl	8006134 <PWM_LED_WriteData>
 8005fca:	4603      	mov	r3, r0
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3708      	adds	r7, #8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8005fd8:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <BSP_PWM_LED_IRQHandler+0x24>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f06f 0201 	mvn.w	r2, #1
 8005fe0:	611a      	str	r2, [r3, #16]
  CycleCount++;
 8005fe2:	4b06      	ldr	r3, [pc, #24]	@ (8005ffc <BSP_PWM_LED_IRQHandler+0x28>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	4a04      	ldr	r2, [pc, #16]	@ (8005ffc <BSP_PWM_LED_IRQHandler+0x28>)
 8005fea:	6013      	str	r3, [r2, #0]
}
 8005fec:	bf00      	nop
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr
 8005ff6:	bf00      	nop
 8005ff8:	20000aa0 	.word	0x20000aa0
 8005ffc:	20000aec 	.word	0x20000aec

08006000 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	460a      	mov	r2, r1
 800600a:	71fb      	strb	r3, [r7, #7]
 800600c:	4613      	mov	r3, r2
 800600e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8006010:	f107 030c 	add.w	r3, r7, #12
 8006014:	2200      	movs	r2, #0
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	605a      	str	r2, [r3, #4]
 800601a:	609a      	str	r2, [r3, #8]
 800601c:	60da      	str	r2, [r3, #12]
 800601e:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 8006020:	79fb      	ldrb	r3, [r7, #7]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d103      	bne.n	800602e <BSP_PB_Init+0x2e>
 8006026:	2004      	movs	r0, #4
 8006028:	f7ff fee7 	bl	8005dfa <LL_AHB2_GRP1_EnableClock>
 800602c:	e005      	b.n	800603a <BSP_PB_Init+0x3a>
 800602e:	79fb      	ldrb	r3, [r7, #7]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d102      	bne.n	800603a <BSP_PB_Init+0x3a>
 8006034:	2004      	movs	r0, #4
 8006036:	f7ff fee0 	bl	8005dfa <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800603a:	79fb      	ldrb	r3, [r7, #7]
 800603c:	4a29      	ldr	r2, [pc, #164]	@ (80060e4 <BSP_PB_Init+0xe4>)
 800603e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006042:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8006044:	2301      	movs	r3, #1
 8006046:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8006048:	2302      	movs	r3, #2
 800604a:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800604c:	79bb      	ldrb	r3, [r7, #6]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10c      	bne.n	800606c <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8006052:	2300      	movs	r3, #0
 8006054:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8006056:	79fb      	ldrb	r3, [r7, #7]
 8006058:	4a23      	ldr	r2, [pc, #140]	@ (80060e8 <BSP_PB_Init+0xe8>)
 800605a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800605e:	f107 020c 	add.w	r2, r7, #12
 8006062:	4611      	mov	r1, r2
 8006064:	4618      	mov	r0, r3
 8006066:	f001 fd09 	bl	8007a7c <HAL_GPIO_Init>
 800606a:	e035      	b.n	80060d8 <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800606c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8006070:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8006072:	79fb      	ldrb	r3, [r7, #7]
 8006074:	4a1c      	ldr	r2, [pc, #112]	@ (80060e8 <BSP_PB_Init+0xe8>)
 8006076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800607a:	f107 020c 	add.w	r2, r7, #12
 800607e:	4611      	mov	r1, r2
 8006080:	4618      	mov	r0, r3
 8006082:	f001 fcfb 	bl	8007a7c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 8006086:	79fb      	ldrb	r3, [r7, #7]
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	4a18      	ldr	r2, [pc, #96]	@ (80060ec <BSP_PB_Init+0xec>)
 800608c:	441a      	add	r2, r3
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	4917      	ldr	r1, [pc, #92]	@ (80060f0 <BSP_PB_Init+0xf0>)
 8006092:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006096:	4619      	mov	r1, r3
 8006098:	4610      	mov	r0, r2
 800609a:	f001 fcb9 	bl	8007a10 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800609e:	79fb      	ldrb	r3, [r7, #7]
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	4a12      	ldr	r2, [pc, #72]	@ (80060ec <BSP_PB_Init+0xec>)
 80060a4:	1898      	adds	r0, r3, r2
 80060a6:	79fb      	ldrb	r3, [r7, #7]
 80060a8:	4a12      	ldr	r2, [pc, #72]	@ (80060f4 <BSP_PB_Init+0xf4>)
 80060aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060ae:	461a      	mov	r2, r3
 80060b0:	2100      	movs	r1, #0
 80060b2:	f001 fc93 	bl	80079dc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80060b6:	79fb      	ldrb	r3, [r7, #7]
 80060b8:	4a0f      	ldr	r2, [pc, #60]	@ (80060f8 <BSP_PB_Init+0xf8>)
 80060ba:	56d0      	ldrsb	r0, [r2, r3]
 80060bc:	79fb      	ldrb	r3, [r7, #7]
 80060be:	4a0f      	ldr	r2, [pc, #60]	@ (80060fc <BSP_PB_Init+0xfc>)
 80060c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060c4:	2200      	movs	r2, #0
 80060c6:	4619      	mov	r1, r3
 80060c8:	f001 f8f7 	bl	80072ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80060cc:	79fb      	ldrb	r3, [r7, #7]
 80060ce:	4a0a      	ldr	r2, [pc, #40]	@ (80060f8 <BSP_PB_Init+0xf8>)
 80060d0:	56d3      	ldrsb	r3, [r2, r3]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f001 f90b 	bl	80072ee <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3720      	adds	r7, #32
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	080152b4 	.word	0x080152b4
 80060e8:	20000088 	.word	0x20000088
 80060ec:	20000a90 	.word	0x20000a90
 80060f0:	080152bc 	.word	0x080152bc
 80060f4:	20000090 	.word	0x20000090
 80060f8:	080152b8 	.word	0x080152b8
 80060fc:	20000098 	.word	0x20000098

08006100 <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	4603      	mov	r3, r0
 8006108:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800610a:	bf00      	nop
 800610c:	370c      	adds	r7, #12
 800610e:	46bd      	mov	sp, r7
 8006110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006114:	4770      	bx	lr

08006116 <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 800611a:	2000      	movs	r0, #0
 800611c:	f7ff fff0 	bl	8006100 <BSP_PB_Callback>
}
 8006120:	bf00      	nop
 8006122:	bd80      	pop	{r7, pc}

08006124 <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 8006128:	2001      	movs	r0, #1
 800612a:	f7ff ffe9 	bl	8006100 <BSP_PB_Callback>
}
 800612e:	bf00      	nop
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <PWM_LED_WriteData>:
  * @brief  Write GS data into the PWM LED driver through a single-wire interface
  * @param  aPwmLedGsData GS (Gray Scale) data
  * @retval BSP status
  */
static int32_t PWM_LED_WriteData(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  if (aPwmLedGsData == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d102      	bne.n	8006148 <PWM_LED_WriteData+0x14>
  {
    return BSP_ERROR_WRONG_PARAM;
 8006142:	f06f 0301 	mvn.w	r3, #1
 8006146:	e069      	b.n	800621c <PWM_LED_WriteData+0xe8>
  }
  
  __HAL_TIM_ENABLE_IT(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8006148:	4b36      	ldr	r3, [pc, #216]	@ (8006224 <PWM_LED_WriteData+0xf0>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	4b35      	ldr	r3, [pc, #212]	@ (8006224 <PWM_LED_WriteData+0xf0>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f042 0201 	orr.w	r2, r2, #1
 8006156:	60da      	str	r2, [r3, #12]
  
  /* Start time base */
  if (HAL_TIM_Base_Start(&PwmLed_TimerHandle) != HAL_OK)
 8006158:	4832      	ldr	r0, [pc, #200]	@ (8006224 <PWM_LED_WriteData+0xf0>)
 800615a:	f004 fcdb 	bl	800ab14 <HAL_TIM_Base_Start>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d002      	beq.n	800616a <PWM_LED_WriteData+0x36>
  {
    return BSP_ERROR_UNKNOWN_FAILURE;   
 8006164:	f06f 0305 	mvn.w	r3, #5
 8006168:	e058      	b.n	800621c <PWM_LED_WriteData+0xe8>
  }
  
  /* Enable Grayscale (GS) Control */
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 800616a:	2200      	movs	r2, #0
 800616c:	2102      	movs	r1, #2
 800616e:	482e      	ldr	r0, [pc, #184]	@ (8006228 <PWM_LED_WriteData+0xf4>)
 8006170:	f001 fed2 	bl	8007f18 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8006174:	200a      	movs	r0, #10
 8006176:	f7fb fb05 	bl	8001784 <HAL_Delay>
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_SET);
 800617a:	2201      	movs	r2, #1
 800617c:	2102      	movs	r1, #2
 800617e:	482a      	ldr	r0, [pc, #168]	@ (8006228 <PWM_LED_WriteData+0xf4>)
 8006180:	f001 feca 	bl	8007f18 <HAL_GPIO_WritePin>
  
  /* TCycle measurement sequence */
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 8006184:	2200      	movs	r2, #0
 8006186:	2180      	movs	r1, #128	@ 0x80
 8006188:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800618c:	f001 fec4 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 8006190:	2001      	movs	r0, #1
 8006192:	f000 f8c3 	bl	800631c <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 8006196:	2201      	movs	r2, #1
 8006198:	2180      	movs	r1, #128	@ 0x80
 800619a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800619e:	f001 febb 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(T_CYCLE_0);
 80061a2:	2004      	movs	r0, #4
 80061a4:	f000 f8ba 	bl	800631c <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 80061a8:	2200      	movs	r2, #0
 80061aa:	2180      	movs	r1, #128	@ 0x80
 80061ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061b0:	f001 feb2 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 80061b4:	2001      	movs	r0, #1
 80061b6:	f000 f8b1 	bl	800631c <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 80061ba:	2201      	movs	r2, #1
 80061bc:	2180      	movs	r1, #128	@ 0x80
 80061be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80061c2:	f001 fea9 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(T_CYCLE_0);
 80061c6:	2004      	movs	r0, #4
 80061c8:	f000 f8a8 	bl	800631c <PWM_LED_Wait>
  
  /* Write command */
  PWM_LED_SenByte(WRITE_COMMAND);
 80061cc:	203a      	movs	r0, #58	@ 0x3a
 80061ce:	f000 f863 	bl	8006298 <PWM_LED_SenByte>
  
  /* Write the GS data */
  for (uint8_t gsdata = 0; gsdata < PWM_LED_NB; gsdata++)
 80061d2:	2300      	movs	r3, #0
 80061d4:	73fb      	strb	r3, [r7, #15]
 80061d6:	e00f      	b.n	80061f8 <PWM_LED_WriteData+0xc4>
  {
    PWM_LED_GSDATA[gsdata] = aPwmLedGsData[gsdata];
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	441a      	add	r2, r3
 80061de:	7bfb      	ldrb	r3, [r7, #15]
 80061e0:	7811      	ldrb	r1, [r2, #0]
 80061e2:	4a12      	ldr	r2, [pc, #72]	@ (800622c <PWM_LED_WriteData+0xf8>)
 80061e4:	54d1      	strb	r1, [r2, r3]
    PWM_LED_SenByte(PWM_LED_GSDATA[gsdata]);
 80061e6:	7bfb      	ldrb	r3, [r7, #15]
 80061e8:	4a10      	ldr	r2, [pc, #64]	@ (800622c <PWM_LED_WriteData+0xf8>)
 80061ea:	5cd3      	ldrb	r3, [r2, r3]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 f853 	bl	8006298 <PWM_LED_SenByte>
  for (uint8_t gsdata = 0; gsdata < PWM_LED_NB; gsdata++)
 80061f2:	7bfb      	ldrb	r3, [r7, #15]
 80061f4:	3301      	adds	r3, #1
 80061f6:	73fb      	strb	r3, [r7, #15]
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d9ec      	bls.n	80061d8 <PWM_LED_WriteData+0xa4>
  }
  
  /* Disable Grayscale (GS) Control */
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 80061fe:	2200      	movs	r2, #0
 8006200:	2102      	movs	r1, #2
 8006202:	4809      	ldr	r0, [pc, #36]	@ (8006228 <PWM_LED_WriteData+0xf4>)
 8006204:	f001 fe88 	bl	8007f18 <HAL_GPIO_WritePin>
  
  /* Stop time base */
  if (HAL_TIM_Base_Stop(&PwmLed_TimerHandle) != HAL_OK)
 8006208:	4806      	ldr	r0, [pc, #24]	@ (8006224 <PWM_LED_WriteData+0xf0>)
 800620a:	f004 fcc9 	bl	800aba0 <HAL_TIM_Base_Stop>
 800620e:	4603      	mov	r3, r0
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <PWM_LED_WriteData+0xe6>
  {
    return BSP_ERROR_UNKNOWN_FAILURE;   
 8006214:	f06f 0305 	mvn.w	r3, #5
 8006218:	e000      	b.n	800621c <PWM_LED_WriteData+0xe8>
  }

  return BSP_ERROR_NONE;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	20000aa0 	.word	0x20000aa0
 8006228:	48001c00 	.word	0x48001c00
 800622c:	20000af0 	.word	0x20000af0

08006230 <PWM_LED_SendBit>:
  * @brief  Data 0/1 write sequence
  * @param  bit
  * @retval None
  */
static void PWM_LED_SendBit(uint8_t bit)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	4603      	mov	r3, r0
 8006238:	71fb      	strb	r3, [r7, #7]
  /* Start next cycle */
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 800623a:	2201      	movs	r2, #1
 800623c:	2180      	movs	r1, #128	@ 0x80
 800623e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006242:	f001 fe69 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY); 
 8006246:	2001      	movs	r0, #1
 8006248:	f000 f868 	bl	800631c <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800624c:	2200      	movs	r2, #0
 800624e:	2180      	movs	r1, #128	@ 0x80
 8006250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006254:	f001 fe60 	bl	8007f18 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 8006258:	2001      	movs	r0, #1
 800625a:	f000 f85f 	bl	800631c <PWM_LED_Wait>
  
  if (bit)
 800625e:	79fb      	ldrb	r3, [r7, #7]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d012      	beq.n	800628a <PWM_LED_SendBit+0x5a>
  {
    HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 8006264:	2201      	movs	r2, #1
 8006266:	2180      	movs	r1, #128	@ 0x80
 8006268:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800626c:	f001 fe54 	bl	8007f18 <HAL_GPIO_WritePin>
    PWM_LED_Wait(DELAY);
 8006270:	2001      	movs	r0, #1
 8006272:	f000 f853 	bl	800631c <PWM_LED_Wait>
    HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 8006276:	2200      	movs	r2, #0
 8006278:	2180      	movs	r1, #128	@ 0x80
 800627a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800627e:	f001 fe4b 	bl	8007f18 <HAL_GPIO_WritePin>
    PWM_LED_Wait(T_CYCLE_1);
 8006282:	2001      	movs	r0, #1
 8006284:	f000 f84a 	bl	800631c <PWM_LED_Wait>
  }
  else
  {
    PWM_LED_Wait(T_CYCLE_0);
  }
}
 8006288:	e002      	b.n	8006290 <PWM_LED_SendBit+0x60>
    PWM_LED_Wait(T_CYCLE_0);
 800628a:	2004      	movs	r0, #4
 800628c:	f000 f846 	bl	800631c <PWM_LED_Wait>
}
 8006290:	bf00      	nop
 8006292:	3708      	adds	r7, #8
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <PWM_LED_SenByte>:
  * @brief  Byte write Sequence
  * @param  byte
  * @retval None
  */
static void PWM_LED_SenByte(uint8_t byte)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	4603      	mov	r3, r0
 80062a0:	71fb      	strb	r3, [r7, #7]
    PWM_LED_SendBit(byte & (1<<7));
 80062a2:	79fb      	ldrb	r3, [r7, #7]
 80062a4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	4618      	mov	r0, r3
 80062ac:	f7ff ffc0 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<6));
 80062b0:	79fb      	ldrb	r3, [r7, #7]
 80062b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	4618      	mov	r0, r3
 80062ba:	f7ff ffb9 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<5));
 80062be:	79fb      	ldrb	r3, [r7, #7]
 80062c0:	f003 0320 	and.w	r3, r3, #32
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	4618      	mov	r0, r3
 80062c8:	f7ff ffb2 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<4));
 80062cc:	79fb      	ldrb	r3, [r7, #7]
 80062ce:	f003 0310 	and.w	r3, r3, #16
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	4618      	mov	r0, r3
 80062d6:	f7ff ffab 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<3));
 80062da:	79fb      	ldrb	r3, [r7, #7]
 80062dc:	f003 0308 	and.w	r3, r3, #8
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7ff ffa4 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<2));
 80062e8:	79fb      	ldrb	r3, [r7, #7]
 80062ea:	f003 0304 	and.w	r3, r3, #4
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	4618      	mov	r0, r3
 80062f2:	f7ff ff9d 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<1));
 80062f6:	79fb      	ldrb	r3, [r7, #7]
 80062f8:	f003 0302 	and.w	r3, r3, #2
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	4618      	mov	r0, r3
 8006300:	f7ff ff96 	bl	8006230 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<0));
 8006304:	79fb      	ldrb	r3, [r7, #7]
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	b2db      	uxtb	r3, r3
 800630c:	4618      	mov	r0, r3
 800630e:	f7ff ff8f 	bl	8006230 <PWM_LED_SendBit>
}
 8006312:	bf00      	nop
 8006314:	3708      	adds	r7, #8
 8006316:	46bd      	mov	sp, r7
 8006318:	bd80      	pop	{r7, pc}
	...

0800631c <PWM_LED_Wait>:
  * @brief  Byte write Sequence
  * @param  NbCycles Number of cycles to wait for
  * @retval None
  */
static void PWM_LED_Wait(uint32_t NbCycles)
{
 800631c:	b480      	push	{r7}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
  uint32_t start = CycleCount;
 8006324:	4b08      	ldr	r3, [pc, #32]	@ (8006348 <PWM_LED_Wait+0x2c>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	60fb      	str	r3, [r7, #12]
  
  while ((CycleCount - start) < NbCycles)
 800632a:	bf00      	nop
 800632c:	4b06      	ldr	r3, [pc, #24]	@ (8006348 <PWM_LED_Wait+0x2c>)
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	687a      	ldr	r2, [r7, #4]
 8006336:	429a      	cmp	r2, r3
 8006338:	d8f8      	bhi.n	800632c <PWM_LED_Wait+0x10>
  {
  }
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	3714      	adds	r7, #20
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	20000aec 	.word	0x20000aec

0800634c <TIM17_MspInit>:
  * @brief  Timer MSP initialization
  * @param  htim Timer instance
  * @retval None
  */
void TIM17_MspInit(TIM_HandleTypeDef *htim)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  if (htim->Instance == PWM_LED_TIM)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	4a09      	ldr	r2, [pc, #36]	@ (8006380 <TIM17_MspInit+0x34>)
 800635a:	4293      	cmp	r3, r2
 800635c:	d10b      	bne.n	8006376 <TIM17_MspInit+0x2a>
  {
    PWM_LED_TIM_CLOCK_ENABLE();
 800635e:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006362:	f7ff fd63 	bl	8005e2c <LL_APB2_GRP1_EnableClock>
    
    HAL_NVIC_SetPriority(PWM_LED_TIM_UP_IRQN, PWM_LED_CLOCK_IT_PRIORITY, 0);
 8006366:	2200      	movs	r2, #0
 8006368:	2103      	movs	r1, #3
 800636a:	201a      	movs	r0, #26
 800636c:	f000 ffa5 	bl	80072ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PWM_LED_TIM_UP_IRQN);
 8006370:	201a      	movs	r0, #26
 8006372:	f000 ffbc 	bl	80072ee <HAL_NVIC_EnableIRQ>
  }
}
 8006376:	bf00      	nop
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	40014800 	.word	0x40014800

08006384 <TIM17_MspDeInit>:
  * @brief  Timer MSP de-initialization
  * @param  htim Timer instance
  * @retval None
  */
void TIM17_MspDeInit(TIM_HandleTypeDef *htim)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == PWM_LED_TIM)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a06      	ldr	r2, [pc, #24]	@ (80063ac <TIM17_MspDeInit+0x28>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d106      	bne.n	80063a4 <TIM17_MspDeInit+0x20>
  {
    HAL_NVIC_DisableIRQ(PWM_LED_TIM_UP_IRQN);
 8006396:	201a      	movs	r0, #26
 8006398:	f000 ffb7 	bl	800730a <HAL_NVIC_DisableIRQ>
    PWM_LED_TIM_CLOCK_DISABLE();
 800639c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 80063a0:	f7ff fd5d 	bl	8005e5e <LL_APB2_GRP1_DisableClock>
  }
}
 80063a4:	bf00      	nop
 80063a6:	3708      	adds	r7, #8
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}
 80063ac:	40014800 	.word	0x40014800

080063b0 <LL_AHB2_GRP1_EnableClock>:
{
 80063b0:	b480      	push	{r7}
 80063b2:	b085      	sub	sp, #20
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80063b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80063be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80063c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4013      	ands	r3, r2
 80063d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80063d4:	68fb      	ldr	r3, [r7, #12]
}
 80063d6:	bf00      	nop
 80063d8:	3714      	adds	r7, #20
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr

080063e2 <LL_APB2_GRP1_EnableClock>:
{
 80063e2:	b480      	push	{r7}
 80063e4:	b085      	sub	sp, #20
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80063ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80063f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80063fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4013      	ands	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006406:	68fb      	ldr	r3, [r7, #12]
}
 8006408:	bf00      	nop
 800640a:	3714      	adds	r7, #20
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b082      	sub	sp, #8
 8006418:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800641a:	2300      	movs	r3, #0
 800641c:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 800641e:	4b11      	ldr	r3, [pc, #68]	@ (8006464 <BSP_SPI1_Init+0x50>)
 8006420:	4a11      	ldr	r2, [pc, #68]	@ (8006468 <BSP_SPI1_Init+0x54>)
 8006422:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 8006424:	480f      	ldr	r0, [pc, #60]	@ (8006464 <BSP_SPI1_Init+0x50>)
 8006426:	f004 f9a1 	bl	800a76c <HAL_SPI_GetState>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d114      	bne.n	800645a <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 8006430:	480c      	ldr	r0, [pc, #48]	@ (8006464 <BSP_SPI1_Init+0x50>)
 8006432:	f000 f89a 	bl	800656a <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 8006436:	f002 ff11 	bl	800925c <HAL_RCC_GetPCLK1Freq>
 800643a:	4603      	mov	r3, r0
 800643c:	490b      	ldr	r1, [pc, #44]	@ (800646c <BSP_SPI1_Init+0x58>)
 800643e:	4618      	mov	r0, r3
 8006440:	f000 f8c4 	bl	80065cc <SPI_GetPrescaler>
 8006444:	4603      	mov	r3, r0
 8006446:	4619      	mov	r1, r3
 8006448:	4806      	ldr	r0, [pc, #24]	@ (8006464 <BSP_SPI1_Init+0x50>)
 800644a:	f000 f811 	bl	8006470 <MX_SPI1_Init>
 800644e:	4603      	mov	r3, r0
 8006450:	2b00      	cmp	r3, #0
 8006452:	d002      	beq.n	800645a <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8006454:	f06f 0307 	mvn.w	r3, #7
 8006458:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800645a:	687b      	ldr	r3, [r7, #4]
}
 800645c:	4618      	mov	r0, r3
 800645e:	3708      	adds	r7, #8
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	20000af4 	.word	0x20000af4
 8006468:	40013000 	.word	0x40013000
 800646c:	00bebc20 	.word	0x00bebc20

08006470 <MX_SPI1_Init>:
  * @param  phspi             SPI handler
  * @param  BaudratePrescaler prsecaler to set for SPI baudrate
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b084      	sub	sp, #16
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800647a:	2300      	movs	r3, #0
 800647c:	73fb      	strb	r3, [r7, #15]

  phspi->Init.Mode              = SPI_MODE_MASTER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006484:	605a      	str	r2, [r3, #4]
  phspi->Init.Direction         = SPI_DIRECTION_2LINES;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	609a      	str	r2, [r3, #8]
  phspi->Init.DataSize          = SPI_DATASIZE_8BIT;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8006492:	60da      	str	r2, [r3, #12]
  phspi->Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	611a      	str	r2, [r3, #16]
  phspi->Init.CLKPhase          = SPI_PHASE_1EDGE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	615a      	str	r2, [r3, #20]
  phspi->Init.NSS               = SPI_NSS_SOFT;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064a6:	619a      	str	r2, [r3, #24]
  phspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2210      	movs	r2, #16
 80064ac:	61da      	str	r2, [r3, #28]
  phspi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	621a      	str	r2, [r3, #32]
  phspi->Init.TIMode            = SPI_TIMODE_DISABLE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	625a      	str	r2, [r3, #36]	@ 0x24
  phspi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	629a      	str	r2, [r3, #40]	@ 0x28
  phspi->Init.CRCPolynomial     = 7;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2207      	movs	r2, #7
 80064c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  if(HAL_SPI_Init(phspi) != HAL_OK)
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f003 fd0e 	bl	8009ee8 <HAL_SPI_Init>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <MX_SPI1_Init+0x66>
  {
    ret = HAL_ERROR;
 80064d2:	2301      	movs	r3, #1
 80064d4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 80064f0:	887a      	ldrh	r2, [r7, #2]
 80064f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064f6:	6879      	ldr	r1, [r7, #4]
 80064f8:	4806      	ldr	r0, [pc, #24]	@ (8006514 <BSP_SPI1_Send+0x34>)
 80064fa:	f003 fda2 	bl	800a042 <HAL_SPI_Transmit>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d101      	bne.n	8006508 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 8006504:	2300      	movs	r3, #0
 8006506:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8006508:	68fb      	ldr	r3, [r7, #12]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	20000af4 	.word	0x20000af4

08006518 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af02      	add	r7, sp, #8
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	460b      	mov	r3, r1
 8006522:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8006524:	f06f 0305 	mvn.w	r3, #5
 8006528:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 800652a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800652e:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8006530:	887b      	ldrh	r3, [r7, #2]
 8006532:	f107 0108 	add.w	r1, r7, #8
 8006536:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800653a:	9200      	str	r2, [sp, #0]
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	4806      	ldr	r0, [pc, #24]	@ (8006558 <BSP_SPI1_Recv+0x40>)
 8006540:	f003 fef5 	bl	800a32e <HAL_SPI_TransmitReceive>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 800654a:	2300      	movs	r3, #0
 800654c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800654e:	68fb      	ldr	r3, [r7, #12]
}
 8006550:	4618      	mov	r0, r3
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}
 8006558:	20000af4 	.word	0x20000af4

0800655c <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006560:	f000 fd40 	bl	8006fe4 <HAL_GetTick>
 8006564:	4603      	mov	r3, r0
}
 8006566:	4618      	mov	r0, r3
 8006568:	bd80      	pop	{r7, pc}

0800656a <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b088      	sub	sp, #32
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 8006572:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006576:	f7ff ff34 	bl	80063e2 <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 800657a:	2001      	movs	r0, #1
 800657c:	f7ff ff18 	bl	80063b0 <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8006580:	2380      	movs	r3, #128	@ 0x80
 8006582:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8006584:	2302      	movs	r3, #2
 8006586:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8006588:	2302      	movs	r3, #2
 800658a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800658c:	2300      	movs	r3, #0
 800658e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8006590:	2305      	movs	r3, #5
 8006592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8006594:	f107 030c 	add.w	r3, r7, #12
 8006598:	4619      	mov	r1, r3
 800659a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800659e:	f001 fa6d 	bl	8007a7c <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 80065a2:	2302      	movs	r3, #2
 80065a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 80065a6:	2302      	movs	r3, #2
 80065a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 80065aa:	2302      	movs	r3, #2
 80065ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 80065ae:	2300      	movs	r3, #0
 80065b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80065b2:	2305      	movs	r3, #5
 80065b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80065b6:	f107 030c 	add.w	r3, r7, #12
 80065ba:	4619      	mov	r1, r3
 80065bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065c0:	f001 fa5c 	bl	8007a7c <HAL_GPIO_Init>

}
 80065c4:	bf00      	nop
 80065c6:	3720      	adds	r7, #32
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 80065d6:	2300      	movs	r3, #0
 80065d8:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 80065e2:	e00d      	b.n	8006600 <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 80065e4:	4a0d      	ldr	r2, [pc, #52]	@ (800661c <SPI_GetPrescaler+0x50>)
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065ec:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	3301      	adds	r3, #1
 80065f2:	617b      	str	r3, [r7, #20]
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	2b07      	cmp	r3, #7
 80065f8:	d807      	bhi.n	800660a <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	085b      	lsrs	r3, r3, #1
 80065fe:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	429a      	cmp	r2, r3
 8006606:	d8ed      	bhi.n	80065e4 <SPI_GetPrescaler+0x18>
 8006608:	e000      	b.n	800660c <SPI_GetPrescaler+0x40>
      break;
 800660a:	bf00      	nop
  }

  return presc;
 800660c:	68fb      	ldr	r3, [r7, #12]
}
 800660e:	4618      	mov	r0, r3
 8006610:	371c      	adds	r7, #28
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	080152c4 	.word	0x080152c4

08006620 <LL_AHB2_GRP1_EnableClock>:
{
 8006620:	b480      	push	{r7}
 8006622:	b085      	sub	sp, #20
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800662c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800662e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4313      	orrs	r3, r2
 8006636:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006638:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800663c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4013      	ands	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006644:	68fb      	ldr	r3, [r7, #12]
}
 8006646:	bf00      	nop
 8006648:	3714      	adds	r7, #20
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr
	...

08006654 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800665e:	2300      	movs	r3, #0
 8006660:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006668:	f06f 0301 	mvn.w	r3, #1
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	e032      	b.n	80066d6 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d113      	bne.n	800669e <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 8006676:	491a      	ldr	r1, [pc, #104]	@ (80066e0 <BSP_LCD_Init+0x8c>)
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	4613      	mov	r3, r2
 800667c:	005b      	lsls	r3, r3, #1
 800667e:	4413      	add	r3, r2
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	440b      	add	r3, r1
 8006684:	2280      	movs	r2, #128	@ 0x80
 8006686:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 8006688:	4915      	ldr	r1, [pc, #84]	@ (80066e0 <BSP_LCD_Init+0x8c>)
 800668a:	687a      	ldr	r2, [r7, #4]
 800668c:	4613      	mov	r3, r2
 800668e:	005b      	lsls	r3, r3, #1
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	440b      	add	r3, r1
 8006696:	3304      	adds	r3, #4
 8006698:	2240      	movs	r2, #64	@ 0x40
 800669a:	601a      	str	r2, [r3, #0]
 800669c:	e012      	b.n	80066c4 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 800669e:	4910      	ldr	r1, [pc, #64]	@ (80066e0 <BSP_LCD_Init+0x8c>)
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	4613      	mov	r3, r2
 80066a4:	005b      	lsls	r3, r3, #1
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	440b      	add	r3, r1
 80066ac:	2240      	movs	r2, #64	@ 0x40
 80066ae:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 80066b0:	490b      	ldr	r1, [pc, #44]	@ (80066e0 <BSP_LCD_Init+0x8c>)
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4613      	mov	r3, r2
 80066b6:	005b      	lsls	r3, r3, #1
 80066b8:	4413      	add	r3, r2
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	440b      	add	r3, r1
 80066be:	3304      	adds	r3, #4
 80066c0:	2280      	movs	r2, #128	@ 0x80
 80066c2:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 80066c4:	6838      	ldr	r0, [r7, #0]
 80066c6:	f000 fb27 	bl	8006d18 <SSD1315_Probe>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80066d0:	f06f 0306 	mvn.w	r3, #6
 80066d4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80066d6:	68fb      	ldr	r3, [r7, #12]
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3710      	adds	r7, #16
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	20000b5c 	.word	0x20000b5c

080066e4 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b085      	sub	sp, #20
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80066ee:	2300      	movs	r3, #0
 80066f0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d003      	beq.n	8006700 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80066f8:	f06f 0301 	mvn.w	r3, #1
 80066fc:	60fb      	str	r3, [r7, #12]
 80066fe:	e002      	b.n	8006706 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8006700:	f06f 030a 	mvn.w	r3, #10
 8006704:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006706:	68fb      	ldr	r3, [r7, #12]
}
 8006708:	4618      	mov	r0, r3
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006728:	f06f 0301 	mvn.w	r3, #1
 800672c:	60fb      	str	r3, [r7, #12]
 800672e:	e01d      	b.n	800676c <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 8006730:	4b11      	ldr	r3, [pc, #68]	@ (8006778 <BSP_LCD_GetXSize+0x64>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00e      	beq.n	8006758 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 800673a:	4b0f      	ldr	r3, [pc, #60]	@ (8006778 <BSP_LCD_GetXSize+0x64>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006740:	4a0e      	ldr	r2, [pc, #56]	@ (800677c <BSP_LCD_GetXSize+0x68>)
 8006742:	6812      	ldr	r2, [r2, #0]
 8006744:	6839      	ldr	r1, [r7, #0]
 8006746:	4610      	mov	r0, r2
 8006748:	4798      	blx	r3
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	da0d      	bge.n	800676c <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006750:	f06f 0304 	mvn.w	r3, #4
 8006754:	60fb      	str	r3, [r7, #12]
 8006756:	e009      	b.n	800676c <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 8006758:	4909      	ldr	r1, [pc, #36]	@ (8006780 <BSP_LCD_GetXSize+0x6c>)
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	4613      	mov	r3, r2
 800675e:	005b      	lsls	r3, r3, #1
 8006760:	4413      	add	r3, r2
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	440b      	add	r3, r1
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 800676c:	68fb      	ldr	r3, [r7, #12]
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	20000b68 	.word	0x20000b68
 800677c:	20000b58 	.word	0x20000b58
 8006780:	20000b5c 	.word	0x20000b5c

08006784 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800678e:	2300      	movs	r3, #0
 8006790:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d003      	beq.n	80067a0 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006798:	f06f 0301 	mvn.w	r3, #1
 800679c:	60fb      	str	r3, [r7, #12]
 800679e:	e01e      	b.n	80067de <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 80067a0:	4b11      	ldr	r3, [pc, #68]	@ (80067e8 <BSP_LCD_GetYSize+0x64>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00e      	beq.n	80067c8 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 80067aa:	4b0f      	ldr	r3, [pc, #60]	@ (80067e8 <BSP_LCD_GetYSize+0x64>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067b0:	4a0e      	ldr	r2, [pc, #56]	@ (80067ec <BSP_LCD_GetYSize+0x68>)
 80067b2:	6812      	ldr	r2, [r2, #0]
 80067b4:	6839      	ldr	r1, [r7, #0]
 80067b6:	4610      	mov	r0, r2
 80067b8:	4798      	blx	r3
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	da0e      	bge.n	80067de <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80067c0:	f06f 0304 	mvn.w	r3, #4
 80067c4:	60fb      	str	r3, [r7, #12]
 80067c6:	e00a      	b.n	80067de <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 80067c8:	4909      	ldr	r1, [pc, #36]	@ (80067f0 <BSP_LCD_GetYSize+0x6c>)
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	4613      	mov	r3, r2
 80067ce:	005b      	lsls	r3, r3, #1
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	440b      	add	r3, r1
 80067d6:	3304      	adds	r3, #4
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80067de:	68fb      	ldr	r3, [r7, #12]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}
 80067e8:	20000b68 	.word	0x20000b68
 80067ec:	20000b58 	.word	0x20000b58
 80067f0:	20000b5c 	.word	0x20000b5c

080067f4 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006806:	f06f 0301 	mvn.w	r3, #1
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	e015      	b.n	800683a <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 800680e:	4b0d      	ldr	r3, [pc, #52]	@ (8006844 <BSP_LCD_DisplayOn+0x50>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00d      	beq.n	8006834 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8006818:	4b0a      	ldr	r3, [pc, #40]	@ (8006844 <BSP_LCD_DisplayOn+0x50>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	4a0a      	ldr	r2, [pc, #40]	@ (8006848 <BSP_LCD_DisplayOn+0x54>)
 8006820:	6812      	ldr	r2, [r2, #0]
 8006822:	4610      	mov	r0, r2
 8006824:	4798      	blx	r3
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	da06      	bge.n	800683a <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800682c:	f06f 0304 	mvn.w	r3, #4
 8006830:	60fb      	str	r3, [r7, #12]
 8006832:	e002      	b.n	800683a <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8006834:	f06f 030a 	mvn.w	r3, #10
 8006838:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800683a:	68fb      	ldr	r3, [r7, #12]
}
 800683c:	4618      	mov	r0, r3
 800683e:	3710      	adds	r7, #16
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}
 8006844:	20000b68 	.word	0x20000b68
 8006848:	20000b58 	.word	0x20000b58

0800684c <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006854:	2300      	movs	r3, #0
 8006856:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800685e:	f06f 0301 	mvn.w	r3, #1
 8006862:	60fb      	str	r3, [r7, #12]
 8006864:	e015      	b.n	8006892 <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 8006866:	4b0d      	ldr	r3, [pc, #52]	@ (800689c <BSP_LCD_Refresh+0x50>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00d      	beq.n	800688c <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 8006870:	4b0a      	ldr	r3, [pc, #40]	@ (800689c <BSP_LCD_Refresh+0x50>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006876:	4a0a      	ldr	r2, [pc, #40]	@ (80068a0 <BSP_LCD_Refresh+0x54>)
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	4610      	mov	r0, r2
 800687c:	4798      	blx	r3
 800687e:	4603      	mov	r3, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	da06      	bge.n	8006892 <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006884:	f06f 0304 	mvn.w	r3, #4
 8006888:	60fb      	str	r3, [r7, #12]
 800688a:	e002      	b.n	8006892 <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800688c:	f06f 030a 	mvn.w	r3, #10
 8006890:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8006892:	68fb      	ldr	r3, [r7, #12]
}
 8006894:	4618      	mov	r0, r3
 8006896:	3710      	adds	r7, #16
 8006898:	46bd      	mov	sp, r7
 800689a:	bd80      	pop	{r7, pc}
 800689c:	20000b68 	.word	0x20000b68
 80068a0:	20000b58 	.word	0x20000b58

080068a4 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 80068a4:	b590      	push	{r4, r7, lr}
 80068a6:	b087      	sub	sp, #28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80068b2:	2300      	movs	r3, #0
 80068b4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d003      	beq.n	80068c4 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80068bc:	f06f 0301 	mvn.w	r3, #1
 80068c0:	617b      	str	r3, [r7, #20]
 80068c2:	e017      	b.n	80068f4 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 80068c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006900 <BSP_LCD_DrawBitmap+0x5c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00f      	beq.n	80068ee <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 80068ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006900 <BSP_LCD_DrawBitmap+0x5c>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80068d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006904 <BSP_LCD_DrawBitmap+0x60>)
 80068d6:	6818      	ldr	r0, [r3, #0]
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	68b9      	ldr	r1, [r7, #8]
 80068de:	47a0      	blx	r4
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	da06      	bge.n	80068f4 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80068e6:	f06f 0304 	mvn.w	r3, #4
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	e002      	b.n	80068f4 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80068ee:	f06f 030a 	mvn.w	r3, #10
 80068f2:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80068f4:	697b      	ldr	r3, [r7, #20]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	371c      	adds	r7, #28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd90      	pop	{r4, r7, pc}
 80068fe:	bf00      	nop
 8006900:	20000b68 	.word	0x20000b68
 8006904:	20000b58 	.word	0x20000b58

08006908 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8006908:	b590      	push	{r4, r7, lr}
 800690a:	b089      	sub	sp, #36	@ 0x24
 800690c:	af02      	add	r7, sp, #8
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 8006916:	2300      	movs	r3, #0
 8006918:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006920:	f06f 0301 	mvn.w	r3, #1
 8006924:	617b      	str	r3, [r7, #20]
 8006926:	e01b      	b.n	8006960 <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8006928:	4b10      	ldr	r3, [pc, #64]	@ (800696c <BSP_LCD_FillRGBRect+0x64>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800692e:	2b00      	cmp	r3, #0
 8006930:	d013      	beq.n	800695a <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 8006932:	4b0e      	ldr	r3, [pc, #56]	@ (800696c <BSP_LCD_FillRGBRect+0x64>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8006938:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <BSP_LCD_FillRGBRect+0x68>)
 800693a:	6818      	ldr	r0, [r3, #0]
 800693c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693e:	9301      	str	r3, [sp, #4]
 8006940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	68b9      	ldr	r1, [r7, #8]
 800694a:	47a0      	blx	r4
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	da06      	bge.n	8006960 <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006952:	f06f 0304 	mvn.w	r3, #4
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	e002      	b.n	8006960 <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800695a:	f06f 030a 	mvn.w	r3, #10
 800695e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8006960:	697b      	ldr	r3, [r7, #20]
}
 8006962:	4618      	mov	r0, r3
 8006964:	371c      	adds	r7, #28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd90      	pop	{r4, r7, pc}
 800696a:	bf00      	nop
 800696c:	20000b68 	.word	0x20000b68
 8006970:	20000b58 	.word	0x20000b58

08006974 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8006974:	b590      	push	{r4, r7, lr}
 8006976:	b089      	sub	sp, #36	@ 0x24
 8006978:	af02      	add	r7, sp, #8
 800697a:	60f8      	str	r0, [r7, #12]
 800697c:	60b9      	str	r1, [r7, #8]
 800697e:	607a      	str	r2, [r7, #4]
 8006980:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006982:	2300      	movs	r3, #0
 8006984:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800698c:	f06f 0301 	mvn.w	r3, #1
 8006990:	617b      	str	r3, [r7, #20]
 8006992:	e019      	b.n	80069c8 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 8006994:	4b0f      	ldr	r3, [pc, #60]	@ (80069d4 <BSP_LCD_DrawHLine+0x60>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800699a:	2b00      	cmp	r3, #0
 800699c:	d011      	beq.n	80069c2 <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 800699e:	4b0d      	ldr	r3, [pc, #52]	@ (80069d4 <BSP_LCD_DrawHLine+0x60>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 80069a4:	4b0c      	ldr	r3, [pc, #48]	@ (80069d8 <BSP_LCD_DrawHLine+0x64>)
 80069a6:	6818      	ldr	r0, [r3, #0]
 80069a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	68b9      	ldr	r1, [r7, #8]
 80069b2:	47a0      	blx	r4
 80069b4:	4603      	mov	r3, r0
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	da06      	bge.n	80069c8 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80069ba:	f06f 0304 	mvn.w	r3, #4
 80069be:	617b      	str	r3, [r7, #20]
 80069c0:	e002      	b.n	80069c8 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80069c2:	f06f 030a 	mvn.w	r3, #10
 80069c6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80069c8:	697b      	ldr	r3, [r7, #20]
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	371c      	adds	r7, #28
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bd90      	pop	{r4, r7, pc}
 80069d2:	bf00      	nop
 80069d4:	20000b68 	.word	0x20000b68
 80069d8:	20000b58 	.word	0x20000b58

080069dc <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80069dc:	b590      	push	{r4, r7, lr}
 80069de:	b089      	sub	sp, #36	@ 0x24
 80069e0:	af02      	add	r7, sp, #8
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	60b9      	str	r1, [r7, #8]
 80069e6:	607a      	str	r2, [r7, #4]
 80069e8:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80069ea:	2300      	movs	r3, #0
 80069ec:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d003      	beq.n	80069fc <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80069f4:	f06f 0301 	mvn.w	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	e019      	b.n	8006a30 <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 80069fc:	4b0f      	ldr	r3, [pc, #60]	@ (8006a3c <BSP_LCD_DrawVLine+0x60>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d011      	beq.n	8006a2a <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8006a06:	4b0d      	ldr	r3, [pc, #52]	@ (8006a3c <BSP_LCD_DrawVLine+0x60>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 8006a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006a40 <BSP_LCD_DrawVLine+0x64>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a12:	9300      	str	r3, [sp, #0]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	68b9      	ldr	r1, [r7, #8]
 8006a1a:	47a0      	blx	r4
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	da06      	bge.n	8006a30 <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a22:	f06f 0304 	mvn.w	r3, #4
 8006a26:	617b      	str	r3, [r7, #20]
 8006a28:	e002      	b.n	8006a30 <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8006a2a:	f06f 030a 	mvn.w	r3, #10
 8006a2e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8006a30:	697b      	ldr	r3, [r7, #20]
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	371c      	adds	r7, #28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd90      	pop	{r4, r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000b68 	.word	0x20000b68
 8006a40:	20000b58 	.word	0x20000b58

08006a44 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8006a44:	b590      	push	{r4, r7, lr}
 8006a46:	b089      	sub	sp, #36	@ 0x24
 8006a48:	af02      	add	r7, sp, #8
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006a52:	2300      	movs	r3, #0
 8006a54:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006a5c:	f06f 0301 	mvn.w	r3, #1
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	e012      	b.n	8006a8a <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 8006a64:	4b0b      	ldr	r3, [pc, #44]	@ (8006a94 <BSP_LCD_FillRect+0x50>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8006a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8006a98 <BSP_LCD_FillRect+0x54>)
 8006a6c:	6818      	ldr	r0, [r3, #0]
 8006a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a70:	9301      	str	r3, [sp, #4]
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	68b9      	ldr	r1, [r7, #8]
 8006a7c:	47a0      	blx	r4
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	da02      	bge.n	8006a8a <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006a84:	f06f 0304 	mvn.w	r3, #4
 8006a88:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006a8a:	697b      	ldr	r3, [r7, #20]
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	371c      	adds	r7, #28
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd90      	pop	{r4, r7, pc}
 8006a94:	20000b68 	.word	0x20000b68
 8006a98:	20000b58 	.word	0x20000b58

08006a9c <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 8006a9c:	b5b0      	push	{r4, r5, r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af02      	add	r7, sp, #8
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006ab0:	f06f 0301 	mvn.w	r3, #1
 8006ab4:	60fb      	str	r3, [r7, #12]
 8006ab6:	e022      	b.n	8006afe <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 8006ab8:	4b13      	ldr	r3, [pc, #76]	@ (8006b08 <BSP_LCD_Clear+0x6c>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8006abe:	4b13      	ldr	r3, [pc, #76]	@ (8006b0c <BSP_LCD_Clear+0x70>)
 8006ac0:	6818      	ldr	r0, [r3, #0]
 8006ac2:	4913      	ldr	r1, [pc, #76]	@ (8006b10 <BSP_LCD_Clear+0x74>)
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	005b      	lsls	r3, r3, #1
 8006aca:	4413      	add	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	440b      	add	r3, r1
 8006ad0:	6819      	ldr	r1, [r3, #0]
 8006ad2:	4d0f      	ldr	r5, [pc, #60]	@ (8006b10 <BSP_LCD_Clear+0x74>)
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	005b      	lsls	r3, r3, #1
 8006ada:	4413      	add	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	442b      	add	r3, r5
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	9201      	str	r2, [sp, #4]
 8006ae8:	9300      	str	r3, [sp, #0]
 8006aea:	460b      	mov	r3, r1
 8006aec:	2200      	movs	r2, #0
 8006aee:	2100      	movs	r1, #0
 8006af0:	47a0      	blx	r4
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	da02      	bge.n	8006afe <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006af8:	f06f 0304 	mvn.w	r3, #4
 8006afc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8006afe:	68fb      	ldr	r3, [r7, #12]
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bdb0      	pop	{r4, r5, r7, pc}
 8006b08:	20000b68 	.word	0x20000b68
 8006b0c:	20000b58 	.word	0x20000b58
 8006b10:	20000b5c 	.word	0x20000b5c

08006b14 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8006b14:	b590      	push	{r4, r7, lr}
 8006b16:	b087      	sub	sp, #28
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	60b9      	str	r1, [r7, #8]
 8006b1e:	607a      	str	r2, [r7, #4]
 8006b20:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006b22:	2300      	movs	r3, #0
 8006b24:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d003      	beq.n	8006b34 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006b2c:	f06f 0301 	mvn.w	r3, #1
 8006b30:	617b      	str	r3, [r7, #20]
 8006b32:	e00e      	b.n	8006b52 <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8006b34:	4b09      	ldr	r3, [pc, #36]	@ (8006b5c <BSP_LCD_ReadPixel+0x48>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8006b3a:	4b09      	ldr	r3, [pc, #36]	@ (8006b60 <BSP_LCD_ReadPixel+0x4c>)
 8006b3c:	6818      	ldr	r0, [r3, #0]
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	68b9      	ldr	r1, [r7, #8]
 8006b44:	47a0      	blx	r4
 8006b46:	4603      	mov	r3, r0
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	da02      	bge.n	8006b52 <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b4c:	f06f 0304 	mvn.w	r3, #4
 8006b50:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006b52:	697b      	ldr	r3, [r7, #20]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	371c      	adds	r7, #28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd90      	pop	{r4, r7, pc}
 8006b5c:	20000b68 	.word	0x20000b68
 8006b60:	20000b58 	.word	0x20000b58

08006b64 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8006b64:	b590      	push	{r4, r7, lr}
 8006b66:	b087      	sub	sp, #28
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
 8006b70:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8006b72:	2300      	movs	r3, #0
 8006b74:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006b7c:	f06f 0301 	mvn.w	r3, #1
 8006b80:	617b      	str	r3, [r7, #20]
 8006b82:	e00e      	b.n	8006ba2 <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8006b84:	4b09      	ldr	r3, [pc, #36]	@ (8006bac <BSP_LCD_WritePixel+0x48>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 8006b8a:	4b09      	ldr	r3, [pc, #36]	@ (8006bb0 <BSP_LCD_WritePixel+0x4c>)
 8006b8c:	6818      	ldr	r0, [r3, #0]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	68b9      	ldr	r1, [r7, #8]
 8006b94:	47a0      	blx	r4
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	da02      	bge.n	8006ba2 <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006b9c:	f06f 0304 	mvn.w	r3, #4
 8006ba0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8006ba2:	697b      	ldr	r3, [r7, #20]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	371c      	adds	r7, #28
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd90      	pop	{r4, r7, pc}
 8006bac:	20000b68 	.word	0x20000b68
 8006bb0:	20000b58 	.word	0x20000b58

08006bb4 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b084      	sub	sp, #16
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	4603      	mov	r3, r0
 8006bbc:	6039      	str	r1, [r7, #0]
 8006bbe:	80fb      	strh	r3, [r7, #6]
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10d      	bne.n	8006bea <BSP_LCD_WriteReg+0x36>
 8006bce:	88bb      	ldrh	r3, [r7, #4]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d00a      	beq.n	8006bea <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 8006bd4:	88bb      	ldrh	r3, [r7, #4]
 8006bd6:	4619      	mov	r1, r3
 8006bd8:	6838      	ldr	r0, [r7, #0]
 8006bda:	f000 f80b 	bl	8006bf4 <BSP_LCD_SendData>
 8006bde:	4603      	mov	r3, r0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8006be4:	f06f 0307 	mvn.w	r3, #7
 8006be8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8006bea:	68fb      	ldr	r3, [r7, #12]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b084      	sub	sp, #16
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8006c00:	2300      	movs	r3, #0
 8006c02:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 8006c04:	887b      	ldrh	r3, [r7, #2]
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d11b      	bne.n	8006c42 <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4820      	ldr	r0, [pc, #128]	@ (8006c90 <BSP_LCD_SendData+0x9c>)
 8006c10:	f001 f982 	bl	8007f18 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 8006c14:	2200      	movs	r2, #0
 8006c16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006c1a:	481e      	ldr	r0, [pc, #120]	@ (8006c94 <BSP_LCD_SendData+0xa0>)
 8006c1c:	f001 f97c 	bl	8007f18 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8006c20:	887b      	ldrh	r3, [r7, #2]
 8006c22:	4619      	mov	r1, r3
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fc5b 	bl	80064e0 <BSP_SPI1_Send>
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8006c30:	f06f 0307 	mvn.w	r3, #7
 8006c34:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8006c36:	2201      	movs	r2, #1
 8006c38:	2101      	movs	r1, #1
 8006c3a:	4815      	ldr	r0, [pc, #84]	@ (8006c90 <BSP_LCD_SendData+0x9c>)
 8006c3c:	f001 f96c 	bl	8007f18 <HAL_GPIO_WritePin>
 8006c40:	e020      	b.n	8006c84 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 8006c42:	2200      	movs	r2, #0
 8006c44:	2101      	movs	r1, #1
 8006c46:	4812      	ldr	r0, [pc, #72]	@ (8006c90 <BSP_LCD_SendData+0x9c>)
 8006c48:	f001 f966 	bl	8007f18 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006c52:	4810      	ldr	r0, [pc, #64]	@ (8006c94 <BSP_LCD_SendData+0xa0>)
 8006c54:	f001 f960 	bl	8007f18 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8006c58:	887b      	ldrh	r3, [r7, #2]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff fc3f 	bl	80064e0 <BSP_SPI1_Send>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8006c68:	f06f 0307 	mvn.w	r3, #7
 8006c6c:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006c74:	4807      	ldr	r0, [pc, #28]	@ (8006c94 <BSP_LCD_SendData+0xa0>)
 8006c76:	f001 f94f 	bl	8007f18 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	4804      	ldr	r0, [pc, #16]	@ (8006c90 <BSP_LCD_SendData+0x9c>)
 8006c80:	f001 f94a 	bl	8007f18 <HAL_GPIO_WritePin>
  }
  
  return ret;
 8006c84:	68fb      	ldr	r3, [r7, #12]
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	48001c00 	.word	0x48001c00
 8006c94:	48000800 	.word	0x48000800

08006c98 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b084      	sub	sp, #16
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	6039      	str	r1, [r7, #0]
 8006ca2:	80fb      	strh	r3, [r7, #6]
 8006ca4:	4613      	mov	r3, r2
 8006ca6:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 8006cac:	88fb      	ldrh	r3, [r7, #6]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f7ff ff7e 	bl	8006bb4 <BSP_LCD_WriteReg>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006cbe:	f06f 0307 	mvn.w	r3, #7
 8006cc2:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	2101      	movs	r1, #1
 8006cc8:	480c      	ldr	r0, [pc, #48]	@ (8006cfc <BSP_LCD_ReadReg+0x64>)
 8006cca:	f001 f925 	bl	8007f18 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d109      	bne.n	8006ce8 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 8006cd4:	2102      	movs	r1, #2
 8006cd6:	6838      	ldr	r0, [r7, #0]
 8006cd8:	f7ff fc1e 	bl	8006518 <BSP_SPI1_Recv>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8006ce2:	f06f 0307 	mvn.w	r3, #7
 8006ce6:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 8006ce8:	2201      	movs	r2, #1
 8006cea:	2101      	movs	r1, #1
 8006cec:	4803      	ldr	r0, [pc, #12]	@ (8006cfc <BSP_LCD_ReadReg+0x64>)
 8006cee:	f001 f913 	bl	8007f18 <HAL_GPIO_WritePin>
  
  return ret;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	48001c00 	.word	0x48001c00

08006d00 <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 8006d04:	2200      	movs	r2, #0
 8006d06:	2101      	movs	r1, #1
 8006d08:	4802      	ldr	r0, [pc, #8]	@ (8006d14 <LCD_MspInit+0x14>)
 8006d0a:	f001 f905 	bl	8007f18 <HAL_GPIO_WritePin>
}
 8006d0e:	bf00      	nop
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	48001c00 	.word	0x48001c00

08006d18 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 8006d20:	2300      	movs	r3, #0
 8006d22:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 8006d24:	4b18      	ldr	r3, [pc, #96]	@ (8006d88 <SSD1315_Probe+0x70>)
 8006d26:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 8006d28:	4b18      	ldr	r3, [pc, #96]	@ (8006d8c <SSD1315_Probe+0x74>)
 8006d2a:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 8006d2c:	4b18      	ldr	r3, [pc, #96]	@ (8006d90 <SSD1315_Probe+0x78>)
 8006d2e:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 8006d30:	4b18      	ldr	r3, [pc, #96]	@ (8006d94 <SSD1315_Probe+0x7c>)
 8006d32:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 8006d34:	4b18      	ldr	r3, [pc, #96]	@ (8006d98 <SSD1315_Probe+0x80>)
 8006d36:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 8006d38:	f107 0308 	add.w	r3, r7, #8
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	4817      	ldr	r0, [pc, #92]	@ (8006d9c <SSD1315_Probe+0x84>)
 8006d40:	f7fe f85e 	bl	8004e00 <SSD1315_RegisterBusIO>
 8006d44:	4603      	mov	r3, r0
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d003      	beq.n	8006d52 <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006d4a:	f06f 0306 	mvn.w	r3, #6
 8006d4e:	61fb      	str	r3, [r7, #28]
 8006d50:	e015      	b.n	8006d7e <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 8006d52:	4b13      	ldr	r3, [pc, #76]	@ (8006da0 <SSD1315_Probe+0x88>)
 8006d54:	4a11      	ldr	r2, [pc, #68]	@ (8006d9c <SSD1315_Probe+0x84>)
 8006d56:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 8006d58:	f7ff ffd2 	bl	8006d00 <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 8006d5c:	4b11      	ldr	r3, [pc, #68]	@ (8006da4 <SSD1315_Probe+0x8c>)
 8006d5e:	4a12      	ldr	r2, [pc, #72]	@ (8006da8 <SSD1315_Probe+0x90>)
 8006d60:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 8006d62:	4b10      	ldr	r3, [pc, #64]	@ (8006da4 <SSD1315_Probe+0x8c>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a0d      	ldr	r2, [pc, #52]	@ (8006da0 <SSD1315_Probe+0x88>)
 8006d6a:	6810      	ldr	r0, [r2, #0]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	2100      	movs	r1, #0
 8006d70:	4798      	blx	r3
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d002      	beq.n	8006d7e <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8006d78:	f06f 0304 	mvn.w	r3, #4
 8006d7c:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 8006d7e:	69fb      	ldr	r3, [r7, #28]
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3720      	adds	r7, #32
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	08006dad 	.word	0x08006dad
 8006d8c:	08006e71 	.word	0x08006e71
 8006d90:	08006c99 	.word	0x08006c99
 8006d94:	08006bb5 	.word	0x08006bb5
 8006d98:	0800655d 	.word	0x0800655d
 8006d9c:	20000b6c 	.word	0x20000b6c
 8006da0:	20000b58 	.word	0x20000b58
 8006da4:	20000b68 	.word	0x20000b68
 8006da8:	20000020 	.word	0x20000020

08006dac <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8006db2:	2300      	movs	r3, #0
 8006db4:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 8006db6:	2080      	movs	r0, #128	@ 0x80
 8006db8:	f7ff fc32 	bl	8006620 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 8006dcc:	463b      	mov	r3, r7
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4825      	ldr	r0, [pc, #148]	@ (8006e68 <LCD_IO_Init+0xbc>)
 8006dd2:	f000 fe53 	bl	8007a7c <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	2101      	movs	r1, #1
 8006dda:	4823      	ldr	r0, [pc, #140]	@ (8006e68 <LCD_IO_Init+0xbc>)
 8006ddc:	f001 f89c 	bl	8007f18 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 8006de0:	2004      	movs	r0, #4
 8006de2:	f7ff fc1d 	bl	8006620 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 8006de6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006dea:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006dec:	2301      	movs	r3, #1
 8006dee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006df4:	2300      	movs	r3, #0
 8006df6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 8006df8:	463b      	mov	r3, r7
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	481b      	ldr	r0, [pc, #108]	@ (8006e6c <LCD_IO_Init+0xc0>)
 8006dfe:	f000 fe3d 	bl	8007a7c <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 8006e02:	2200      	movs	r2, #0
 8006e04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e08:	4818      	ldr	r0, [pc, #96]	@ (8006e6c <LCD_IO_Init+0xc0>)
 8006e0a:	f001 f885 	bl	8007f18 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 8006e0e:	2004      	movs	r0, #4
 8006e10:	f7ff fc06 	bl	8006620 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 8006e14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e18:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006e22:	2300      	movs	r3, #0
 8006e24:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 8006e26:	463b      	mov	r3, r7
 8006e28:	4619      	mov	r1, r3
 8006e2a:	4810      	ldr	r0, [pc, #64]	@ (8006e6c <LCD_IO_Init+0xc0>)
 8006e2c:	f000 fe26 	bl	8007a7c <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 8006e30:	f7ff faf0 	bl	8006414 <BSP_SPI1_Init>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d002      	beq.n	8006e40 <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8006e3a:	f06f 0307 	mvn.w	r3, #7
 8006e3e:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 8006e40:	2200      	movs	r2, #0
 8006e42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006e46:	4809      	ldr	r0, [pc, #36]	@ (8006e6c <LCD_IO_Init+0xc0>)
 8006e48:	f001 f866 	bl	8007f18 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8006e4c:	2001      	movs	r0, #1
 8006e4e:	f7fa fc99 	bl	8001784 <HAL_Delay>
  LCD_RST_HIGH();
 8006e52:	2201      	movs	r2, #1
 8006e54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006e58:	4804      	ldr	r0, [pc, #16]	@ (8006e6c <LCD_IO_Init+0xc0>)
 8006e5a:	f001 f85d 	bl	8007f18 <HAL_GPIO_WritePin>
  return ret;
 8006e5e:	697b      	ldr	r3, [r7, #20]
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3718      	adds	r7, #24
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	48001c00 	.word	0x48001c00
 8006e6c:	48000800 	.word	0x48000800

08006e70 <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 8006e74:	2101      	movs	r1, #1
 8006e76:	4808      	ldr	r0, [pc, #32]	@ (8006e98 <LCD_IO_DeInit+0x28>)
 8006e78:	f000 ff70 	bl	8007d5c <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 8006e7c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006e80:	4806      	ldr	r0, [pc, #24]	@ (8006e9c <LCD_IO_DeInit+0x2c>)
 8006e82:	f000 ff6b 	bl	8007d5c <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 8006e86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006e8a:	4804      	ldr	r0, [pc, #16]	@ (8006e9c <LCD_IO_DeInit+0x2c>)
 8006e8c:	f000 ff66 	bl	8007d5c <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	bd80      	pop	{r7, pc}
 8006e96:	bf00      	nop
 8006e98:	48001c00 	.word	0x48001c00
 8006e9c:	48000800 	.word	0x48000800

08006ea0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8006ea4:	4b07      	ldr	r3, [pc, #28]	@ (8006ec4 <SystemInit+0x24>)
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8006eaa:	4b06      	ldr	r3, [pc, #24]	@ (8006ec4 <SystemInit+0x24>)
 8006eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb0:	4a04      	ldr	r2, [pc, #16]	@ (8006ec4 <SystemInit+0x24>)
 8006eb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006eb6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 8006eba:	bf00      	nop
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	e000ed00 	.word	0xe000ed00

08006ec8 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8006ec8:	b480      	push	{r7}
 8006eca:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8006ecc:	4b05      	ldr	r3, [pc, #20]	@ (8006ee4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	4a04      	ldr	r2, [pc, #16]	@ (8006ee4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8006ed2:	f043 0301 	orr.w	r3, r3, #1
 8006ed6:	6053      	str	r3, [r2, #4]
}
 8006ed8:	bf00      	nop
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
 8006ee2:	bf00      	nop
 8006ee4:	e0042000 	.word	0xe0042000

08006ee8 <LL_DBGMCU_EnableDBGStopMode>:
{
 8006ee8:	b480      	push	{r7}
 8006eea:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8006eec:	4b05      	ldr	r3, [pc, #20]	@ (8006f04 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	4a04      	ldr	r2, [pc, #16]	@ (8006f04 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8006ef2:	f043 0302 	orr.w	r3, r3, #2
 8006ef6:	6053      	str	r3, [r2, #4]
}
 8006ef8:	bf00      	nop
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	e0042000 	.word	0xe0042000

08006f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b082      	sub	sp, #8
 8006f0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006f12:	4b0c      	ldr	r3, [pc, #48]	@ (8006f44 <HAL_Init+0x3c>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a0b      	ldr	r2, [pc, #44]	@ (8006f44 <HAL_Init+0x3c>)
 8006f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f1c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006f1e:	2003      	movs	r0, #3
 8006f20:	f000 f9c0 	bl	80072a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006f24:	2000      	movs	r0, #0
 8006f26:	f000 f80f 	bl	8006f48 <HAL_InitTick>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d002      	beq.n	8006f36 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	71fb      	strb	r3, [r7, #7]
 8006f34:	e001      	b.n	8006f3a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006f36:	f7fc f88d 	bl	8003054 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006f3a:	79fb      	ldrb	r3, [r7, #7]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3708      	adds	r7, #8
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	58004000 	.word	0x58004000

08006f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8006f54:	4b17      	ldr	r3, [pc, #92]	@ (8006fb4 <HAL_InitTick+0x6c>)
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d024      	beq.n	8006fa6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8006f5c:	f002 f96a 	bl	8009234 <HAL_RCC_GetHCLKFreq>
 8006f60:	4602      	mov	r2, r0
 8006f62:	4b14      	ldr	r3, [pc, #80]	@ (8006fb4 <HAL_InitTick+0x6c>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	4619      	mov	r1, r3
 8006f68:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006f6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8006f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f74:	4618      	mov	r0, r3
 8006f76:	f000 f9d6 	bl	8007326 <HAL_SYSTICK_Config>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d10f      	bne.n	8006fa0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2b0f      	cmp	r3, #15
 8006f84:	d809      	bhi.n	8006f9a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006f86:	2200      	movs	r2, #0
 8006f88:	6879      	ldr	r1, [r7, #4]
 8006f8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f8e:	f000 f994 	bl	80072ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006f92:	4a09      	ldr	r2, [pc, #36]	@ (8006fb8 <HAL_InitTick+0x70>)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6013      	str	r3, [r2, #0]
 8006f98:	e007      	b.n	8006faa <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	73fb      	strb	r3, [r7, #15]
 8006f9e:	e004      	b.n	8006faa <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	73fb      	strb	r3, [r7, #15]
 8006fa4:	e001      	b.n	8006faa <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fac:	4618      	mov	r0, r3
 8006fae:	3710      	adds	r7, #16
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	bd80      	pop	{r7, pc}
 8006fb4:	200000a8 	.word	0x200000a8
 8006fb8:	200000a4 	.word	0x200000a4

08006fbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8006fc0:	4b06      	ldr	r3, [pc, #24]	@ (8006fdc <HAL_IncTick+0x20>)
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	4b06      	ldr	r3, [pc, #24]	@ (8006fe0 <HAL_IncTick+0x24>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4413      	add	r3, r2
 8006fcc:	4a04      	ldr	r2, [pc, #16]	@ (8006fe0 <HAL_IncTick+0x24>)
 8006fce:	6013      	str	r3, [r2, #0]
}
 8006fd0:	bf00      	nop
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	200000a8 	.word	0x200000a8
 8006fe0:	20000b94 	.word	0x20000b94

08006fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8006fe8:	4b03      	ldr	r3, [pc, #12]	@ (8006ff8 <HAL_GetTick+0x14>)
 8006fea:	681b      	ldr	r3, [r3, #0]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr
 8006ff6:	bf00      	nop
 8006ff8:	20000b94 	.word	0x20000b94

08006ffc <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8007000:	4b03      	ldr	r3, [pc, #12]	@ (8007010 <HAL_GetTickPrio+0x14>)
 8007002:	681b      	ldr	r3, [r3, #0]
}
 8007004:	4618      	mov	r0, r3
 8007006:	46bd      	mov	sp, r7
 8007008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	200000a4 	.word	0x200000a4

08007014 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8007014:	b480      	push	{r7}
 8007016:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8007018:	4b03      	ldr	r3, [pc, #12]	@ (8007028 <HAL_GetTickFreq+0x14>)
 800701a:	781b      	ldrb	r3, [r3, #0]
}
 800701c:	4618      	mov	r0, r3
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	200000a8 	.word	0x200000a8

0800702c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8007030:	f7ff ff4a 	bl	8006ec8 <LL_DBGMCU_EnableDBGSleepMode>
}
 8007034:	bf00      	nop
 8007036:	bd80      	pop	{r7, pc}

08007038 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800703c:	f7ff ff54 	bl	8006ee8 <LL_DBGMCU_EnableDBGStopMode>
}
 8007040:	bf00      	nop
 8007042:	bd80      	pop	{r7, pc}

08007044 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f003 0307 	and.w	r3, r3, #7
 8007052:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007054:	4b0c      	ldr	r3, [pc, #48]	@ (8007088 <__NVIC_SetPriorityGrouping+0x44>)
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007060:	4013      	ands	r3, r2
 8007062:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800706c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8007070:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007074:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007076:	4a04      	ldr	r2, [pc, #16]	@ (8007088 <__NVIC_SetPriorityGrouping+0x44>)
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	60d3      	str	r3, [r2, #12]
}
 800707c:	bf00      	nop
 800707e:	3714      	adds	r7, #20
 8007080:	46bd      	mov	sp, r7
 8007082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007086:	4770      	bx	lr
 8007088:	e000ed00 	.word	0xe000ed00

0800708c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007090:	4b04      	ldr	r3, [pc, #16]	@ (80070a4 <__NVIC_GetPriorityGrouping+0x18>)
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	0a1b      	lsrs	r3, r3, #8
 8007096:	f003 0307 	and.w	r3, r3, #7
}
 800709a:	4618      	mov	r0, r3
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	e000ed00 	.word	0xe000ed00

080070a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	4603      	mov	r3, r0
 80070b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	db0b      	blt.n	80070d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80070ba:	79fb      	ldrb	r3, [r7, #7]
 80070bc:	f003 021f 	and.w	r2, r3, #31
 80070c0:	4907      	ldr	r1, [pc, #28]	@ (80070e0 <__NVIC_EnableIRQ+0x38>)
 80070c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070c6:	095b      	lsrs	r3, r3, #5
 80070c8:	2001      	movs	r0, #1
 80070ca:	fa00 f202 	lsl.w	r2, r0, r2
 80070ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80070d2:	bf00      	nop
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	e000e100 	.word	0xe000e100

080070e4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	4603      	mov	r3, r0
 80070ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	db12      	blt.n	800711c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80070f6:	79fb      	ldrb	r3, [r7, #7]
 80070f8:	f003 021f 	and.w	r2, r3, #31
 80070fc:	490a      	ldr	r1, [pc, #40]	@ (8007128 <__NVIC_DisableIRQ+0x44>)
 80070fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007102:	095b      	lsrs	r3, r3, #5
 8007104:	2001      	movs	r0, #1
 8007106:	fa00 f202 	lsl.w	r2, r0, r2
 800710a:	3320      	adds	r3, #32
 800710c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007110:	f3bf 8f4f 	dsb	sy
}
 8007114:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007116:	f3bf 8f6f 	isb	sy
}
 800711a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	e000e100 	.word	0xe000e100

0800712c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	4603      	mov	r3, r0
 8007134:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800713a:	2b00      	cmp	r3, #0
 800713c:	db0c      	blt.n	8007158 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800713e:	79fb      	ldrb	r3, [r7, #7]
 8007140:	f003 021f 	and.w	r2, r3, #31
 8007144:	4907      	ldr	r1, [pc, #28]	@ (8007164 <__NVIC_SetPendingIRQ+0x38>)
 8007146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800714a:	095b      	lsrs	r3, r3, #5
 800714c:	2001      	movs	r0, #1
 800714e:	fa00 f202 	lsl.w	r2, r0, r2
 8007152:	3340      	adds	r3, #64	@ 0x40
 8007154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007158:	bf00      	nop
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	e000e100 	.word	0xe000e100

08007168 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	4603      	mov	r3, r0
 8007170:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007176:	2b00      	cmp	r3, #0
 8007178:	db0c      	blt.n	8007194 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800717a:	79fb      	ldrb	r3, [r7, #7]
 800717c:	f003 021f 	and.w	r2, r3, #31
 8007180:	4907      	ldr	r1, [pc, #28]	@ (80071a0 <__NVIC_ClearPendingIRQ+0x38>)
 8007182:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007186:	095b      	lsrs	r3, r3, #5
 8007188:	2001      	movs	r0, #1
 800718a:	fa00 f202 	lsl.w	r2, r0, r2
 800718e:	3360      	adds	r3, #96	@ 0x60
 8007190:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr
 80071a0:	e000e100 	.word	0xe000e100

080071a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	4603      	mov	r3, r0
 80071ac:	6039      	str	r1, [r7, #0]
 80071ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	db0a      	blt.n	80071ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	490c      	ldr	r1, [pc, #48]	@ (80071f0 <__NVIC_SetPriority+0x4c>)
 80071be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071c2:	0112      	lsls	r2, r2, #4
 80071c4:	b2d2      	uxtb	r2, r2
 80071c6:	440b      	add	r3, r1
 80071c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80071cc:	e00a      	b.n	80071e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	4908      	ldr	r1, [pc, #32]	@ (80071f4 <__NVIC_SetPriority+0x50>)
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	3b04      	subs	r3, #4
 80071dc:	0112      	lsls	r2, r2, #4
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	440b      	add	r3, r1
 80071e2:	761a      	strb	r2, [r3, #24]
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	e000e100 	.word	0xe000e100
 80071f4:	e000ed00 	.word	0xe000ed00

080071f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b089      	sub	sp, #36	@ 0x24
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	f003 0307 	and.w	r3, r3, #7
 800720a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	f1c3 0307 	rsb	r3, r3, #7
 8007212:	2b04      	cmp	r3, #4
 8007214:	bf28      	it	cs
 8007216:	2304      	movcs	r3, #4
 8007218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800721a:	69fb      	ldr	r3, [r7, #28]
 800721c:	3304      	adds	r3, #4
 800721e:	2b06      	cmp	r3, #6
 8007220:	d902      	bls.n	8007228 <NVIC_EncodePriority+0x30>
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	3b03      	subs	r3, #3
 8007226:	e000      	b.n	800722a <NVIC_EncodePriority+0x32>
 8007228:	2300      	movs	r3, #0
 800722a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800722c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	fa02 f303 	lsl.w	r3, r2, r3
 8007236:	43da      	mvns	r2, r3
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	401a      	ands	r2, r3
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007240:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	fa01 f303 	lsl.w	r3, r1, r3
 800724a:	43d9      	mvns	r1, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007250:	4313      	orrs	r3, r2
         );
}
 8007252:	4618      	mov	r0, r3
 8007254:	3724      	adds	r7, #36	@ 0x24
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
	...

08007260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	3b01      	subs	r3, #1
 800726c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007270:	d301      	bcc.n	8007276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007272:	2301      	movs	r3, #1
 8007274:	e00f      	b.n	8007296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007276:	4a0a      	ldr	r2, [pc, #40]	@ (80072a0 <SysTick_Config+0x40>)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	3b01      	subs	r3, #1
 800727c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800727e:	210f      	movs	r1, #15
 8007280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007284:	f7ff ff8e 	bl	80071a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007288:	4b05      	ldr	r3, [pc, #20]	@ (80072a0 <SysTick_Config+0x40>)
 800728a:	2200      	movs	r2, #0
 800728c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800728e:	4b04      	ldr	r3, [pc, #16]	@ (80072a0 <SysTick_Config+0x40>)
 8007290:	2207      	movs	r2, #7
 8007292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	e000e010 	.word	0xe000e010

080072a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f7ff fec9 	bl	8007044 <__NVIC_SetPriorityGrouping>
}
 80072b2:	bf00      	nop
 80072b4:	3708      	adds	r7, #8
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b086      	sub	sp, #24
 80072be:	af00      	add	r7, sp, #0
 80072c0:	4603      	mov	r3, r0
 80072c2:	60b9      	str	r1, [r7, #8]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80072c8:	f7ff fee0 	bl	800708c <__NVIC_GetPriorityGrouping>
 80072cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	68b9      	ldr	r1, [r7, #8]
 80072d2:	6978      	ldr	r0, [r7, #20]
 80072d4:	f7ff ff90 	bl	80071f8 <NVIC_EncodePriority>
 80072d8:	4602      	mov	r2, r0
 80072da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80072de:	4611      	mov	r1, r2
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff ff5f 	bl	80071a4 <__NVIC_SetPriority>
}
 80072e6:	bf00      	nop
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b082      	sub	sp, #8
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	4603      	mov	r3, r0
 80072f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80072f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072fc:	4618      	mov	r0, r3
 80072fe:	f7ff fed3 	bl	80070a8 <__NVIC_EnableIRQ>
}
 8007302:	bf00      	nop
 8007304:	3708      	adds	r7, #8
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}

0800730a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800730a:	b580      	push	{r7, lr}
 800730c:	b082      	sub	sp, #8
 800730e:	af00      	add	r7, sp, #0
 8007310:	4603      	mov	r3, r0
 8007312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007318:	4618      	mov	r0, r3
 800731a:	f7ff fee3 	bl	80070e4 <__NVIC_DisableIRQ>
}
 800731e:	bf00      	nop
 8007320:	3708      	adds	r7, #8
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}

08007326 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007326:	b580      	push	{r7, lr}
 8007328:	b082      	sub	sp, #8
 800732a:	af00      	add	r7, sp, #0
 800732c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff ff96 	bl	8007260 <SysTick_Config>
 8007334:	4603      	mov	r3, r0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3708      	adds	r7, #8
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800733e:	b580      	push	{r7, lr}
 8007340:	b082      	sub	sp, #8
 8007342:	af00      	add	r7, sp, #0
 8007344:	4603      	mov	r3, r0
 8007346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8007348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800734c:	4618      	mov	r0, r3
 800734e:	f7ff feed 	bl	800712c <__NVIC_SetPendingIRQ>
}
 8007352:	bf00      	nop
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b082      	sub	sp, #8
 800735e:	af00      	add	r7, sp, #0
 8007360:	4603      	mov	r3, r0
 8007362:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8007364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007368:	4618      	mov	r0, r3
 800736a:	f7ff fefd 	bl	8007168 <__NVIC_ClearPendingIRQ>
}
 800736e:	bf00      	nop
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
	...

08007378 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d101      	bne.n	800738a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e08e      	b.n	80074a8 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	4b47      	ldr	r3, [pc, #284]	@ (80074b0 <HAL_DMA_Init+0x138>)
 8007392:	429a      	cmp	r2, r3
 8007394:	d80f      	bhi.n	80073b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	461a      	mov	r2, r3
 800739c:	4b45      	ldr	r3, [pc, #276]	@ (80074b4 <HAL_DMA_Init+0x13c>)
 800739e:	4413      	add	r3, r2
 80073a0:	4a45      	ldr	r2, [pc, #276]	@ (80074b8 <HAL_DMA_Init+0x140>)
 80073a2:	fba2 2303 	umull	r2, r3, r2, r3
 80073a6:	091b      	lsrs	r3, r3, #4
 80073a8:	009a      	lsls	r2, r3, #2
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	4a42      	ldr	r2, [pc, #264]	@ (80074bc <HAL_DMA_Init+0x144>)
 80073b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80073b4:	e00e      	b.n	80073d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	4b40      	ldr	r3, [pc, #256]	@ (80074c0 <HAL_DMA_Init+0x148>)
 80073be:	4413      	add	r3, r2
 80073c0:	4a3d      	ldr	r2, [pc, #244]	@ (80074b8 <HAL_DMA_Init+0x140>)
 80073c2:	fba2 2303 	umull	r2, r3, r2, r3
 80073c6:	091b      	lsrs	r3, r3, #4
 80073c8:	009a      	lsls	r2, r3, #2
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a3c      	ldr	r2, [pc, #240]	@ (80074c4 <HAL_DMA_Init+0x14c>)
 80073d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2202      	movs	r2, #2
 80073d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80073ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80073f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	4313      	orrs	r3, r2
 800741c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68fa      	ldr	r2, [r7, #12]
 8007424:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 fa74 	bl	8007914 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007434:	d102      	bne.n	800743c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007444:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8007448:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800744e:	687a      	ldr	r2, [r7, #4]
 8007450:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007452:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d010      	beq.n	800747e <HAL_DMA_Init+0x106>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	2b04      	cmp	r3, #4
 8007462:	d80c      	bhi.n	800747e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fa93 	bl	8007990 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800746e:	2200      	movs	r2, #0
 8007470:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800747a:	605a      	str	r2, [r3, #4]
 800747c:	e008      	b.n	8007490 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2201      	movs	r2, #1
 800749a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	40020407 	.word	0x40020407
 80074b4:	bffdfff8 	.word	0xbffdfff8
 80074b8:	cccccccd 	.word	0xcccccccd
 80074bc:	40020000 	.word	0x40020000
 80074c0:	bffdfbf8 	.word	0xbffdfbf8
 80074c4:	40020400 	.word	0x40020400

080074c8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074d6:	2300      	movs	r3, #0
 80074d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d101      	bne.n	80074e8 <HAL_DMA_Start_IT+0x20>
 80074e4:	2302      	movs	r3, #2
 80074e6:	e066      	b.n	80075b6 <HAL_DMA_Start_IT+0xee>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d155      	bne.n	80075a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f022 0201 	bic.w	r2, r2, #1
 8007518:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	68b9      	ldr	r1, [r7, #8]
 8007520:	68f8      	ldr	r0, [r7, #12]
 8007522:	f000 f9b9 	bl	8007898 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800752a:	2b00      	cmp	r3, #0
 800752c:	d008      	beq.n	8007540 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f042 020e 	orr.w	r2, r2, #14
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	e00f      	b.n	8007560 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	681a      	ldr	r2, [r3, #0]
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f022 0204 	bic.w	r2, r2, #4
 800754e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 020a 	orr.w	r2, r2, #10
 800755e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800756a:	2b00      	cmp	r3, #0
 800756c:	d007      	beq.n	800757e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007572:	681a      	ldr	r2, [r3, #0]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007578:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800757c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007582:	2b00      	cmp	r3, #0
 8007584:	d007      	beq.n	8007596 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800758a:	681a      	ldr	r2, [r3, #0]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007590:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007594:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f042 0201 	orr.w	r2, r2, #1
 80075a4:	601a      	str	r2, [r3, #0]
 80075a6:	e005      	b.n	80075b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80075b0:	2302      	movs	r3, #2
 80075b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80075b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3718      	adds	r7, #24
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80075be:	b480      	push	{r7}
 80075c0:	b083      	sub	sp, #12
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d101      	bne.n	80075d0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e04f      	b.n	8007670 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d008      	beq.n	80075ee <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2204      	movs	r2, #4
 80075e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e040      	b.n	8007670 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f022 020e 	bic.w	r2, r2, #14
 80075fc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007608:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800760c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0201 	bic.w	r2, r2, #1
 800761c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007622:	f003 021c 	and.w	r2, r3, #28
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800762a:	2101      	movs	r1, #1
 800762c:	fa01 f202 	lsl.w	r2, r1, r2
 8007630:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800763a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00c      	beq.n	800765e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800764e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007652:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800765c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007684:	2300      	movs	r3, #0
 8007686:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b02      	cmp	r3, #2
 8007692:	d005      	beq.n	80076a0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2204      	movs	r2, #4
 8007698:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800769a:	2301      	movs	r3, #1
 800769c:	73fb      	strb	r3, [r7, #15]
 800769e:	e047      	b.n	8007730 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f022 020e 	bic.w	r2, r2, #14
 80076ae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f022 0201 	bic.w	r2, r2, #1
 80076be:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80076ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076d4:	f003 021c 	and.w	r2, r3, #28
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076dc:	2101      	movs	r1, #1
 80076de:	fa01 f202 	lsl.w	r2, r1, r2
 80076e2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80076ec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00c      	beq.n	8007710 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007700:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007704:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800770e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007724:	2b00      	cmp	r3, #0
 8007726:	d003      	beq.n	8007730 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	4798      	blx	r3
    }
  }
  return status;
 8007730:	7bfb      	ldrb	r3, [r7, #15]
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b084      	sub	sp, #16
 800773e:	af00      	add	r7, sp, #0
 8007740:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007756:	f003 031c 	and.w	r3, r3, #28
 800775a:	2204      	movs	r2, #4
 800775c:	409a      	lsls	r2, r3
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	4013      	ands	r3, r2
 8007762:	2b00      	cmp	r3, #0
 8007764:	d026      	beq.n	80077b4 <HAL_DMA_IRQHandler+0x7a>
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	f003 0304 	and.w	r3, r3, #4
 800776c:	2b00      	cmp	r3, #0
 800776e:	d021      	beq.n	80077b4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0320 	and.w	r3, r3, #32
 800777a:	2b00      	cmp	r3, #0
 800777c:	d107      	bne.n	800778e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	681a      	ldr	r2, [r3, #0]
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f022 0204 	bic.w	r2, r2, #4
 800778c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007792:	f003 021c 	and.w	r2, r3, #28
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800779a:	2104      	movs	r1, #4
 800779c:	fa01 f202 	lsl.w	r2, r1, r2
 80077a0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d071      	beq.n	800788e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80077b2:	e06c      	b.n	800788e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077b8:	f003 031c 	and.w	r3, r3, #28
 80077bc:	2202      	movs	r2, #2
 80077be:	409a      	lsls	r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	4013      	ands	r3, r2
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d02e      	beq.n	8007826 <HAL_DMA_IRQHandler+0xec>
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	f003 0302 	and.w	r3, r3, #2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d029      	beq.n	8007826 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0320 	and.w	r3, r3, #32
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10b      	bne.n	80077f8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f022 020a 	bic.w	r2, r2, #10
 80077ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077fc:	f003 021c 	and.w	r2, r3, #28
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007804:	2102      	movs	r1, #2
 8007806:	fa01 f202 	lsl.w	r2, r1, r2
 800780a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2200      	movs	r2, #0
 8007810:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d038      	beq.n	800788e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8007824:	e033      	b.n	800788e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800782a:	f003 031c 	and.w	r3, r3, #28
 800782e:	2208      	movs	r2, #8
 8007830:	409a      	lsls	r2, r3
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	4013      	ands	r3, r2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d02a      	beq.n	8007890 <HAL_DMA_IRQHandler+0x156>
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	f003 0308 	and.w	r3, r3, #8
 8007840:	2b00      	cmp	r3, #0
 8007842:	d025      	beq.n	8007890 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f022 020e 	bic.w	r2, r2, #14
 8007852:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007858:	f003 021c 	and.w	r2, r3, #28
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007860:	2101      	movs	r1, #1
 8007862:	fa01 f202 	lsl.w	r2, r1, r2
 8007866:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007882:	2b00      	cmp	r3, #0
 8007884:	d004      	beq.n	8007890 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800788e:	bf00      	nop
 8007890:	bf00      	nop
}
 8007892:	3710      	adds	r7, #16
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	607a      	str	r2, [r7, #4]
 80078a4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80078ae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d004      	beq.n	80078c2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80078c0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078c6:	f003 021c 	and.w	r2, r3, #28
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ce:	2101      	movs	r1, #1
 80078d0:	fa01 f202 	lsl.w	r2, r1, r2
 80078d4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	683a      	ldr	r2, [r7, #0]
 80078dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	2b10      	cmp	r3, #16
 80078e4:	d108      	bne.n	80078f8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80078f6:	e007      	b.n	8007908 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	687a      	ldr	r2, [r7, #4]
 8007906:	60da      	str	r2, [r3, #12]
}
 8007908:	bf00      	nop
 800790a:	3714      	adds	r7, #20
 800790c:	46bd      	mov	sp, r7
 800790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007912:	4770      	bx	lr

08007914 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	461a      	mov	r2, r3
 8007922:	4b17      	ldr	r3, [pc, #92]	@ (8007980 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007924:	429a      	cmp	r2, r3
 8007926:	d80a      	bhi.n	800793e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800792c:	089b      	lsrs	r3, r3, #2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007934:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	6493      	str	r3, [r2, #72]	@ 0x48
 800793c:	e007      	b.n	800794e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007942:	089b      	lsrs	r3, r3, #2
 8007944:	009a      	lsls	r2, r3, #2
 8007946:	4b0f      	ldr	r3, [pc, #60]	@ (8007984 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007948:	4413      	add	r3, r2
 800794a:	687a      	ldr	r2, [r7, #4]
 800794c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	b2db      	uxtb	r3, r3
 8007954:	3b08      	subs	r3, #8
 8007956:	4a0c      	ldr	r2, [pc, #48]	@ (8007988 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007958:	fba2 2303 	umull	r2, r3, r2, r3
 800795c:	091b      	lsrs	r3, r3, #4
 800795e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	4a0a      	ldr	r2, [pc, #40]	@ (800798c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007964:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f003 031f 	and.w	r3, r3, #31
 800796c:	2201      	movs	r2, #1
 800796e:	409a      	lsls	r2, r3
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007974:	bf00      	nop
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr
 8007980:	40020407 	.word	0x40020407
 8007984:	4002081c 	.word	0x4002081c
 8007988:	cccccccd 	.word	0xcccccccd
 800798c:	40020880 	.word	0x40020880

08007990 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007990:	b480      	push	{r7}
 8007992:	b085      	sub	sp, #20
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079a0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	4b0b      	ldr	r3, [pc, #44]	@ (80079d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80079a6:	4413      	add	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	461a      	mov	r2, r3
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a09      	ldr	r2, [pc, #36]	@ (80079d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80079b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3b01      	subs	r3, #1
 80079ba:	f003 0303 	and.w	r3, r3, #3
 80079be:	2201      	movs	r2, #1
 80079c0:	409a      	lsls	r2, r3
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80079c6:	bf00      	nop
 80079c8:	3714      	adds	r7, #20
 80079ca:	46bd      	mov	sp, r7
 80079cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d0:	4770      	bx	lr
 80079d2:	bf00      	nop
 80079d4:	1000823f 	.word	0x1000823f
 80079d8:	40020940 	.word	0x40020940

080079dc <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	460b      	mov	r3, r1
 80079e6:	607a      	str	r2, [r7, #4]
 80079e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80079ea:	2300      	movs	r3, #0
 80079ec:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80079ee:	7afb      	ldrb	r3, [r7, #11]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d103      	bne.n	80079fc <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	605a      	str	r2, [r3, #4]
      break;
 80079fa:	e002      	b.n	8007a02 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80079fc:	2301      	movs	r3, #1
 80079fe:	75fb      	strb	r3, [r7, #23]
      break;
 8007a00:	bf00      	nop
  }

  return status;
 8007a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	371c      	adds	r7, #28
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d101      	bne.n	8007a24 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e003      	b.n	8007a2c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007a2a:	2300      	movs	r3, #0
  }
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	0c1b      	lsrs	r3, r3, #16
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f003 031f 	and.w	r3, r3, #31
 8007a54:	2201      	movs	r2, #1
 8007a56:	fa02 f303 	lsl.w	r3, r2, r3
 8007a5a:	613b      	str	r3, [r7, #16]

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	015b      	lsls	r3, r3, #5
 8007a60:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8007a64:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8007a68:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	693a      	ldr	r2, [r7, #16]
 8007a6e:	601a      	str	r2, [r3, #0]
}
 8007a70:	bf00      	nop
 8007a72:	371c      	adds	r7, #28
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr

08007a7c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b087      	sub	sp, #28
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8007a86:	2300      	movs	r3, #0
 8007a88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007a8a:	e14c      	b.n	8007d26 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	2101      	movs	r1, #1
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	fa01 f303 	lsl.w	r3, r1, r3
 8007a98:	4013      	ands	r3, r2
 8007a9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	f000 813e 	beq.w	8007d20 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	f003 0303 	and.w	r3, r3, #3
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d005      	beq.n	8007abc <HAL_GPIO_Init+0x40>
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	f003 0303 	and.w	r3, r3, #3
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d130      	bne.n	8007b1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	005b      	lsls	r3, r3, #1
 8007ac6:	2203      	movs	r2, #3
 8007ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8007acc:	43db      	mvns	r3, r3
 8007ace:	693a      	ldr	r2, [r7, #16]
 8007ad0:	4013      	ands	r3, r2
 8007ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	005b      	lsls	r3, r3, #1
 8007adc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	693a      	ldr	r2, [r7, #16]
 8007aea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007af2:	2201      	movs	r2, #1
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	fa02 f303 	lsl.w	r3, r2, r3
 8007afa:	43db      	mvns	r3, r3
 8007afc:	693a      	ldr	r2, [r7, #16]
 8007afe:	4013      	ands	r3, r2
 8007b00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	091b      	lsrs	r3, r3, #4
 8007b08:	f003 0201 	and.w	r2, r3, #1
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	2b03      	cmp	r3, #3
 8007b28:	d017      	beq.n	8007b5a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	005b      	lsls	r3, r3, #1
 8007b34:	2203      	movs	r2, #3
 8007b36:	fa02 f303 	lsl.w	r3, r2, r3
 8007b3a:	43db      	mvns	r3, r3
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	4013      	ands	r3, r2
 8007b40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	689a      	ldr	r2, [r3, #8]
 8007b46:	697b      	ldr	r3, [r7, #20]
 8007b48:	005b      	lsls	r3, r3, #1
 8007b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	693a      	ldr	r2, [r7, #16]
 8007b58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f003 0303 	and.w	r3, r3, #3
 8007b62:	2b02      	cmp	r3, #2
 8007b64:	d123      	bne.n	8007bae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007b66:	697b      	ldr	r3, [r7, #20]
 8007b68:	08da      	lsrs	r2, r3, #3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	3208      	adds	r2, #8
 8007b6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	009b      	lsls	r3, r3, #2
 8007b7c:	220f      	movs	r2, #15
 8007b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b82:	43db      	mvns	r3, r3
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4013      	ands	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	691a      	ldr	r2, [r3, #16]
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f003 0307 	and.w	r3, r3, #7
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	fa02 f303 	lsl.w	r3, r2, r3
 8007b9a:	693a      	ldr	r2, [r7, #16]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	08da      	lsrs	r2, r3, #3
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	3208      	adds	r2, #8
 8007ba8:	6939      	ldr	r1, [r7, #16]
 8007baa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	005b      	lsls	r3, r3, #1
 8007bb8:	2203      	movs	r2, #3
 8007bba:	fa02 f303 	lsl.w	r3, r2, r3
 8007bbe:	43db      	mvns	r3, r3
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	f003 0203 	and.w	r2, r3, #3
 8007bce:	697b      	ldr	r3, [r7, #20]
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd6:	693a      	ldr	r2, [r7, #16]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 8098 	beq.w	8007d20 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007bf0:	4a54      	ldr	r2, [pc, #336]	@ (8007d44 <HAL_GPIO_Init+0x2c8>)
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	089b      	lsrs	r3, r3, #2
 8007bf6:	3302      	adds	r3, #2
 8007bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f003 0303 	and.w	r3, r3, #3
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	220f      	movs	r2, #15
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	43db      	mvns	r3, r3
 8007c0e:	693a      	ldr	r2, [r7, #16]
 8007c10:	4013      	ands	r3, r2
 8007c12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007c1a:	d019      	beq.n	8007c50 <HAL_GPIO_Init+0x1d4>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a4a      	ldr	r2, [pc, #296]	@ (8007d48 <HAL_GPIO_Init+0x2cc>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d013      	beq.n	8007c4c <HAL_GPIO_Init+0x1d0>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a49      	ldr	r2, [pc, #292]	@ (8007d4c <HAL_GPIO_Init+0x2d0>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d00d      	beq.n	8007c48 <HAL_GPIO_Init+0x1cc>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a48      	ldr	r2, [pc, #288]	@ (8007d50 <HAL_GPIO_Init+0x2d4>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d007      	beq.n	8007c44 <HAL_GPIO_Init+0x1c8>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	4a47      	ldr	r2, [pc, #284]	@ (8007d54 <HAL_GPIO_Init+0x2d8>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d101      	bne.n	8007c40 <HAL_GPIO_Init+0x1c4>
 8007c3c:	2304      	movs	r3, #4
 8007c3e:	e008      	b.n	8007c52 <HAL_GPIO_Init+0x1d6>
 8007c40:	2307      	movs	r3, #7
 8007c42:	e006      	b.n	8007c52 <HAL_GPIO_Init+0x1d6>
 8007c44:	2303      	movs	r3, #3
 8007c46:	e004      	b.n	8007c52 <HAL_GPIO_Init+0x1d6>
 8007c48:	2302      	movs	r3, #2
 8007c4a:	e002      	b.n	8007c52 <HAL_GPIO_Init+0x1d6>
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	e000      	b.n	8007c52 <HAL_GPIO_Init+0x1d6>
 8007c50:	2300      	movs	r3, #0
 8007c52:	697a      	ldr	r2, [r7, #20]
 8007c54:	f002 0203 	and.w	r2, r2, #3
 8007c58:	0092      	lsls	r2, r2, #2
 8007c5a:	4093      	lsls	r3, r2
 8007c5c:	693a      	ldr	r2, [r7, #16]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007c62:	4938      	ldr	r1, [pc, #224]	@ (8007d44 <HAL_GPIO_Init+0x2c8>)
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	089b      	lsrs	r3, r3, #2
 8007c68:	3302      	adds	r3, #2
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007c70:	4b39      	ldr	r3, [pc, #228]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	43db      	mvns	r3, r3
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	4013      	ands	r3, r2
 8007c7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d003      	beq.n	8007c94 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4313      	orrs	r3, r2
 8007c92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007c94:	4a30      	ldr	r2, [pc, #192]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	43db      	mvns	r3, r3
 8007ca4:	693a      	ldr	r2, [r7, #16]
 8007ca6:	4013      	ands	r3, r2
 8007ca8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	685b      	ldr	r3, [r3, #4]
 8007cae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d003      	beq.n	8007cbe <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007cb6:	693a      	ldr	r2, [r7, #16]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007cbe:	4a26      	ldr	r2, [pc, #152]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007cc4:	4b24      	ldr	r3, [pc, #144]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007cc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	43db      	mvns	r3, r3
 8007cd0:	693a      	ldr	r2, [r7, #16]
 8007cd2:	4013      	ands	r3, r2
 8007cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d003      	beq.n	8007cea <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8007ce2:	693a      	ldr	r2, [r7, #16]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007cea:	4a1b      	ldr	r2, [pc, #108]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8007cf2:	4b19      	ldr	r3, [pc, #100]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	43db      	mvns	r3, r3
 8007cfe:	693a      	ldr	r2, [r7, #16]
 8007d00:	4013      	ands	r3, r2
 8007d02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d003      	beq.n	8007d18 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8007d10:	693a      	ldr	r2, [r7, #16]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007d18:	4a0f      	ldr	r2, [pc, #60]	@ (8007d58 <HAL_GPIO_Init+0x2dc>)
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	3301      	adds	r3, #1
 8007d24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f47f aeab 	bne.w	8007a8c <HAL_GPIO_Init+0x10>
  }
}
 8007d36:	bf00      	nop
 8007d38:	bf00      	nop
 8007d3a:	371c      	adds	r7, #28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr
 8007d44:	40010000 	.word	0x40010000
 8007d48:	48000400 	.word	0x48000400
 8007d4c:	48000800 	.word	0x48000800
 8007d50:	48000c00 	.word	0x48000c00
 8007d54:	48001000 	.word	0x48001000
 8007d58:	58000800 	.word	0x58000800

08007d5c <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b087      	sub	sp, #28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007d66:	2300      	movs	r3, #0
 8007d68:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8007d6a:	e0bb      	b.n	8007ee4 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	fa02 f303 	lsl.w	r3, r2, r3
 8007d74:	683a      	ldr	r2, [r7, #0]
 8007d76:	4013      	ands	r3, r2
 8007d78:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f000 80ae 	beq.w	8007ede <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8007d82:	4a5f      	ldr	r2, [pc, #380]	@ (8007f00 <HAL_GPIO_DeInit+0x1a4>)
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	089b      	lsrs	r3, r3, #2
 8007d88:	3302      	adds	r3, #2
 8007d8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d8e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	f003 0303 	and.w	r3, r3, #3
 8007d96:	009b      	lsls	r3, r3, #2
 8007d98:	220f      	movs	r2, #15
 8007d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	4013      	ands	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007daa:	d019      	beq.n	8007de0 <HAL_GPIO_DeInit+0x84>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	4a55      	ldr	r2, [pc, #340]	@ (8007f04 <HAL_GPIO_DeInit+0x1a8>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d013      	beq.n	8007ddc <HAL_GPIO_DeInit+0x80>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	4a54      	ldr	r2, [pc, #336]	@ (8007f08 <HAL_GPIO_DeInit+0x1ac>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d00d      	beq.n	8007dd8 <HAL_GPIO_DeInit+0x7c>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a53      	ldr	r2, [pc, #332]	@ (8007f0c <HAL_GPIO_DeInit+0x1b0>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d007      	beq.n	8007dd4 <HAL_GPIO_DeInit+0x78>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	4a52      	ldr	r2, [pc, #328]	@ (8007f10 <HAL_GPIO_DeInit+0x1b4>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d101      	bne.n	8007dd0 <HAL_GPIO_DeInit+0x74>
 8007dcc:	2304      	movs	r3, #4
 8007dce:	e008      	b.n	8007de2 <HAL_GPIO_DeInit+0x86>
 8007dd0:	2307      	movs	r3, #7
 8007dd2:	e006      	b.n	8007de2 <HAL_GPIO_DeInit+0x86>
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e004      	b.n	8007de2 <HAL_GPIO_DeInit+0x86>
 8007dd8:	2302      	movs	r3, #2
 8007dda:	e002      	b.n	8007de2 <HAL_GPIO_DeInit+0x86>
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e000      	b.n	8007de2 <HAL_GPIO_DeInit+0x86>
 8007de0:	2300      	movs	r3, #0
 8007de2:	697a      	ldr	r2, [r7, #20]
 8007de4:	f002 0203 	and.w	r2, r2, #3
 8007de8:	0092      	lsls	r2, r2, #2
 8007dea:	4093      	lsls	r3, r2
 8007dec:	68fa      	ldr	r2, [r7, #12]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d136      	bne.n	8007e60 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8007df2:	4b48      	ldr	r3, [pc, #288]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007df4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	43db      	mvns	r3, r3
 8007dfc:	4945      	ldr	r1, [pc, #276]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007dfe:	4013      	ands	r3, r2
 8007e00:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8007e04:	4b43      	ldr	r3, [pc, #268]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e06:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	43db      	mvns	r3, r3
 8007e0e:	4941      	ldr	r1, [pc, #260]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e10:	4013      	ands	r3, r2
 8007e12:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007e16:	4b3f      	ldr	r3, [pc, #252]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	43db      	mvns	r3, r3
 8007e1e:	493d      	ldr	r1, [pc, #244]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e20:	4013      	ands	r3, r2
 8007e22:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8007e24:	4b3b      	ldr	r3, [pc, #236]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e26:	685a      	ldr	r2, [r3, #4]
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	43db      	mvns	r3, r3
 8007e2c:	4939      	ldr	r1, [pc, #228]	@ (8007f14 <HAL_GPIO_DeInit+0x1b8>)
 8007e2e:	4013      	ands	r3, r2
 8007e30:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	f003 0303 	and.w	r3, r3, #3
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	220f      	movs	r2, #15
 8007e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e40:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007e42:	4a2f      	ldr	r2, [pc, #188]	@ (8007f00 <HAL_GPIO_DeInit+0x1a4>)
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	089b      	lsrs	r3, r3, #2
 8007e48:	3302      	adds	r3, #2
 8007e4a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	43da      	mvns	r2, r3
 8007e52:	482b      	ldr	r0, [pc, #172]	@ (8007f00 <HAL_GPIO_DeInit+0x1a4>)
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	089b      	lsrs	r3, r3, #2
 8007e58:	400a      	ands	r2, r1
 8007e5a:	3302      	adds	r3, #2
 8007e5c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	005b      	lsls	r3, r3, #1
 8007e68:	2103      	movs	r1, #3
 8007e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3UL] &= ~(0xFUL << ((position & 0x07UL) * 4UL)) ;
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	08da      	lsrs	r2, r3, #3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	3208      	adds	r2, #8
 8007e7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	f003 0307 	and.w	r3, r3, #7
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	220f      	movs	r2, #15
 8007e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8e:	43db      	mvns	r3, r3
 8007e90:	697a      	ldr	r2, [r7, #20]
 8007e92:	08d2      	lsrs	r2, r2, #3
 8007e94:	4019      	ands	r1, r3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	3208      	adds	r2, #8
 8007e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	68da      	ldr	r2, [r3, #12]
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	2103      	movs	r1, #3
 8007ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8007eac:	43db      	mvns	r3, r3
 8007eae:	401a      	ands	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	685a      	ldr	r2, [r3, #4]
 8007eb8:	2101      	movs	r1, #1
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8007ec0:	43db      	mvns	r3, r3
 8007ec2:	401a      	ands	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689a      	ldr	r2, [r3, #8]
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	005b      	lsls	r3, r3, #1
 8007ed0:	2103      	movs	r1, #3
 8007ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ed6:	43db      	mvns	r3, r3
 8007ed8:	401a      	ands	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	609a      	str	r2, [r3, #8]
    }

    position++;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	fa22 f303 	lsr.w	r3, r2, r3
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f47f af3d 	bne.w	8007d6c <HAL_GPIO_DeInit+0x10>
  }
}
 8007ef2:	bf00      	nop
 8007ef4:	bf00      	nop
 8007ef6:	371c      	adds	r7, #28
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efe:	4770      	bx	lr
 8007f00:	40010000 	.word	0x40010000
 8007f04:	48000400 	.word	0x48000400
 8007f08:	48000800 	.word	0x48000800
 8007f0c:	48000c00 	.word	0x48000c00
 8007f10:	48001000 	.word	0x48001000
 8007f14:	58000800 	.word	0x58000800

08007f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	807b      	strh	r3, [r7, #2]
 8007f24:	4613      	mov	r3, r2
 8007f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007f28:	787b      	ldrb	r3, [r7, #1]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d003      	beq.n	8007f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007f2e:	887a      	ldrh	r2, [r7, #2]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007f34:	e002      	b.n	8007f3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007f36:	887a      	ldrh	r2, [r7, #2]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	4603      	mov	r3, r0
 8007f50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007f52:	4b08      	ldr	r3, [pc, #32]	@ (8007f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f54:	68da      	ldr	r2, [r3, #12]
 8007f56:	88fb      	ldrh	r3, [r7, #6]
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d006      	beq.n	8007f6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007f5e:	4a05      	ldr	r2, [pc, #20]	@ (8007f74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007f60:	88fb      	ldrh	r3, [r7, #6]
 8007f62:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007f64:	88fb      	ldrh	r3, [r7, #6]
 8007f66:	4618      	mov	r0, r3
 8007f68:	f7f9 fc62 	bl	8001830 <HAL_GPIO_EXTI_Callback>
  }
}
 8007f6c:	bf00      	nop
 8007f6e:	3708      	adds	r7, #8
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}
 8007f74:	58000800 	.word	0x58000800

08007f78 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8007f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa8 <HAL_HSEM_IRQHandler+0x30>)
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8007f84:	4b08      	ldr	r3, [pc, #32]	@ (8007fa8 <HAL_HSEM_IRQHandler+0x30>)
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	43db      	mvns	r3, r3
 8007f8c:	4906      	ldr	r1, [pc, #24]	@ (8007fa8 <HAL_HSEM_IRQHandler+0x30>)
 8007f8e:	4013      	ands	r3, r2
 8007f90:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8007f92:	4a05      	ldr	r2, [pc, #20]	@ (8007fa8 <HAL_HSEM_IRQHandler+0x30>)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f000 f807 	bl	8007fac <HAL_HSEM_FreeCallback>
}
 8007f9e:	bf00      	nop
 8007fa0:	3708      	adds	r7, #8
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	58001500 	.word	0x58001500

08007fac <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8007fb4:	bf00      	nop
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr

08007fc0 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d01e      	beq.n	8008010 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8007fd2:	4b13      	ldr	r3, [pc, #76]	@ (8008020 <HAL_IPCC_Init+0x60>)
 8007fd4:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d102      	bne.n	8007fe8 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7fb f846 	bl	8003074 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8007fe8:	68b8      	ldr	r0, [r7, #8]
 8007fea:	f000 f85b 	bl	80080a4 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f82c 	bl	8008058 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2200      	movs	r2, #0
 8008004:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2201      	movs	r2, #1
 800800a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800800e:	e001      	b.n	8008014 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8008014:	7bfb      	ldrb	r3, [r7, #15]
}
 8008016:	4618      	mov	r0, r3
 8008018:	3710      	adds	r7, #16
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}
 800801e:	bf00      	nop
 8008020:	58000c00 	.word	0x58000c00

08008024 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	4613      	mov	r3, r2
 8008030:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8008032:	bf00      	nop
 8008034:	3714      	adds	r7, #20
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800803e:	b480      	push	{r7}
 8008040:	b085      	sub	sp, #20
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	4613      	mov	r3, r2
 800804a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800804c:	bf00      	nop
 800804e:	3714      	adds	r7, #20
 8008050:	46bd      	mov	sp, r7
 8008052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008056:	4770      	bx	lr

08008058 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8008060:	2300      	movs	r3, #0
 8008062:	60fb      	str	r3, [r7, #12]
 8008064:	e00f      	b.n	8008086 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	009b      	lsls	r3, r3, #2
 800806c:	4413      	add	r3, r2
 800806e:	4a0b      	ldr	r2, [pc, #44]	@ (800809c <IPCC_SetDefaultCallbacks+0x44>)
 8008070:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8008072:	687a      	ldr	r2, [r7, #4]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	3306      	adds	r3, #6
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	4413      	add	r3, r2
 800807c:	4a08      	ldr	r2, [pc, #32]	@ (80080a0 <IPCC_SetDefaultCallbacks+0x48>)
 800807e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3301      	adds	r3, #1
 8008084:	60fb      	str	r3, [r7, #12]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2b05      	cmp	r3, #5
 800808a:	d9ec      	bls.n	8008066 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	3714      	adds	r7, #20
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	08008025 	.word	0x08008025
 80080a0:	0800803f 	.word	0x0800803f

080080a4 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2200      	movs	r2, #0
 80080b0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80080b8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	223f      	movs	r2, #63	@ 0x3f
 80080be:	609a      	str	r2, [r3, #8]
}
 80080c0:	bf00      	nop
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80080cc:	b480      	push	{r7}
 80080ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080d0:	4b05      	ldr	r3, [pc, #20]	@ (80080e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a04      	ldr	r2, [pc, #16]	@ (80080e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80080d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080da:	6013      	str	r3, [r2, #0]
}
 80080dc:	bf00      	nop
 80080de:	46bd      	mov	sp, r7
 80080e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e4:	4770      	bx	lr
 80080e6:	bf00      	nop
 80080e8:	58000400 	.word	0x58000400

080080ec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80080ec:	b480      	push	{r7}
 80080ee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80080f0:	4b04      	ldr	r3, [pc, #16]	@ (8008104 <HAL_PWREx_GetVoltageRange+0x18>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	58000400 	.word	0x58000400

08008108 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008108:	b480      	push	{r7}
 800810a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800810c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008116:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800811a:	d101      	bne.n	8008120 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800811c:	2301      	movs	r3, #1
 800811e:	e000      	b.n	8008122 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <LL_RCC_HSE_Enable>:
{
 800812c:	b480      	push	{r7}
 800812e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8008130:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800813a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800813e:	6013      	str	r3, [r2, #0]
}
 8008140:	bf00      	nop
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <LL_RCC_HSE_Disable>:
{
 800814a:	b480      	push	{r7}
 800814c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800814e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008158:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800815c:	6013      	str	r3, [r2, #0]
}
 800815e:	bf00      	nop
 8008160:	46bd      	mov	sp, r7
 8008162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008166:	4770      	bx	lr

08008168 <LL_RCC_HSE_IsReady>:
{
 8008168:	b480      	push	{r7}
 800816a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800816c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008176:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800817a:	d101      	bne.n	8008180 <LL_RCC_HSE_IsReady+0x18>
 800817c:	2301      	movs	r3, #1
 800817e:	e000      	b.n	8008182 <LL_RCC_HSE_IsReady+0x1a>
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <LL_RCC_HSI_Enable>:
{
 800818c:	b480      	push	{r7}
 800818e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008190:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800819a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800819e:	6013      	str	r3, [r2, #0]
}
 80081a0:	bf00      	nop
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <LL_RCC_HSI_Disable>:
{
 80081aa:	b480      	push	{r7}
 80081ac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80081ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80081b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081bc:	6013      	str	r3, [r2, #0]
}
 80081be:	bf00      	nop
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <LL_RCC_HSI_IsReady>:
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80081cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081da:	d101      	bne.n	80081e0 <LL_RCC_HSI_IsReady+0x18>
 80081dc:	2301      	movs	r3, #1
 80081de:	e000      	b.n	80081e2 <LL_RCC_HSI_IsReady+0x1a>
 80081e0:	2300      	movs	r3, #0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	46bd      	mov	sp, r7
 80081e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ea:	4770      	bx	lr

080081ec <LL_RCC_HSI_SetCalibTrimming>:
{
 80081ec:	b480      	push	{r7}
 80081ee:	b083      	sub	sp, #12
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80081f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80081f8:	685b      	ldr	r3, [r3, #4]
 80081fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	061b      	lsls	r3, r3, #24
 8008202:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008206:	4313      	orrs	r3, r2
 8008208:	604b      	str	r3, [r1, #4]
}
 800820a:	bf00      	nop
 800820c:	370c      	adds	r7, #12
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <LL_RCC_HSI48_Enable>:
{
 8008216:	b480      	push	{r7}
 8008218:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800821a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800821e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008222:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008226:	f043 0301 	orr.w	r3, r3, #1
 800822a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800822e:	bf00      	nop
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr

08008238 <LL_RCC_HSI48_Disable>:
{
 8008238:	b480      	push	{r7}
 800823a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800823c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008240:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008244:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008248:	f023 0301 	bic.w	r3, r3, #1
 800824c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8008250:	bf00      	nop
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <LL_RCC_HSI48_IsReady>:
{
 800825a:	b480      	push	{r7}
 800825c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800825e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008262:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008266:	f003 0302 	and.w	r3, r3, #2
 800826a:	2b02      	cmp	r3, #2
 800826c:	d101      	bne.n	8008272 <LL_RCC_HSI48_IsReady+0x18>
 800826e:	2301      	movs	r3, #1
 8008270:	e000      	b.n	8008274 <LL_RCC_HSI48_IsReady+0x1a>
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <LL_RCC_LSE_Enable>:
{
 800827e:	b480      	push	{r7}
 8008280:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8008282:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800828a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800828e:	f043 0301 	orr.w	r3, r3, #1
 8008292:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008296:	bf00      	nop
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <LL_RCC_LSE_Disable>:
{
 80082a0:	b480      	push	{r7}
 80082a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80082a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80082b0:	f023 0301 	bic.w	r3, r3, #1
 80082b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80082b8:	bf00      	nop
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <LL_RCC_LSE_EnableBypass>:
{
 80082c2:	b480      	push	{r7}
 80082c4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80082c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80082d2:	f043 0304 	orr.w	r3, r3, #4
 80082d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80082da:	bf00      	nop
 80082dc:	46bd      	mov	sp, r7
 80082de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e2:	4770      	bx	lr

080082e4 <LL_RCC_LSE_DisableBypass>:
{
 80082e4:	b480      	push	{r7}
 80082e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80082e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80082f4:	f023 0304 	bic.w	r3, r3, #4
 80082f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80082fc:	bf00      	nop
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <LL_RCC_LSE_IsReady>:
{
 8008306:	b480      	push	{r7}
 8008308:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800830a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800830e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b02      	cmp	r3, #2
 8008318:	d101      	bne.n	800831e <LL_RCC_LSE_IsReady+0x18>
 800831a:	2301      	movs	r3, #1
 800831c:	e000      	b.n	8008320 <LL_RCC_LSE_IsReady+0x1a>
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <LL_RCC_LSI1_Enable>:
{
 800832a:	b480      	push	{r7}
 800832c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800832e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008336:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800833a:	f043 0301 	orr.w	r3, r3, #1
 800833e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008342:	bf00      	nop
 8008344:	46bd      	mov	sp, r7
 8008346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834a:	4770      	bx	lr

0800834c <LL_RCC_LSI1_Disable>:
{
 800834c:	b480      	push	{r7}
 800834e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8008350:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008358:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800835c:	f023 0301 	bic.w	r3, r3, #1
 8008360:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8008364:	bf00      	nop
 8008366:	46bd      	mov	sp, r7
 8008368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836c:	4770      	bx	lr

0800836e <LL_RCC_LSI1_IsReady>:
{
 800836e:	b480      	push	{r7}
 8008370:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8008372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008376:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800837a:	f003 0302 	and.w	r3, r3, #2
 800837e:	2b02      	cmp	r3, #2
 8008380:	d101      	bne.n	8008386 <LL_RCC_LSI1_IsReady+0x18>
 8008382:	2301      	movs	r3, #1
 8008384:	e000      	b.n	8008388 <LL_RCC_LSI1_IsReady+0x1a>
 8008386:	2300      	movs	r3, #0
}
 8008388:	4618      	mov	r0, r3
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr

08008392 <LL_RCC_LSI2_Enable>:
{
 8008392:	b480      	push	{r7}
 8008394:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8008396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800839a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800839e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80083a2:	f043 0304 	orr.w	r3, r3, #4
 80083a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80083aa:	bf00      	nop
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <LL_RCC_LSI2_Disable>:
{
 80083b4:	b480      	push	{r7}
 80083b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80083b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80083c4:	f023 0304 	bic.w	r3, r3, #4
 80083c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80083cc:	bf00      	nop
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <LL_RCC_LSI2_IsReady>:
{
 80083d6:	b480      	push	{r7}
 80083d8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80083da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083e2:	f003 0308 	and.w	r3, r3, #8
 80083e6:	2b08      	cmp	r3, #8
 80083e8:	d101      	bne.n	80083ee <LL_RCC_LSI2_IsReady+0x18>
 80083ea:	2301      	movs	r3, #1
 80083ec:	e000      	b.n	80083f0 <LL_RCC_LSI2_IsReady+0x1a>
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	46bd      	mov	sp, r7
 80083f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f8:	4770      	bx	lr

080083fa <LL_RCC_LSI2_SetTrimming>:
{
 80083fa:	b480      	push	{r7}
 80083fc:	b083      	sub	sp, #12
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8008402:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008406:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800840a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	021b      	lsls	r3, r3, #8
 8008412:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008416:	4313      	orrs	r3, r2
 8008418:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <LL_RCC_MSI_Enable>:
{
 8008428:	b480      	push	{r7}
 800842a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800842c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008436:	f043 0301 	orr.w	r3, r3, #1
 800843a:	6013      	str	r3, [r2, #0]
}
 800843c:	bf00      	nop
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <LL_RCC_MSI_Disable>:
{
 8008446:	b480      	push	{r7}
 8008448:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800844a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	6013      	str	r3, [r2, #0]
}
 800845a:	bf00      	nop
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <LL_RCC_MSI_IsReady>:
{
 8008464:	b480      	push	{r7}
 8008466:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f003 0302 	and.w	r3, r3, #2
 8008472:	2b02      	cmp	r3, #2
 8008474:	d101      	bne.n	800847a <LL_RCC_MSI_IsReady+0x16>
 8008476:	2301      	movs	r3, #1
 8008478:	e000      	b.n	800847c <LL_RCC_MSI_IsReady+0x18>
 800847a:	2300      	movs	r3, #0
}
 800847c:	4618      	mov	r0, r3
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr

08008486 <LL_RCC_MSI_SetRange>:
{
 8008486:	b480      	push	{r7}
 8008488:	b083      	sub	sp, #12
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800848e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008498:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4313      	orrs	r3, r2
 80084a0:	600b      	str	r3, [r1, #0]
}
 80084a2:	bf00      	nop
 80084a4:	370c      	adds	r7, #12
 80084a6:	46bd      	mov	sp, r7
 80084a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ac:	4770      	bx	lr

080084ae <LL_RCC_MSI_GetRange>:
{
 80084ae:	b480      	push	{r7}
 80084b0:	b083      	sub	sp, #12
 80084b2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80084b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80084be:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2bb0      	cmp	r3, #176	@ 0xb0
 80084c4:	d901      	bls.n	80084ca <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80084c6:	23b0      	movs	r3, #176	@ 0xb0
 80084c8:	607b      	str	r3, [r7, #4]
  return msiRange;
 80084ca:	687b      	ldr	r3, [r7, #4]
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	370c      	adds	r7, #12
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <LL_RCC_MSI_SetCalibTrimming>:
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80084e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	021b      	lsls	r3, r3, #8
 80084ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80084f2:	4313      	orrs	r3, r2
 80084f4:	604b      	str	r3, [r1, #4]
}
 80084f6:	bf00      	nop
 80084f8:	370c      	adds	r7, #12
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr

08008502 <LL_RCC_SetSysClkSource>:
{
 8008502:	b480      	push	{r7}
 8008504:	b083      	sub	sp, #12
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800850a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	f023 0203 	bic.w	r2, r3, #3
 8008514:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	4313      	orrs	r3, r2
 800851c:	608b      	str	r3, [r1, #8]
}
 800851e:	bf00      	nop
 8008520:	370c      	adds	r7, #12
 8008522:	46bd      	mov	sp, r7
 8008524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008528:	4770      	bx	lr

0800852a <LL_RCC_GetSysClkSource>:
{
 800852a:	b480      	push	{r7}
 800852c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800852e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008532:	689b      	ldr	r3, [r3, #8]
 8008534:	f003 030c 	and.w	r3, r3, #12
}
 8008538:	4618      	mov	r0, r3
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <LL_RCC_SetAHBPrescaler>:
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800854a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008554:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4313      	orrs	r3, r2
 800855c:	608b      	str	r3, [r1, #8]
}
 800855e:	bf00      	nop
 8008560:	370c      	adds	r7, #12
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <LL_C2_RCC_SetAHBPrescaler>:
{
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8008572:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008576:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800857a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800857e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	4313      	orrs	r3, r2
 8008586:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800858a:	bf00      	nop
 800858c:	370c      	adds	r7, #12
 800858e:	46bd      	mov	sp, r7
 8008590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008594:	4770      	bx	lr

08008596 <LL_RCC_SetAHB4Prescaler>:
{
 8008596:	b480      	push	{r7}
 8008598:	b083      	sub	sp, #12
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800859e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80085a6:	f023 020f 	bic.w	r2, r3, #15
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	091b      	lsrs	r3, r3, #4
 80085ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <LL_RCC_SetAPB1Prescaler>:
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80085cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085d0:	689b      	ldr	r3, [r3, #8]
 80085d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80085d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4313      	orrs	r3, r2
 80085de:	608b      	str	r3, [r1, #8]
}
 80085e0:	bf00      	nop
 80085e2:	370c      	adds	r7, #12
 80085e4:	46bd      	mov	sp, r7
 80085e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ea:	4770      	bx	lr

080085ec <LL_RCC_SetAPB2Prescaler>:
{
 80085ec:	b480      	push	{r7}
 80085ee:	b083      	sub	sp, #12
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80085f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80085fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4313      	orrs	r3, r2
 8008606:	608b      	str	r3, [r1, #8]
}
 8008608:	bf00      	nop
 800860a:	370c      	adds	r7, #12
 800860c:	46bd      	mov	sp, r7
 800860e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008612:	4770      	bx	lr

08008614 <LL_RCC_GetAHBPrescaler>:
{
 8008614:	b480      	push	{r7}
 8008616:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800861c:	689b      	ldr	r3, [r3, #8]
 800861e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8008622:	4618      	mov	r0, r3
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <LL_RCC_GetAHB4Prescaler>:
{
 800862c:	b480      	push	{r7}
 800862e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8008630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008634:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008638:	011b      	lsls	r3, r3, #4
 800863a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800863e:	4618      	mov	r0, r3
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr

08008648 <LL_RCC_GetAPB1Prescaler>:
{
 8008648:	b480      	push	{r7}
 800864a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800864c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8008656:	4618      	mov	r0, r3
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <LL_RCC_GetAPB2Prescaler>:
{
 8008660:	b480      	push	{r7}
 8008662:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008664:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800866e:	4618      	mov	r0, r3
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8008678:	b480      	push	{r7}
 800867a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800867c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800868a:	6013      	str	r3, [r2, #0]
}
 800868c:	bf00      	nop
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8008696:	b480      	push	{r7}
 8008698:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800869a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80086a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086a8:	6013      	str	r3, [r2, #0]
}
 80086aa:	bf00      	nop
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80086b4:	b480      	push	{r7}
 80086b6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80086b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086c6:	d101      	bne.n	80086cc <LL_RCC_PLL_IsReady+0x18>
 80086c8:	2301      	movs	r3, #1
 80086ca:	e000      	b.n	80086ce <LL_RCC_PLL_IsReady+0x1a>
 80086cc:	2300      	movs	r3, #0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80086d8:	b480      	push	{r7}
 80086da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80086dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	0a1b      	lsrs	r3, r3, #8
 80086e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr

080086f2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80086f2:	b480      	push	{r7}
 80086f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80086f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80086fa:	68db      	ldr	r3, [r3, #12]
 80086fc:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8008700:	4618      	mov	r0, r3
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800870a:	b480      	push	{r7}
 800870c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800870e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008712:	68db      	ldr	r3, [r3, #12]
 8008714:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8008718:	4618      	mov	r0, r3
 800871a:	46bd      	mov	sp, r7
 800871c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008720:	4770      	bx	lr

08008722 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008722:	b480      	push	{r7}
 8008724:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800872a:	68db      	ldr	r3, [r3, #12]
 800872c:	f003 0303 	and.w	r3, r3, #3
}
 8008730:	4618      	mov	r0, r3
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800873a:	b480      	push	{r7}
 800873c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800873e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800874c:	d101      	bne.n	8008752 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800874e:	2301      	movs	r3, #1
 8008750:	e000      	b.n	8008754 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8008752:	2300      	movs	r3, #0
}
 8008754:	4618      	mov	r0, r3
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr

0800875e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800875e:	b480      	push	{r7}
 8008760:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8008762:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008766:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800876a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800876e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008772:	d101      	bne.n	8008778 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8008774:	2301      	movs	r3, #1
 8008776:	e000      	b.n	800877a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8008784:	b480      	push	{r7}
 8008786:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8008788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800878c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008798:	d101      	bne.n	800879e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800879a:	2301      	movs	r3, #1
 800879c:	e000      	b.n	80087a0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800879e:	2300      	movs	r3, #0
}
 80087a0:	4618      	mov	r0, r3
 80087a2:	46bd      	mov	sp, r7
 80087a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a8:	4770      	bx	lr

080087aa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80087aa:	b480      	push	{r7}
 80087ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80087ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087bc:	d101      	bne.n	80087c2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80087be:	2301      	movs	r3, #1
 80087c0:	e000      	b.n	80087c4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr

080087ce <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80087ce:	b480      	push	{r7}
 80087d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80087d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80087e0:	d101      	bne.n	80087e6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80087e2:	2301      	movs	r3, #1
 80087e4:	e000      	b.n	80087e8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80087e6:	2300      	movs	r3, #0
}
 80087e8:	4618      	mov	r0, r3
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
	...

080087f4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80087f4:	b590      	push	{r4, r7, lr}
 80087f6:	b08d      	sub	sp, #52	@ 0x34
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e363      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	f000 808d 	beq.w	800892e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008814:	f7ff fe89 	bl	800852a <LL_RCC_GetSysClkSource>
 8008818:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800881a:	f7ff ff82 	bl	8008722 <LL_RCC_PLL_GetMainSource>
 800881e:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8008820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008822:	2b00      	cmp	r3, #0
 8008824:	d005      	beq.n	8008832 <HAL_RCC_OscConfig+0x3e>
 8008826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008828:	2b0c      	cmp	r3, #12
 800882a:	d147      	bne.n	80088bc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800882c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882e:	2b01      	cmp	r3, #1
 8008830:	d144      	bne.n	80088bc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	69db      	ldr	r3, [r3, #28]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d101      	bne.n	800883e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800883a:	2301      	movs	r3, #1
 800883c:	e347      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8008842:	f7ff fe34 	bl	80084ae <LL_RCC_MSI_GetRange>
 8008846:	4603      	mov	r3, r0
 8008848:	429c      	cmp	r4, r3
 800884a:	d914      	bls.n	8008876 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008850:	4618      	mov	r0, r3
 8008852:	f000 fd2f 	bl	80092b4 <RCC_SetFlashLatencyFromMSIRange>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d001      	beq.n	8008860 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e336      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008864:	4618      	mov	r0, r3
 8008866:	f7ff fe0e 	bl	8008486 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6a1b      	ldr	r3, [r3, #32]
 800886e:	4618      	mov	r0, r3
 8008870:	f7ff fe32 	bl	80084d8 <LL_RCC_MSI_SetCalibTrimming>
 8008874:	e013      	b.n	800889e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887a:	4618      	mov	r0, r3
 800887c:	f7ff fe03 	bl	8008486 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6a1b      	ldr	r3, [r3, #32]
 8008884:	4618      	mov	r0, r3
 8008886:	f7ff fe27 	bl	80084d8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fd10 	bl	80092b4 <RCC_SetFlashLatencyFromMSIRange>
 8008894:	4603      	mov	r3, r0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d001      	beq.n	800889e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e317      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800889e:	f000 fcc9 	bl	8009234 <HAL_RCC_GetHCLKFreq>
 80088a2:	4603      	mov	r3, r0
 80088a4:	4aa4      	ldr	r2, [pc, #656]	@ (8008b38 <HAL_RCC_OscConfig+0x344>)
 80088a6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80088a8:	4ba4      	ldr	r3, [pc, #656]	@ (8008b3c <HAL_RCC_OscConfig+0x348>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f7fe fb4b 	bl	8006f48 <HAL_InitTick>
 80088b2:	4603      	mov	r3, r0
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d039      	beq.n	800892c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 80088b8:	2301      	movs	r3, #1
 80088ba:	e308      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	69db      	ldr	r3, [r3, #28]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d01e      	beq.n	8008902 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80088c4:	f7ff fdb0 	bl	8008428 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80088c8:	f7fe fb8c 	bl	8006fe4 <HAL_GetTick>
 80088cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80088ce:	e008      	b.n	80088e2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80088d0:	f7fe fb88 	bl	8006fe4 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d901      	bls.n	80088e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80088de:	2303      	movs	r3, #3
 80088e0:	e2f5      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80088e2:	f7ff fdbf 	bl	8008464 <LL_RCC_MSI_IsReady>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d0f1      	beq.n	80088d0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7ff fdc8 	bl	8008486 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	4618      	mov	r0, r3
 80088fc:	f7ff fdec 	bl	80084d8 <LL_RCC_MSI_SetCalibTrimming>
 8008900:	e015      	b.n	800892e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008902:	f7ff fda0 	bl	8008446 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008906:	f7fe fb6d 	bl	8006fe4 <HAL_GetTick>
 800890a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800890c:	e008      	b.n	8008920 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800890e:	f7fe fb69 	bl	8006fe4 <HAL_GetTick>
 8008912:	4602      	mov	r2, r0
 8008914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008916:	1ad3      	subs	r3, r2, r3
 8008918:	2b02      	cmp	r3, #2
 800891a:	d901      	bls.n	8008920 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800891c:	2303      	movs	r3, #3
 800891e:	e2d6      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8008920:	f7ff fda0 	bl	8008464 <LL_RCC_MSI_IsReady>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1f1      	bne.n	800890e <HAL_RCC_OscConfig+0x11a>
 800892a:	e000      	b.n	800892e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800892c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 0301 	and.w	r3, r3, #1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d047      	beq.n	80089ca <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800893a:	f7ff fdf6 	bl	800852a <LL_RCC_GetSysClkSource>
 800893e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008940:	f7ff feef 	bl	8008722 <LL_RCC_PLL_GetMainSource>
 8008944:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8008946:	6a3b      	ldr	r3, [r7, #32]
 8008948:	2b08      	cmp	r3, #8
 800894a:	d005      	beq.n	8008958 <HAL_RCC_OscConfig+0x164>
 800894c:	6a3b      	ldr	r3, [r7, #32]
 800894e:	2b0c      	cmp	r3, #12
 8008950:	d108      	bne.n	8008964 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8008952:	69fb      	ldr	r3, [r7, #28]
 8008954:	2b03      	cmp	r3, #3
 8008956:	d105      	bne.n	8008964 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d134      	bne.n	80089ca <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e2b4      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800896c:	d102      	bne.n	8008974 <HAL_RCC_OscConfig+0x180>
 800896e:	f7ff fbdd 	bl	800812c <LL_RCC_HSE_Enable>
 8008972:	e001      	b.n	8008978 <HAL_RCC_OscConfig+0x184>
 8008974:	f7ff fbe9 	bl	800814a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d012      	beq.n	80089a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008980:	f7fe fb30 	bl	8006fe4 <HAL_GetTick>
 8008984:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8008986:	e008      	b.n	800899a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008988:	f7fe fb2c 	bl	8006fe4 <HAL_GetTick>
 800898c:	4602      	mov	r2, r0
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	2b64      	cmp	r3, #100	@ 0x64
 8008994:	d901      	bls.n	800899a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008996:	2303      	movs	r3, #3
 8008998:	e299      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800899a:	f7ff fbe5 	bl	8008168 <LL_RCC_HSE_IsReady>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d0f1      	beq.n	8008988 <HAL_RCC_OscConfig+0x194>
 80089a4:	e011      	b.n	80089ca <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089a6:	f7fe fb1d 	bl	8006fe4 <HAL_GetTick>
 80089aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80089ac:	e008      	b.n	80089c0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80089ae:	f7fe fb19 	bl	8006fe4 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	2b64      	cmp	r3, #100	@ 0x64
 80089ba:	d901      	bls.n	80089c0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80089bc:	2303      	movs	r3, #3
 80089be:	e286      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80089c0:	f7ff fbd2 	bl	8008168 <LL_RCC_HSE_IsReady>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1f1      	bne.n	80089ae <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 0302 	and.w	r3, r3, #2
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d04c      	beq.n	8008a70 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80089d6:	f7ff fda8 	bl	800852a <LL_RCC_GetSysClkSource>
 80089da:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80089dc:	f7ff fea1 	bl	8008722 <LL_RCC_PLL_GetMainSource>
 80089e0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	2b04      	cmp	r3, #4
 80089e6:	d005      	beq.n	80089f4 <HAL_RCC_OscConfig+0x200>
 80089e8:	69bb      	ldr	r3, [r7, #24]
 80089ea:	2b0c      	cmp	r3, #12
 80089ec:	d10e      	bne.n	8008a0c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d10b      	bne.n	8008a0c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d101      	bne.n	8008a00 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e266      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7ff fbf1 	bl	80081ec <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8008a0a:	e031      	b.n	8008a70 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d019      	beq.n	8008a48 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a14:	f7ff fbba 	bl	800818c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a18:	f7fe fae4 	bl	8006fe4 <HAL_GetTick>
 8008a1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8008a1e:	e008      	b.n	8008a32 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a20:	f7fe fae0 	bl	8006fe4 <HAL_GetTick>
 8008a24:	4602      	mov	r2, r0
 8008a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a28:	1ad3      	subs	r3, r2, r3
 8008a2a:	2b02      	cmp	r3, #2
 8008a2c:	d901      	bls.n	8008a32 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008a2e:	2303      	movs	r3, #3
 8008a30:	e24d      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8008a32:	f7ff fbc9 	bl	80081c8 <LL_RCC_HSI_IsReady>
 8008a36:	4603      	mov	r3, r0
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0f1      	beq.n	8008a20 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	691b      	ldr	r3, [r3, #16]
 8008a40:	4618      	mov	r0, r3
 8008a42:	f7ff fbd3 	bl	80081ec <LL_RCC_HSI_SetCalibTrimming>
 8008a46:	e013      	b.n	8008a70 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a48:	f7ff fbaf 	bl	80081aa <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a4c:	f7fe faca 	bl	8006fe4 <HAL_GetTick>
 8008a50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8008a52:	e008      	b.n	8008a66 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a54:	f7fe fac6 	bl	8006fe4 <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d901      	bls.n	8008a66 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e233      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8008a66:	f7ff fbaf 	bl	80081c8 <LL_RCC_HSI_IsReady>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1f1      	bne.n	8008a54 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f003 0308 	and.w	r3, r3, #8
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d106      	bne.n	8008a8a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 80a3 	beq.w	8008bd0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d076      	beq.n	8008b80 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0310 	and.w	r3, r3, #16
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d046      	beq.n	8008b2c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8008a9e:	f7ff fc66 	bl	800836e <LL_RCC_LSI1_IsReady>
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d113      	bne.n	8008ad0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8008aa8:	f7ff fc3f 	bl	800832a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008aac:	f7fe fa9a 	bl	8006fe4 <HAL_GetTick>
 8008ab0:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8008ab2:	e008      	b.n	8008ac6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008ab4:	f7fe fa96 	bl	8006fe4 <HAL_GetTick>
 8008ab8:	4602      	mov	r2, r0
 8008aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d901      	bls.n	8008ac6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e203      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8008ac6:	f7ff fc52 	bl	800836e <LL_RCC_LSI1_IsReady>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d0f1      	beq.n	8008ab4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8008ad0:	f7ff fc5f 	bl	8008392 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ad4:	f7fe fa86 	bl	8006fe4 <HAL_GetTick>
 8008ad8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8008ada:	e008      	b.n	8008aee <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008adc:	f7fe fa82 	bl	8006fe4 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b03      	cmp	r3, #3
 8008ae8:	d901      	bls.n	8008aee <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e1ef      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8008aee:	f7ff fc72 	bl	80083d6 <LL_RCC_LSI2_IsReady>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d0f1      	beq.n	8008adc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	699b      	ldr	r3, [r3, #24]
 8008afc:	4618      	mov	r0, r3
 8008afe:	f7ff fc7c 	bl	80083fa <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8008b02:	f7ff fc23 	bl	800834c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b06:	f7fe fa6d 	bl	8006fe4 <HAL_GetTick>
 8008b0a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008b0c:	e008      	b.n	8008b20 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008b0e:	f7fe fa69 	bl	8006fe4 <HAL_GetTick>
 8008b12:	4602      	mov	r2, r0
 8008b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b16:	1ad3      	subs	r3, r2, r3
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d901      	bls.n	8008b20 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	e1d6      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008b20:	f7ff fc25 	bl	800836e <LL_RCC_LSI1_IsReady>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1f1      	bne.n	8008b0e <HAL_RCC_OscConfig+0x31a>
 8008b2a:	e051      	b.n	8008bd0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8008b2c:	f7ff fbfd 	bl	800832a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b30:	f7fe fa58 	bl	8006fe4 <HAL_GetTick>
 8008b34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008b36:	e00c      	b.n	8008b52 <HAL_RCC_OscConfig+0x35e>
 8008b38:	200000a0 	.word	0x200000a0
 8008b3c:	200000a4 	.word	0x200000a4
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008b40:	f7fe fa50 	bl	8006fe4 <HAL_GetTick>
 8008b44:	4602      	mov	r2, r0
 8008b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b48:	1ad3      	subs	r3, r2, r3
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d901      	bls.n	8008b52 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e1bd      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008b52:	f7ff fc0c 	bl	800836e <LL_RCC_LSI1_IsReady>
 8008b56:	4603      	mov	r3, r0
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d0f1      	beq.n	8008b40 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8008b5c:	f7ff fc2a 	bl	80083b4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008b60:	e008      	b.n	8008b74 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008b62:	f7fe fa3f 	bl	8006fe4 <HAL_GetTick>
 8008b66:	4602      	mov	r2, r0
 8008b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b6a:	1ad3      	subs	r3, r2, r3
 8008b6c:	2b03      	cmp	r3, #3
 8008b6e:	d901      	bls.n	8008b74 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8008b70:	2303      	movs	r3, #3
 8008b72:	e1ac      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008b74:	f7ff fc2f 	bl	80083d6 <LL_RCC_LSI2_IsReady>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d1f1      	bne.n	8008b62 <HAL_RCC_OscConfig+0x36e>
 8008b7e:	e027      	b.n	8008bd0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8008b80:	f7ff fc18 	bl	80083b4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b84:	f7fe fa2e 	bl	8006fe4 <HAL_GetTick>
 8008b88:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008b8a:	e008      	b.n	8008b9e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008b8c:	f7fe fa2a 	bl	8006fe4 <HAL_GetTick>
 8008b90:	4602      	mov	r2, r0
 8008b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b94:	1ad3      	subs	r3, r2, r3
 8008b96:	2b03      	cmp	r3, #3
 8008b98:	d901      	bls.n	8008b9e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e197      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008b9e:	f7ff fc1a 	bl	80083d6 <LL_RCC_LSI2_IsReady>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d1f1      	bne.n	8008b8c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8008ba8:	f7ff fbd0 	bl	800834c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bac:	f7fe fa1a 	bl	8006fe4 <HAL_GetTick>
 8008bb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008bb2:	e008      	b.n	8008bc6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8008bb4:	f7fe fa16 	bl	8006fe4 <HAL_GetTick>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bbc:	1ad3      	subs	r3, r2, r3
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d901      	bls.n	8008bc6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e183      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8008bc6:	f7ff fbd2 	bl	800836e <LL_RCC_LSI1_IsReady>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1f1      	bne.n	8008bb4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0304 	and.w	r3, r3, #4
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d05b      	beq.n	8008c94 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008bdc:	4ba7      	ldr	r3, [pc, #668]	@ (8008e7c <HAL_RCC_OscConfig+0x688>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d114      	bne.n	8008c12 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008be8:	f7ff fa70 	bl	80080cc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008bec:	f7fe f9fa 	bl	8006fe4 <HAL_GetTick>
 8008bf0:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008bf2:	e008      	b.n	8008c06 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bf4:	f7fe f9f6 	bl	8006fe4 <HAL_GetTick>
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfc:	1ad3      	subs	r3, r2, r3
 8008bfe:	2b02      	cmp	r3, #2
 8008c00:	d901      	bls.n	8008c06 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8008c02:	2303      	movs	r3, #3
 8008c04:	e163      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008c06:	4b9d      	ldr	r3, [pc, #628]	@ (8008e7c <HAL_RCC_OscConfig+0x688>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d0f0      	beq.n	8008bf4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d102      	bne.n	8008c20 <HAL_RCC_OscConfig+0x42c>
 8008c1a:	f7ff fb30 	bl	800827e <LL_RCC_LSE_Enable>
 8008c1e:	e00c      	b.n	8008c3a <HAL_RCC_OscConfig+0x446>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	2b05      	cmp	r3, #5
 8008c26:	d104      	bne.n	8008c32 <HAL_RCC_OscConfig+0x43e>
 8008c28:	f7ff fb4b 	bl	80082c2 <LL_RCC_LSE_EnableBypass>
 8008c2c:	f7ff fb27 	bl	800827e <LL_RCC_LSE_Enable>
 8008c30:	e003      	b.n	8008c3a <HAL_RCC_OscConfig+0x446>
 8008c32:	f7ff fb35 	bl	80082a0 <LL_RCC_LSE_Disable>
 8008c36:	f7ff fb55 	bl	80082e4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d014      	beq.n	8008c6c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c42:	f7fe f9cf 	bl	8006fe4 <HAL_GetTick>
 8008c46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8008c48:	e00a      	b.n	8008c60 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c4a:	f7fe f9cb 	bl	8006fe4 <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d901      	bls.n	8008c60 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e136      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8008c60:	f7ff fb51 	bl	8008306 <LL_RCC_LSE_IsReady>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d0ef      	beq.n	8008c4a <HAL_RCC_OscConfig+0x456>
 8008c6a:	e013      	b.n	8008c94 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c6c:	f7fe f9ba 	bl	8006fe4 <HAL_GetTick>
 8008c70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8008c72:	e00a      	b.n	8008c8a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c74:	f7fe f9b6 	bl	8006fe4 <HAL_GetTick>
 8008c78:	4602      	mov	r2, r0
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7c:	1ad3      	subs	r3, r2, r3
 8008c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d901      	bls.n	8008c8a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8008c86:	2303      	movs	r3, #3
 8008c88:	e121      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8008c8a:	f7ff fb3c 	bl	8008306 <LL_RCC_LSE_IsReady>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1ef      	bne.n	8008c74 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d02c      	beq.n	8008cfa <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d014      	beq.n	8008cd2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008ca8:	f7ff fab5 	bl	8008216 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cac:	f7fe f99a 	bl	8006fe4 <HAL_GetTick>
 8008cb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008cb2:	e008      	b.n	8008cc6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cb4:	f7fe f996 	bl	8006fe4 <HAL_GetTick>
 8008cb8:	4602      	mov	r2, r0
 8008cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cbc:	1ad3      	subs	r3, r2, r3
 8008cbe:	2b02      	cmp	r3, #2
 8008cc0:	d901      	bls.n	8008cc6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8008cc2:	2303      	movs	r3, #3
 8008cc4:	e103      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8008cc6:	f7ff fac8 	bl	800825a <LL_RCC_HSI48_IsReady>
 8008cca:	4603      	mov	r3, r0
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0f1      	beq.n	8008cb4 <HAL_RCC_OscConfig+0x4c0>
 8008cd0:	e013      	b.n	8008cfa <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008cd2:	f7ff fab1 	bl	8008238 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cd6:	f7fe f985 	bl	8006fe4 <HAL_GetTick>
 8008cda:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008cdc:	e008      	b.n	8008cf0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008cde:	f7fe f981 	bl	8006fe4 <HAL_GetTick>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce6:	1ad3      	subs	r3, r2, r3
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d901      	bls.n	8008cf0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8008cec:	2303      	movs	r3, #3
 8008cee:	e0ee      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8008cf0:	f7ff fab3 	bl	800825a <LL_RCC_HSI48_IsReady>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1f1      	bne.n	8008cde <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	f000 80e4 	beq.w	8008ecc <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d04:	f7ff fc11 	bl	800852a <LL_RCC_GetSysClkSource>
 8008d08:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8008d0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	f040 80b4 	bne.w	8008e84 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f003 0203 	and.w	r2, r3, #3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d123      	bne.n	8008d72 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d11c      	bne.n	8008d72 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	0a1b      	lsrs	r3, r3, #8
 8008d3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d114      	bne.n	8008d72 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d10d      	bne.n	8008d72 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d106      	bne.n	8008d72 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d05d      	beq.n	8008e2e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	2b0c      	cmp	r3, #12
 8008d76:	d058      	beq.n	8008e2a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008d78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d001      	beq.n	8008d8a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8008d86:	2301      	movs	r3, #1
 8008d88:	e0a1      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008d8a:	f7ff fc84 	bl	8008696 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008d8e:	f7fe f929 	bl	8006fe4 <HAL_GetTick>
 8008d92:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008d94:	e008      	b.n	8008da8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d96:	f7fe f925 	bl	8006fe4 <HAL_GetTick>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	1ad3      	subs	r3, r2, r3
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d901      	bls.n	8008da8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8008da4:	2303      	movs	r3, #3
 8008da6:	e092      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1ef      	bne.n	8008d96 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008db6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008dba:	68da      	ldr	r2, [r3, #12]
 8008dbc:	4b30      	ldr	r3, [pc, #192]	@ (8008e80 <HAL_RCC_OscConfig+0x68c>)
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8008dc8:	4311      	orrs	r1, r2
 8008dca:	687a      	ldr	r2, [r7, #4]
 8008dcc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008dce:	0212      	lsls	r2, r2, #8
 8008dd0:	4311      	orrs	r1, r2
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008dd6:	4311      	orrs	r1, r2
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008ddc:	4311      	orrs	r1, r2
 8008dde:	687a      	ldr	r2, [r7, #4]
 8008de0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008de2:	430a      	orrs	r2, r1
 8008de4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008dec:	f7ff fc44 	bl	8008678 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008df0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008dfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dfe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008e00:	f7fe f8f0 	bl	8006fe4 <HAL_GetTick>
 8008e04:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e06:	e008      	b.n	8008e1a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e08:	f7fe f8ec 	bl	8006fe4 <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d901      	bls.n	8008e1a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e059      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d0ef      	beq.n	8008e08 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e28:	e050      	b.n	8008ecc <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e04f      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d147      	bne.n	8008ecc <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008e3c:	f7ff fc1c 	bl	8008678 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008e40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e44:	68db      	ldr	r3, [r3, #12]
 8008e46:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e4e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008e50:	f7fe f8c8 	bl	8006fe4 <HAL_GetTick>
 8008e54:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e56:	e008      	b.n	8008e6a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e58:	f7fe f8c4 	bl	8006fe4 <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	2b02      	cmp	r3, #2
 8008e64:	d901      	bls.n	8008e6a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8008e66:	2303      	movs	r3, #3
 8008e68:	e031      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d0ef      	beq.n	8008e58 <HAL_RCC_OscConfig+0x664>
 8008e78:	e028      	b.n	8008ecc <HAL_RCC_OscConfig+0x6d8>
 8008e7a:	bf00      	nop
 8008e7c:	58000400 	.word	0x58000400
 8008e80:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	2b0c      	cmp	r3, #12
 8008e88:	d01e      	beq.n	8008ec8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008e8a:	f7ff fc04 	bl	8008696 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008e8e:	f7fe f8a9 	bl	8006fe4 <HAL_GetTick>
 8008e92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008e94:	e008      	b.n	8008ea8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008e96:	f7fe f8a5 	bl	8006fe4 <HAL_GetTick>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e9e:	1ad3      	subs	r3, r2, r3
 8008ea0:	2b02      	cmp	r3, #2
 8008ea2:	d901      	bls.n	8008ea8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	e012      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008ea8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d1ef      	bne.n	8008e96 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8008eb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008eba:	68da      	ldr	r2, [r3, #12]
 8008ebc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ec0:	4b05      	ldr	r3, [pc, #20]	@ (8008ed8 <HAL_RCC_OscConfig+0x6e4>)
 8008ec2:	4013      	ands	r3, r2
 8008ec4:	60cb      	str	r3, [r1, #12]
 8008ec6:	e001      	b.n	8008ecc <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e000      	b.n	8008ece <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8008ecc:	2300      	movs	r3, #0
}
 8008ece:	4618      	mov	r0, r3
 8008ed0:	3734      	adds	r7, #52	@ 0x34
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd90      	pop	{r4, r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	eefefffc 	.word	0xeefefffc

08008edc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d101      	bne.n	8008ef0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008eec:	2301      	movs	r3, #1
 8008eee:	e12d      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008ef0:	4b98      	ldr	r3, [pc, #608]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0307 	and.w	r3, r3, #7
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d91b      	bls.n	8008f36 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008efe:	4b95      	ldr	r3, [pc, #596]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f023 0207 	bic.w	r2, r3, #7
 8008f06:	4993      	ldr	r1, [pc, #588]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f0e:	f7fe f869 	bl	8006fe4 <HAL_GetTick>
 8008f12:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f14:	e008      	b.n	8008f28 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008f16:	f7fe f865 	bl	8006fe4 <HAL_GetTick>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	1ad3      	subs	r3, r2, r3
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d901      	bls.n	8008f28 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e111      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008f28:	4b8a      	ldr	r3, [pc, #552]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 0307 	and.w	r3, r3, #7
 8008f30:	683a      	ldr	r2, [r7, #0]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d1ef      	bne.n	8008f16 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f003 0302 	and.w	r3, r3, #2
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d016      	beq.n	8008f70 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7ff fafb 	bl	8008542 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008f4c:	f7fe f84a 	bl	8006fe4 <HAL_GetTick>
 8008f50:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008f52:	e008      	b.n	8008f66 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008f54:	f7fe f846 	bl	8006fe4 <HAL_GetTick>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	1ad3      	subs	r3, r2, r3
 8008f5e:	2b02      	cmp	r3, #2
 8008f60:	d901      	bls.n	8008f66 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8008f62:	2303      	movs	r3, #3
 8008f64:	e0f2      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008f66:	f7ff fbe8 	bl	800873a <LL_RCC_IsActiveFlag_HPRE>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0f1      	beq.n	8008f54 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 0320 	and.w	r3, r3, #32
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d016      	beq.n	8008faa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	695b      	ldr	r3, [r3, #20]
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7ff faf2 	bl	800856a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008f86:	f7fe f82d 	bl	8006fe4 <HAL_GetTick>
 8008f8a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008f8c:	e008      	b.n	8008fa0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008f8e:	f7fe f829 	bl	8006fe4 <HAL_GetTick>
 8008f92:	4602      	mov	r2, r0
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	1ad3      	subs	r3, r2, r3
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d901      	bls.n	8008fa0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8008f9c:	2303      	movs	r3, #3
 8008f9e:	e0d5      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008fa0:	f7ff fbdd 	bl	800875e <LL_RCC_IsActiveFlag_C2HPRE>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d0f1      	beq.n	8008f8e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d016      	beq.n	8008fe4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f7ff faeb 	bl	8008596 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008fc0:	f7fe f810 	bl	8006fe4 <HAL_GetTick>
 8008fc4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008fc6:	e008      	b.n	8008fda <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008fc8:	f7fe f80c 	bl	8006fe4 <HAL_GetTick>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	1ad3      	subs	r3, r2, r3
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d901      	bls.n	8008fda <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8008fd6:	2303      	movs	r3, #3
 8008fd8:	e0b8      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8008fda:	f7ff fbd3 	bl	8008784 <LL_RCC_IsActiveFlag_SHDHPRE>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d0f1      	beq.n	8008fc8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 0304 	and.w	r3, r3, #4
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d016      	beq.n	800901e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	68db      	ldr	r3, [r3, #12]
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	f7ff fae5 	bl	80085c4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008ffa:	f7fd fff3 	bl	8006fe4 <HAL_GetTick>
 8008ffe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009000:	e008      	b.n	8009014 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009002:	f7fd ffef 	bl	8006fe4 <HAL_GetTick>
 8009006:	4602      	mov	r2, r0
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	2b02      	cmp	r3, #2
 800900e:	d901      	bls.n	8009014 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8009010:	2303      	movs	r3, #3
 8009012:	e09b      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8009014:	f7ff fbc9 	bl	80087aa <LL_RCC_IsActiveFlag_PPRE1>
 8009018:	4603      	mov	r3, r0
 800901a:	2b00      	cmp	r3, #0
 800901c:	d0f1      	beq.n	8009002 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f003 0308 	and.w	r3, r3, #8
 8009026:	2b00      	cmp	r3, #0
 8009028:	d017      	beq.n	800905a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	691b      	ldr	r3, [r3, #16]
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	4618      	mov	r0, r3
 8009032:	f7ff fadb 	bl	80085ec <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009036:	f7fd ffd5 	bl	8006fe4 <HAL_GetTick>
 800903a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800903c:	e008      	b.n	8009050 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800903e:	f7fd ffd1 	bl	8006fe4 <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	2b02      	cmp	r3, #2
 800904a:	d901      	bls.n	8009050 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800904c:	2303      	movs	r3, #3
 800904e:	e07d      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009050:	f7ff fbbd 	bl	80087ce <LL_RCC_IsActiveFlag_PPRE2>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d0f1      	beq.n	800903e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f003 0301 	and.w	r3, r3, #1
 8009062:	2b00      	cmp	r3, #0
 8009064:	d043      	beq.n	80090ee <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	2b02      	cmp	r3, #2
 800906c:	d106      	bne.n	800907c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800906e:	f7ff f87b 	bl	8008168 <LL_RCC_HSE_IsReady>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	d11e      	bne.n	80090b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e067      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	2b03      	cmp	r3, #3
 8009082:	d106      	bne.n	8009092 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8009084:	f7ff fb16 	bl	80086b4 <LL_RCC_PLL_IsReady>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d113      	bne.n	80090b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800908e:	2301      	movs	r3, #1
 8009090:	e05c      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d106      	bne.n	80090a8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800909a:	f7ff f9e3 	bl	8008464 <LL_RCC_MSI_IsReady>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d108      	bne.n	80090b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80090a4:	2301      	movs	r3, #1
 80090a6:	e051      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80090a8:	f7ff f88e 	bl	80081c8 <LL_RCC_HSI_IsReady>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d101      	bne.n	80090b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e04a      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	4618      	mov	r0, r3
 80090bc:	f7ff fa21 	bl	8008502 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090c0:	f7fd ff90 	bl	8006fe4 <HAL_GetTick>
 80090c4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090c6:	e00a      	b.n	80090de <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80090c8:	f7fd ff8c 	bl	8006fe4 <HAL_GetTick>
 80090cc:	4602      	mov	r2, r0
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	1ad3      	subs	r3, r2, r3
 80090d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d901      	bls.n	80090de <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e036      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80090de:	f7ff fa24 	bl	800852a <LL_RCC_GetSysClkSource>
 80090e2:	4602      	mov	r2, r0
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	009b      	lsls	r3, r3, #2
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d1ec      	bne.n	80090c8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80090ee:	4b19      	ldr	r3, [pc, #100]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	683a      	ldr	r2, [r7, #0]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d21b      	bcs.n	8009134 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090fc:	4b15      	ldr	r3, [pc, #84]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f023 0207 	bic.w	r2, r3, #7
 8009104:	4913      	ldr	r1, [pc, #76]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	4313      	orrs	r3, r2
 800910a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800910c:	f7fd ff6a 	bl	8006fe4 <HAL_GetTick>
 8009110:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009112:	e008      	b.n	8009126 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009114:	f7fd ff66 	bl	8006fe4 <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	2b02      	cmp	r3, #2
 8009120:	d901      	bls.n	8009126 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e012      	b.n	800914c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009126:	4b0b      	ldr	r3, [pc, #44]	@ (8009154 <HAL_RCC_ClockConfig+0x278>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f003 0307 	and.w	r3, r3, #7
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	429a      	cmp	r2, r3
 8009132:	d1ef      	bne.n	8009114 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009134:	f000 f87e 	bl	8009234 <HAL_RCC_GetHCLKFreq>
 8009138:	4603      	mov	r3, r0
 800913a:	4a07      	ldr	r2, [pc, #28]	@ (8009158 <HAL_RCC_ClockConfig+0x27c>)
 800913c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800913e:	f7fd ff5d 	bl	8006ffc <HAL_GetTickPrio>
 8009142:	4603      	mov	r3, r0
 8009144:	4618      	mov	r0, r3
 8009146:	f7fd feff 	bl	8006f48 <HAL_InitTick>
 800914a:	4603      	mov	r3, r0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	58004000 	.word	0x58004000
 8009158:	200000a0 	.word	0x200000a0

0800915c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800915c:	b590      	push	{r4, r7, lr}
 800915e:	b085      	sub	sp, #20
 8009160:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009162:	f7ff f9e2 	bl	800852a <LL_RCC_GetSysClkSource>
 8009166:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10a      	bne.n	8009184 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800916e:	f7ff f99e 	bl	80084ae <LL_RCC_MSI_GetRange>
 8009172:	4603      	mov	r3, r0
 8009174:	091b      	lsrs	r3, r3, #4
 8009176:	f003 030f 	and.w	r3, r3, #15
 800917a:	4a2b      	ldr	r2, [pc, #172]	@ (8009228 <HAL_RCC_GetSysClockFreq+0xcc>)
 800917c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009180:	60fb      	str	r3, [r7, #12]
 8009182:	e04b      	b.n	800921c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2b04      	cmp	r3, #4
 8009188:	d102      	bne.n	8009190 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800918a:	4b28      	ldr	r3, [pc, #160]	@ (800922c <HAL_RCC_GetSysClockFreq+0xd0>)
 800918c:	60fb      	str	r3, [r7, #12]
 800918e:	e045      	b.n	800921c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2b08      	cmp	r3, #8
 8009194:	d10a      	bne.n	80091ac <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009196:	f7fe ffb7 	bl	8008108 <LL_RCC_HSE_IsEnabledDiv2>
 800919a:	4603      	mov	r3, r0
 800919c:	2b01      	cmp	r3, #1
 800919e:	d102      	bne.n	80091a6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80091a0:	4b22      	ldr	r3, [pc, #136]	@ (800922c <HAL_RCC_GetSysClockFreq+0xd0>)
 80091a2:	60fb      	str	r3, [r7, #12]
 80091a4:	e03a      	b.n	800921c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80091a6:	4b22      	ldr	r3, [pc, #136]	@ (8009230 <HAL_RCC_GetSysClockFreq+0xd4>)
 80091a8:	60fb      	str	r3, [r7, #12]
 80091aa:	e037      	b.n	800921c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80091ac:	f7ff fab9 	bl	8008722 <LL_RCC_PLL_GetMainSource>
 80091b0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	d003      	beq.n	80091c0 <HAL_RCC_GetSysClockFreq+0x64>
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d003      	beq.n	80091c6 <HAL_RCC_GetSysClockFreq+0x6a>
 80091be:	e00d      	b.n	80091dc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80091c0:	4b1a      	ldr	r3, [pc, #104]	@ (800922c <HAL_RCC_GetSysClockFreq+0xd0>)
 80091c2:	60bb      	str	r3, [r7, #8]
        break;
 80091c4:	e015      	b.n	80091f2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80091c6:	f7fe ff9f 	bl	8008108 <LL_RCC_HSE_IsEnabledDiv2>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d102      	bne.n	80091d6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80091d0:	4b16      	ldr	r3, [pc, #88]	@ (800922c <HAL_RCC_GetSysClockFreq+0xd0>)
 80091d2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80091d4:	e00d      	b.n	80091f2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80091d6:	4b16      	ldr	r3, [pc, #88]	@ (8009230 <HAL_RCC_GetSysClockFreq+0xd4>)
 80091d8:	60bb      	str	r3, [r7, #8]
        break;
 80091da:	e00a      	b.n	80091f2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80091dc:	f7ff f967 	bl	80084ae <LL_RCC_MSI_GetRange>
 80091e0:	4603      	mov	r3, r0
 80091e2:	091b      	lsrs	r3, r3, #4
 80091e4:	f003 030f 	and.w	r3, r3, #15
 80091e8:	4a0f      	ldr	r2, [pc, #60]	@ (8009228 <HAL_RCC_GetSysClockFreq+0xcc>)
 80091ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80091ee:	60bb      	str	r3, [r7, #8]
        break;
 80091f0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80091f2:	f7ff fa71 	bl	80086d8 <LL_RCC_PLL_GetN>
 80091f6:	4602      	mov	r2, r0
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	fb03 f402 	mul.w	r4, r3, r2
 80091fe:	f7ff fa84 	bl	800870a <LL_RCC_PLL_GetDivider>
 8009202:	4603      	mov	r3, r0
 8009204:	091b      	lsrs	r3, r3, #4
 8009206:	3301      	adds	r3, #1
 8009208:	fbb4 f4f3 	udiv	r4, r4, r3
 800920c:	f7ff fa71 	bl	80086f2 <LL_RCC_PLL_GetR>
 8009210:	4603      	mov	r3, r0
 8009212:	0f5b      	lsrs	r3, r3, #29
 8009214:	3301      	adds	r3, #1
 8009216:	fbb4 f3f3 	udiv	r3, r4, r3
 800921a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800921c:	68fb      	ldr	r3, [r7, #12]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3714      	adds	r7, #20
 8009222:	46bd      	mov	sp, r7
 8009224:	bd90      	pop	{r4, r7, pc}
 8009226:	bf00      	nop
 8009228:	08015370 	.word	0x08015370
 800922c:	00f42400 	.word	0x00f42400
 8009230:	01e84800 	.word	0x01e84800

08009234 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009234:	b598      	push	{r3, r4, r7, lr}
 8009236:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8009238:	f7ff ff90 	bl	800915c <HAL_RCC_GetSysClockFreq>
 800923c:	4604      	mov	r4, r0
 800923e:	f7ff f9e9 	bl	8008614 <LL_RCC_GetAHBPrescaler>
 8009242:	4603      	mov	r3, r0
 8009244:	091b      	lsrs	r3, r3, #4
 8009246:	f003 030f 	and.w	r3, r3, #15
 800924a:	4a03      	ldr	r2, [pc, #12]	@ (8009258 <HAL_RCC_GetHCLKFreq+0x24>)
 800924c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009250:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8009254:	4618      	mov	r0, r3
 8009256:	bd98      	pop	{r3, r4, r7, pc}
 8009258:	08015310 	.word	0x08015310

0800925c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800925c:	b598      	push	{r3, r4, r7, lr}
 800925e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009260:	f7ff ffe8 	bl	8009234 <HAL_RCC_GetHCLKFreq>
 8009264:	4604      	mov	r4, r0
 8009266:	f7ff f9ef 	bl	8008648 <LL_RCC_GetAPB1Prescaler>
 800926a:	4603      	mov	r3, r0
 800926c:	0a1b      	lsrs	r3, r3, #8
 800926e:	f003 0307 	and.w	r3, r3, #7
 8009272:	4a04      	ldr	r2, [pc, #16]	@ (8009284 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009274:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009278:	f003 031f 	and.w	r3, r3, #31
 800927c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009280:	4618      	mov	r0, r3
 8009282:	bd98      	pop	{r3, r4, r7, pc}
 8009284:	08015350 	.word	0x08015350

08009288 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009288:	b598      	push	{r3, r4, r7, lr}
 800928a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800928c:	f7ff ffd2 	bl	8009234 <HAL_RCC_GetHCLKFreq>
 8009290:	4604      	mov	r4, r0
 8009292:	f7ff f9e5 	bl	8008660 <LL_RCC_GetAPB2Prescaler>
 8009296:	4603      	mov	r3, r0
 8009298:	0adb      	lsrs	r3, r3, #11
 800929a:	f003 0307 	and.w	r3, r3, #7
 800929e:	4a04      	ldr	r2, [pc, #16]	@ (80092b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80092a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092a4:	f003 031f 	and.w	r3, r3, #31
 80092a8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	bd98      	pop	{r3, r4, r7, pc}
 80092b0:	08015350 	.word	0x08015350

080092b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80092b4:	b590      	push	{r4, r7, lr}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2bb0      	cmp	r3, #176	@ 0xb0
 80092c0:	d903      	bls.n	80092ca <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80092c2:	4b15      	ldr	r3, [pc, #84]	@ (8009318 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80092c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092c6:	60fb      	str	r3, [r7, #12]
 80092c8:	e007      	b.n	80092da <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	091b      	lsrs	r3, r3, #4
 80092ce:	f003 030f 	and.w	r3, r3, #15
 80092d2:	4a11      	ldr	r2, [pc, #68]	@ (8009318 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80092d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092d8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80092da:	f7ff f9a7 	bl	800862c <LL_RCC_GetAHB4Prescaler>
 80092de:	4603      	mov	r3, r0
 80092e0:	091b      	lsrs	r3, r3, #4
 80092e2:	f003 030f 	and.w	r3, r3, #15
 80092e6:	4a0d      	ldr	r2, [pc, #52]	@ (800931c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80092e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80092f2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	4a0a      	ldr	r2, [pc, #40]	@ (8009320 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80092f8:	fba2 2303 	umull	r2, r3, r2, r3
 80092fc:	0c9c      	lsrs	r4, r3, #18
 80092fe:	f7fe fef5 	bl	80080ec <HAL_PWREx_GetVoltageRange>
 8009302:	4603      	mov	r3, r0
 8009304:	4619      	mov	r1, r3
 8009306:	4620      	mov	r0, r4
 8009308:	f000 f80c 	bl	8009324 <RCC_SetFlashLatency>
 800930c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800930e:	4618      	mov	r0, r3
 8009310:	3714      	adds	r7, #20
 8009312:	46bd      	mov	sp, r7
 8009314:	bd90      	pop	{r4, r7, pc}
 8009316:	bf00      	nop
 8009318:	08015370 	.word	0x08015370
 800931c:	08015310 	.word	0x08015310
 8009320:	431bde83 	.word	0x431bde83

08009324 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8009324:	b590      	push	{r4, r7, lr}
 8009326:	b093      	sub	sp, #76	@ 0x4c
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800932e:	4b37      	ldr	r3, [pc, #220]	@ (800940c <RCC_SetFlashLatency+0xe8>)
 8009330:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8009334:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009336:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800933a:	4a35      	ldr	r2, [pc, #212]	@ (8009410 <RCC_SetFlashLatency+0xec>)
 800933c:	f107 031c 	add.w	r3, r7, #28
 8009340:	ca07      	ldmia	r2, {r0, r1, r2}
 8009342:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8009346:	4b33      	ldr	r3, [pc, #204]	@ (8009414 <RCC_SetFlashLatency+0xf0>)
 8009348:	f107 040c 	add.w	r4, r7, #12
 800934c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800934e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8009352:	2300      	movs	r3, #0
 8009354:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800935c:	d11a      	bne.n	8009394 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800935e:	2300      	movs	r3, #0
 8009360:	643b      	str	r3, [r7, #64]	@ 0x40
 8009362:	e013      	b.n	800938c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8009364:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	3348      	adds	r3, #72	@ 0x48
 800936a:	443b      	add	r3, r7
 800936c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8009370:	687a      	ldr	r2, [r7, #4]
 8009372:	429a      	cmp	r2, r3
 8009374:	d807      	bhi.n	8009386 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	3348      	adds	r3, #72	@ 0x48
 800937c:	443b      	add	r3, r7
 800937e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8009382:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8009384:	e020      	b.n	80093c8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009386:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009388:	3301      	adds	r3, #1
 800938a:	643b      	str	r3, [r7, #64]	@ 0x40
 800938c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800938e:	2b03      	cmp	r3, #3
 8009390:	d9e8      	bls.n	8009364 <RCC_SetFlashLatency+0x40>
 8009392:	e019      	b.n	80093c8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009394:	2300      	movs	r3, #0
 8009396:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009398:	e013      	b.n	80093c2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800939a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	3348      	adds	r3, #72	@ 0x48
 80093a0:	443b      	add	r3, r7
 80093a2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	429a      	cmp	r2, r3
 80093aa:	d807      	bhi.n	80093bc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80093ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	3348      	adds	r3, #72	@ 0x48
 80093b2:	443b      	add	r3, r7
 80093b4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80093b8:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80093ba:	e005      	b.n	80093c8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80093bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093be:	3301      	adds	r3, #1
 80093c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	d9e8      	bls.n	800939a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80093c8:	4b13      	ldr	r3, [pc, #76]	@ (8009418 <RCC_SetFlashLatency+0xf4>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f023 0207 	bic.w	r2, r3, #7
 80093d0:	4911      	ldr	r1, [pc, #68]	@ (8009418 <RCC_SetFlashLatency+0xf4>)
 80093d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093d4:	4313      	orrs	r3, r2
 80093d6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80093d8:	f7fd fe04 	bl	8006fe4 <HAL_GetTick>
 80093dc:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80093de:	e008      	b.n	80093f2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80093e0:	f7fd fe00 	bl	8006fe4 <HAL_GetTick>
 80093e4:	4602      	mov	r2, r0
 80093e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	2b02      	cmp	r3, #2
 80093ec:	d901      	bls.n	80093f2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80093ee:	2303      	movs	r3, #3
 80093f0:	e007      	b.n	8009402 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80093f2:	4b09      	ldr	r3, [pc, #36]	@ (8009418 <RCC_SetFlashLatency+0xf4>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 0307 	and.w	r3, r3, #7
 80093fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093fc:	429a      	cmp	r2, r3
 80093fe:	d1ef      	bne.n	80093e0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	374c      	adds	r7, #76	@ 0x4c
 8009406:	46bd      	mov	sp, r7
 8009408:	bd90      	pop	{r4, r7, pc}
 800940a:	bf00      	nop
 800940c:	08015100 	.word	0x08015100
 8009410:	08015110 	.word	0x08015110
 8009414:	0801511c 	.word	0x0801511c
 8009418:	58004000 	.word	0x58004000

0800941c <LL_RCC_LSE_IsEnabled>:
{
 800941c:	b480      	push	{r7}
 800941e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8009420:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	2b01      	cmp	r3, #1
 800942e:	d101      	bne.n	8009434 <LL_RCC_LSE_IsEnabled+0x18>
 8009430:	2301      	movs	r3, #1
 8009432:	e000      	b.n	8009436 <LL_RCC_LSE_IsEnabled+0x1a>
 8009434:	2300      	movs	r3, #0
}
 8009436:	4618      	mov	r0, r3
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr

08009440 <LL_RCC_LSE_IsReady>:
{
 8009440:	b480      	push	{r7}
 8009442:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009444:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800944c:	f003 0302 	and.w	r3, r3, #2
 8009450:	2b02      	cmp	r3, #2
 8009452:	d101      	bne.n	8009458 <LL_RCC_LSE_IsReady+0x18>
 8009454:	2301      	movs	r3, #1
 8009456:	e000      	b.n	800945a <LL_RCC_LSE_IsReady+0x1a>
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr

08009464 <LL_RCC_SetRFWKPClockSource>:
{
 8009464:	b480      	push	{r7}
 8009466:	b083      	sub	sp, #12
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800946c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009470:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009474:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009478:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	4313      	orrs	r3, r2
 8009480:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <LL_RCC_SetSMPSClockSource>:
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8009498:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800949c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949e:	f023 0203 	bic.w	r2, r3, #3
 80094a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <LL_RCC_SetSMPSPrescaler>:
{
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80094c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80094ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	4313      	orrs	r3, r2
 80094d2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80094d4:	bf00      	nop
 80094d6:	370c      	adds	r7, #12
 80094d8:	46bd      	mov	sp, r7
 80094da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094de:	4770      	bx	lr

080094e0 <LL_RCC_SetUSARTClockSource>:
{
 80094e0:	b480      	push	{r7}
 80094e2:	b083      	sub	sp, #12
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80094e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80094ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094f0:	f023 0203 	bic.w	r2, r3, #3
 80094f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009500:	bf00      	nop
 8009502:	370c      	adds	r7, #12
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <LL_RCC_SetLPUARTClockSource>:
{
 800950c:	b480      	push	{r7}
 800950e:	b083      	sub	sp, #12
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8009514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800951c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009520:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	4313      	orrs	r3, r2
 8009528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800952c:	bf00      	nop
 800952e:	370c      	adds	r7, #12
 8009530:	46bd      	mov	sp, r7
 8009532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009536:	4770      	bx	lr

08009538 <LL_RCC_SetI2CClockSource>:
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8009540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009544:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	091b      	lsrs	r3, r3, #4
 800954c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8009550:	43db      	mvns	r3, r3
 8009552:	401a      	ands	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	011b      	lsls	r3, r3, #4
 8009558:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800955c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009560:	4313      	orrs	r3, r2
 8009562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009566:	bf00      	nop
 8009568:	370c      	adds	r7, #12
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr

08009572 <LL_RCC_SetLPTIMClockSource>:
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800957a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800957e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	0c1b      	lsrs	r3, r3, #16
 8009586:	041b      	lsls	r3, r3, #16
 8009588:	43db      	mvns	r3, r3
 800958a:	401a      	ands	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	041b      	lsls	r3, r3, #16
 8009590:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009594:	4313      	orrs	r3, r2
 8009596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800959a:	bf00      	nop
 800959c:	370c      	adds	r7, #12
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr

080095a6 <LL_RCC_SetSAIClockSource>:
{
 80095a6:	b480      	push	{r7}
 80095a8:	b083      	sub	sp, #12
 80095aa:	af00      	add	r7, sp, #0
 80095ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80095ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80095ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80095c6:	bf00      	nop
 80095c8:	370c      	adds	r7, #12
 80095ca:	46bd      	mov	sp, r7
 80095cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d0:	4770      	bx	lr

080095d2 <LL_RCC_SetRNGClockSource>:
{
 80095d2:	b480      	push	{r7}
 80095d4:	b083      	sub	sp, #12
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80095da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80095de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095e2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80095e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	4313      	orrs	r3, r2
 80095ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80095f2:	bf00      	nop
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr

080095fe <LL_RCC_SetCLK48ClockSource>:
{
 80095fe:	b480      	push	{r7}
 8009600:	b083      	sub	sp, #12
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8009606:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800960a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800960e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009612:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4313      	orrs	r3, r2
 800961a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800961e:	bf00      	nop
 8009620:	370c      	adds	r7, #12
 8009622:	46bd      	mov	sp, r7
 8009624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009628:	4770      	bx	lr

0800962a <LL_RCC_SetUSBClockSource>:
{
 800962a:	b580      	push	{r7, lr}
 800962c:	b082      	sub	sp, #8
 800962e:	af00      	add	r7, sp, #0
 8009630:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f7ff ffe3 	bl	80095fe <LL_RCC_SetCLK48ClockSource>
}
 8009638:	bf00      	nop
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <LL_RCC_SetADCClockSource>:
{
 8009640:	b480      	push	{r7}
 8009642:	b083      	sub	sp, #12
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8009648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800964c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009650:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009654:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4313      	orrs	r3, r2
 800965c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8009660:	bf00      	nop
 8009662:	370c      	adds	r7, #12
 8009664:	46bd      	mov	sp, r7
 8009666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966a:	4770      	bx	lr

0800966c <LL_RCC_SetRTCClockSource>:
{
 800966c:	b480      	push	{r7}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8009674:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800967c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009680:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4313      	orrs	r3, r2
 8009688:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800968c:	bf00      	nop
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <LL_RCC_GetRTCClockSource>:
{
 8009698:	b480      	push	{r7}
 800969a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800969c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr

080096b2 <LL_RCC_ForceBackupDomainReset>:
{
 80096b2:	b480      	push	{r7}
 80096b4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80096b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80096c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80096c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80096ca:	bf00      	nop
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <LL_RCC_ReleaseBackupDomainReset>:
{
 80096d4:	b480      	push	{r7}
 80096d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80096d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80096e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80096e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80096ec:	bf00      	nop
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr

080096f6 <LL_RCC_PLLSAI1_Enable>:
{
 80096f6:	b480      	push	{r7}
 80096f8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80096fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009704:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009708:	6013      	str	r3, [r2, #0]
}
 800970a:	bf00      	nop
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr

08009714 <LL_RCC_PLLSAI1_Disable>:
{
 8009714:	b480      	push	{r7}
 8009716:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8009718:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009722:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009726:	6013      	str	r3, [r2, #0]
}
 8009728:	bf00      	nop
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <LL_RCC_PLLSAI1_IsReady>:
{
 8009732:	b480      	push	{r7}
 8009734:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8009736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009740:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009744:	d101      	bne.n	800974a <LL_RCC_PLLSAI1_IsReady+0x18>
 8009746:	2301      	movs	r3, #1
 8009748:	e000      	b.n	800974c <LL_RCC_PLLSAI1_IsReady+0x1a>
 800974a:	2300      	movs	r3, #0
}
 800974c:	4618      	mov	r0, r3
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b088      	sub	sp, #32
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800975e:	2300      	movs	r3, #0
 8009760:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8009762:	2300      	movs	r3, #0
 8009764:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800976e:	2b00      	cmp	r3, #0
 8009770:	d034      	beq.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009776:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800977a:	d021      	beq.n	80097c0 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800977c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8009780:	d81b      	bhi.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009782:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009786:	d01d      	beq.n	80097c4 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8009788:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800978c:	d815      	bhi.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x64>
 800978e:	2b00      	cmp	r3, #0
 8009790:	d00b      	beq.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x54>
 8009792:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009796:	d110      	bne.n	80097ba <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8009798:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800979c:	68db      	ldr	r3, [r3, #12]
 800979e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80097a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097a6:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80097a8:	e00d      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	3304      	adds	r3, #4
 80097ae:	4618      	mov	r0, r3
 80097b0:	f000 f947 	bl	8009a42 <RCCEx_PLLSAI1_ConfigNP>
 80097b4:	4603      	mov	r3, r0
 80097b6:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80097b8:	e005      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80097ba:	2301      	movs	r3, #1
 80097bc:	77fb      	strb	r3, [r7, #31]
        break;
 80097be:	e002      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80097c0:	bf00      	nop
 80097c2:	e000      	b.n	80097c6 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80097c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80097c6:	7ffb      	ldrb	r3, [r7, #31]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d105      	bne.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7ff fee8 	bl	80095a6 <LL_RCC_SetSAIClockSource>
 80097d6:	e001      	b.n	80097dc <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097d8:	7ffb      	ldrb	r3, [r7, #31]
 80097da:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d046      	beq.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80097e8:	f7ff ff56 	bl	8009698 <LL_RCC_GetRTCClockSource>
 80097ec:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097f2:	69ba      	ldr	r2, [r7, #24]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d03c      	beq.n	8009872 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80097f8:	f7fe fc68 	bl	80080cc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d105      	bne.n	800980e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff ff30 	bl	800966c <LL_RCC_SetRTCClockSource>
 800980c:	e02e      	b.n	800986c <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800980e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009816:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8009818:	f7ff ff4b 	bl	80096b2 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800981c:	f7ff ff5a 	bl	80096d4 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982a:	4313      	orrs	r3, r2
 800982c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800982e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8009838:	f7ff fdf0 	bl	800941c <LL_RCC_LSE_IsEnabled>
 800983c:	4603      	mov	r3, r0
 800983e:	2b01      	cmp	r3, #1
 8009840:	d114      	bne.n	800986c <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009842:	f7fd fbcf 	bl	8006fe4 <HAL_GetTick>
 8009846:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8009848:	e00b      	b.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800984a:	f7fd fbcb 	bl	8006fe4 <HAL_GetTick>
 800984e:	4602      	mov	r2, r0
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	1ad3      	subs	r3, r2, r3
 8009854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009858:	4293      	cmp	r3, r2
 800985a:	d902      	bls.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800985c:	2303      	movs	r3, #3
 800985e:	77fb      	strb	r3, [r7, #31]
              break;
 8009860:	e004      	b.n	800986c <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8009862:	f7ff fded 	bl	8009440 <LL_RCC_LSE_IsReady>
 8009866:	4603      	mov	r3, r0
 8009868:	2b01      	cmp	r3, #1
 800986a:	d1ee      	bne.n	800984a <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800986c:	7ffb      	ldrb	r3, [r7, #31]
 800986e:	77bb      	strb	r3, [r7, #30]
 8009870:	e001      	b.n	8009876 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009872:	7ffb      	ldrb	r3, [r7, #31]
 8009874:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	2b00      	cmp	r3, #0
 8009880:	d004      	beq.n	800988c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	699b      	ldr	r3, [r3, #24]
 8009886:	4618      	mov	r0, r3
 8009888:	f7ff fe2a 	bl	80094e0 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f003 0302 	and.w	r3, r3, #2
 8009894:	2b00      	cmp	r3, #0
 8009896:	d004      	beq.n	80098a2 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	69db      	ldr	r3, [r3, #28]
 800989c:	4618      	mov	r0, r3
 800989e:	f7ff fe35 	bl	800950c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f003 0310 	and.w	r3, r3, #16
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d004      	beq.n	80098b8 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7ff fe5d 	bl	8009572 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 0320 	and.w	r3, r3, #32
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d004      	beq.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7ff fe52 	bl	8009572 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f003 0304 	and.w	r3, r3, #4
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d004      	beq.n	80098e4 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6a1b      	ldr	r3, [r3, #32]
 80098de:	4618      	mov	r0, r3
 80098e0:	f7ff fe2a 	bl	8009538 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0308 	and.w	r3, r3, #8
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d004      	beq.n	80098fa <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7ff fe1f 	bl	8009538 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009902:	2b00      	cmp	r3, #0
 8009904:	d022      	beq.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800990a:	4618      	mov	r0, r3
 800990c:	f7ff fe8d 	bl	800962a <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009914:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009918:	d107      	bne.n	800992a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800991a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009924:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009928:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800992e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009932:	d10b      	bne.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	3304      	adds	r3, #4
 8009938:	4618      	mov	r0, r3
 800993a:	f000 f8dd 	bl	8009af8 <RCCEx_PLLSAI1_ConfigNQ>
 800993e:	4603      	mov	r3, r0
 8009940:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8009942:	7ffb      	ldrb	r3, [r7, #31]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d001      	beq.n	800994c <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8009948:	7ffb      	ldrb	r3, [r7, #31]
 800994a:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009954:	2b00      	cmp	r3, #0
 8009956:	d02b      	beq.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800995c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009960:	d008      	beq.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009966:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800996a:	d003      	beq.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009970:	2b00      	cmp	r3, #0
 8009972:	d105      	bne.n	8009980 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009978:	4618      	mov	r0, r3
 800997a:	f7ff fe2a 	bl	80095d2 <LL_RCC_SetRNGClockSource>
 800997e:	e00a      	b.n	8009996 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009988:	60fb      	str	r3, [r7, #12]
 800998a:	2000      	movs	r0, #0
 800998c:	f7ff fe21 	bl	80095d2 <LL_RCC_SetRNGClockSource>
 8009990:	68f8      	ldr	r0, [r7, #12]
 8009992:	f7ff fe34 	bl	80095fe <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800999a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800999e:	d107      	bne.n	80099b0 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80099a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80099aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d022      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099c0:	4618      	mov	r0, r3
 80099c2:	f7ff fe3d 	bl	8009640 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80099ce:	d107      	bne.n	80099e0 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80099d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80099da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099de:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099e8:	d10b      	bne.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	3304      	adds	r3, #4
 80099ee:	4618      	mov	r0, r3
 80099f0:	f000 f8dd 	bl	8009bae <RCCEx_PLLSAI1_ConfigNR>
 80099f4:	4603      	mov	r3, r0
 80099f6:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80099f8:	7ffb      	ldrb	r3, [r7, #31]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d001      	beq.n	8009a02 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80099fe:	7ffb      	ldrb	r3, [r7, #31]
 8009a00:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d004      	beq.n	8009a18 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7ff fd26 	bl	8009464 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d009      	beq.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7ff fd45 	bl	80094b8 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7ff fd2c 	bl	8009490 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8009a38:	7fbb      	ldrb	r3, [r7, #30]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3720      	adds	r7, #32
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	bd80      	pop	{r7, pc}

08009a42 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009a42:	b580      	push	{r7, lr}
 8009a44:	b084      	sub	sp, #16
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009a4e:	f7ff fe61 	bl	8009714 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009a52:	f7fd fac7 	bl	8006fe4 <HAL_GetTick>
 8009a56:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009a58:	e009      	b.n	8009a6e <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009a5a:	f7fd fac3 	bl	8006fe4 <HAL_GetTick>
 8009a5e:	4602      	mov	r2, r0
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	1ad3      	subs	r3, r2, r3
 8009a64:	2b02      	cmp	r3, #2
 8009a66:	d902      	bls.n	8009a6e <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8009a68:	2303      	movs	r3, #3
 8009a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8009a6c:	e004      	b.n	8009a78 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009a6e:	f7ff fe60 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1f0      	bne.n	8009a5a <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8009a78:	7bfb      	ldrb	r3, [r7, #15]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d137      	bne.n	8009aee <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a82:	691b      	ldr	r3, [r3, #16]
 8009a84:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	021b      	lsls	r3, r3, #8
 8009a8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a92:	4313      	orrs	r3, r2
 8009a94:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8009a96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009aac:	f7ff fe23 	bl	80096f6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ab0:	f7fd fa98 	bl	8006fe4 <HAL_GetTick>
 8009ab4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009ab6:	e009      	b.n	8009acc <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009ab8:	f7fd fa94 	bl	8006fe4 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	1ad3      	subs	r3, r2, r3
 8009ac2:	2b02      	cmp	r3, #2
 8009ac4:	d902      	bls.n	8009acc <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	73fb      	strb	r3, [r7, #15]
        break;
 8009aca:	e004      	b.n	8009ad6 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009acc:	f7ff fe31 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d1f0      	bne.n	8009ab8 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d108      	bne.n	8009aee <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009adc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ae0:	691a      	ldr	r2, [r3, #16]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009aea:	4313      	orrs	r3, r2
 8009aec:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}

08009af8 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b084      	sub	sp, #16
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009b00:	2300      	movs	r3, #0
 8009b02:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009b04:	f7ff fe06 	bl	8009714 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009b08:	f7fd fa6c 	bl	8006fe4 <HAL_GetTick>
 8009b0c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009b0e:	e009      	b.n	8009b24 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009b10:	f7fd fa68 	bl	8006fe4 <HAL_GetTick>
 8009b14:	4602      	mov	r2, r0
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	1ad3      	subs	r3, r2, r3
 8009b1a:	2b02      	cmp	r3, #2
 8009b1c:	d902      	bls.n	8009b24 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8009b1e:	2303      	movs	r3, #3
 8009b20:	73fb      	strb	r3, [r7, #15]
      break;
 8009b22:	e004      	b.n	8009b2e <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009b24:	f7ff fe05 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1f0      	bne.n	8009b10 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8009b2e:	7bfb      	ldrb	r3, [r7, #15]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d137      	bne.n	8009ba4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009b34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	021b      	lsls	r3, r3, #8
 8009b44:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8009b4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009b62:	f7ff fdc8 	bl	80096f6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b66:	f7fd fa3d 	bl	8006fe4 <HAL_GetTick>
 8009b6a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009b6c:	e009      	b.n	8009b82 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009b6e:	f7fd fa39 	bl	8006fe4 <HAL_GetTick>
 8009b72:	4602      	mov	r2, r0
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	1ad3      	subs	r3, r2, r3
 8009b78:	2b02      	cmp	r3, #2
 8009b7a:	d902      	bls.n	8009b82 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	73fb      	strb	r3, [r7, #15]
        break;
 8009b80:	e004      	b.n	8009b8c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009b82:	f7ff fdd6 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	d1f0      	bne.n	8009b6e <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8009b8c:	7bfb      	ldrb	r3, [r7, #15]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d108      	bne.n	8009ba4 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009b92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b96:	691a      	ldr	r2, [r3, #16]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	691b      	ldr	r3, [r3, #16]
 8009b9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009bba:	f7ff fdab 	bl	8009714 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009bbe:	f7fd fa11 	bl	8006fe4 <HAL_GetTick>
 8009bc2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009bc4:	e009      	b.n	8009bda <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009bc6:	f7fd fa0d 	bl	8006fe4 <HAL_GetTick>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	1ad3      	subs	r3, r2, r3
 8009bd0:	2b02      	cmp	r3, #2
 8009bd2:	d902      	bls.n	8009bda <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8009bd4:	2303      	movs	r3, #3
 8009bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8009bd8:	e004      	b.n	8009be4 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009bda:	f7ff fdaa 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009bde:	4603      	mov	r3, r0
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1f0      	bne.n	8009bc6 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d137      	bne.n	8009c5a <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009bea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bee:	691b      	ldr	r3, [r3, #16]
 8009bf0:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	021b      	lsls	r3, r3, #8
 8009bfa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8009c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c06:	691b      	ldr	r3, [r3, #16]
 8009c08:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009c14:	4313      	orrs	r3, r2
 8009c16:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009c18:	f7ff fd6d 	bl	80096f6 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c1c:	f7fd f9e2 	bl	8006fe4 <HAL_GetTick>
 8009c20:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009c22:	e009      	b.n	8009c38 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009c24:	f7fd f9de 	bl	8006fe4 <HAL_GetTick>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	1ad3      	subs	r3, r2, r3
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d902      	bls.n	8009c38 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	73fb      	strb	r3, [r7, #15]
        break;
 8009c36:	e004      	b.n	8009c42 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009c38:	f7ff fd7b 	bl	8009732 <LL_RCC_PLLSAI1_IsReady>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d1f0      	bne.n	8009c24 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8009c42:	7bfb      	ldrb	r3, [r7, #15]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d108      	bne.n	8009c5a <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009c48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c4c:	691a      	ldr	r2, [r3, #16]
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	691b      	ldr	r3, [r3, #16]
 8009c52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009c56:	4313      	orrs	r3, r2
 8009c58:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	3710      	adds	r7, #16
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}

08009c64 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b084      	sub	sp, #16
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8009c72:	2301      	movs	r3, #1
 8009c74:	e07a      	b.n	8009d6c <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d106      	bne.n	8009c90 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7f9 fa06 	bl	800309c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2202      	movs	r2, #2
 8009c94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68db      	ldr	r3, [r3, #12]
 8009c9e:	f003 0310 	and.w	r3, r3, #16
 8009ca2:	2b10      	cmp	r3, #16
 8009ca4:	d058      	beq.n	8009d58 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	22ca      	movs	r2, #202	@ 0xca
 8009cac:	625a      	str	r2, [r3, #36]	@ 0x24
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	2253      	movs	r2, #83	@ 0x53
 8009cb4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 f882 	bl	8009dc0 <RTC_EnterInitMode>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8009cc0:	7bfb      	ldrb	r3, [r7, #15]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d12c      	bne.n	8009d20 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	689b      	ldr	r3, [r3, #8]
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	6812      	ldr	r2, [r2, #0]
 8009cd0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009cd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cd8:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	6899      	ldr	r1, [r3, #8]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685a      	ldr	r2, [r3, #4]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	691b      	ldr	r3, [r3, #16]
 8009ce8:	431a      	orrs	r2, r3
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	699b      	ldr	r3, [r3, #24]
 8009cee:	431a      	orrs	r2, r3
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	430a      	orrs	r2, r1
 8009cf6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	687a      	ldr	r2, [r7, #4]
 8009cfe:	68d2      	ldr	r2, [r2, #12]
 8009d00:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	6919      	ldr	r1, [r3, #16]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	041a      	lsls	r2, r3, #16
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	430a      	orrs	r2, r1
 8009d14:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f000 f88a 	bl	8009e30 <RTC_ExitInitMode>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8009d20:	7bfb      	ldrb	r3, [r7, #15]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d113      	bne.n	8009d4e <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f022 0203 	bic.w	r2, r2, #3
 8009d34:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	69da      	ldr	r2, [r3, #28]
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	695b      	ldr	r3, [r3, #20]
 8009d44:	431a      	orrs	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	430a      	orrs	r2, r1
 8009d4c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	22ff      	movs	r2, #255	@ 0xff
 8009d54:	625a      	str	r2, [r3, #36]	@ 0x24
 8009d56:	e001      	b.n	8009d5c <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8009d5c:	7bfb      	ldrb	r3, [r7, #15]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d103      	bne.n	8009d6a <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2201      	movs	r2, #1
 8009d66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8009d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	4a0d      	ldr	r2, [pc, #52]	@ (8009dbc <HAL_RTC_WaitForSynchro+0x48>)
 8009d86:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d88:	f7fd f92c 	bl	8006fe4 <HAL_GetTick>
 8009d8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009d8e:	e009      	b.n	8009da4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009d90:	f7fd f928 	bl	8006fe4 <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009d9e:	d901      	bls.n	8009da4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8009da0:	2303      	movs	r3, #3
 8009da2:	e007      	b.n	8009db4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	f003 0320 	and.w	r3, r3, #32
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d0ee      	beq.n	8009d90 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	3710      	adds	r7, #16
 8009db8:	46bd      	mov	sp, r7
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	0001ff5f 	.word	0x0001ff5f

08009dc0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009dcc:	2300      	movs	r3, #0
 8009dce:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	68db      	ldr	r3, [r3, #12]
 8009dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d123      	bne.n	8009e26 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68da      	ldr	r2, [r3, #12]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009dec:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009dee:	f7fd f8f9 	bl	8006fe4 <HAL_GetTick>
 8009df2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009df4:	e00d      	b.n	8009e12 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009df6:	f7fd f8f5 	bl	8006fe4 <HAL_GetTick>
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	68bb      	ldr	r3, [r7, #8]
 8009dfe:	1ad3      	subs	r3, r2, r3
 8009e00:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009e04:	d905      	bls.n	8009e12 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2204      	movs	r2, #4
 8009e0a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68db      	ldr	r3, [r3, #12]
 8009e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d102      	bne.n	8009e26 <RTC_EnterInitMode+0x66>
 8009e20:	7bfb      	ldrb	r3, [r7, #15]
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d1e7      	bne.n	8009df6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b084      	sub	sp, #16
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68da      	ldr	r2, [r3, #12]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009e4a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	689b      	ldr	r3, [r3, #8]
 8009e52:	f003 0320 	and.w	r3, r3, #32
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10b      	bne.n	8009e72 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f7ff ff8a 	bl	8009d74 <HAL_RTC_WaitForSynchro>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d005      	beq.n	8009e72 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2204      	movs	r2, #4
 8009e6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009e72:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d101      	bne.n	8009e92 <HAL_RTCEx_EnableBypassShadow+0x16>
 8009e8e:	2302      	movs	r3, #2
 8009e90:	e024      	b.n	8009edc <HAL_RTCEx_EnableBypassShadow+0x60>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2201      	movs	r2, #1
 8009e96:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2202      	movs	r2, #2
 8009e9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	22ca      	movs	r2, #202	@ 0xca
 8009ea8:	625a      	str	r2, [r3, #36]	@ 0x24
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2253      	movs	r2, #83	@ 0x53
 8009eb0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint32_t)RTC_CR_BYPSHAD;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	689a      	ldr	r2, [r3, #8]
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f042 0220 	orr.w	r2, r2, #32
 8009ec0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	22ff      	movs	r2, #255	@ 0xff
 8009ec8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2201      	movs	r2, #1
 8009ece:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	370c      	adds	r7, #12
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b084      	sub	sp, #16
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d101      	bne.n	8009efa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e095      	b.n	800a026 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d108      	bne.n	8009f14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f0a:	d009      	beq.n	8009f20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	61da      	str	r2, [r3, #28]
 8009f12:	e005      	b.n	8009f20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2200      	movs	r2, #0
 8009f18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2200      	movs	r2, #0
 8009f24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d106      	bne.n	8009f40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f000 f877 	bl	800a02e <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2202      	movs	r2, #2
 8009f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68db      	ldr	r3, [r3, #12]
 8009f5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009f60:	d902      	bls.n	8009f68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009f62:	2300      	movs	r3, #0
 8009f64:	60fb      	str	r3, [r7, #12]
 8009f66:	e002      	b.n	8009f6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009f76:	d007      	beq.n	8009f88 <HAL_SPI_Init+0xa0>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	68db      	ldr	r3, [r3, #12]
 8009f7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009f80:	d002      	beq.n	8009f88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	2200      	movs	r2, #0
 8009f86:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009f98:	431a      	orrs	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	f003 0302 	and.w	r3, r3, #2
 8009fa2:	431a      	orrs	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	695b      	ldr	r3, [r3, #20]
 8009fa8:	f003 0301 	and.w	r3, r3, #1
 8009fac:	431a      	orrs	r2, r3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	699b      	ldr	r3, [r3, #24]
 8009fb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fb6:	431a      	orrs	r2, r3
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	69db      	ldr	r3, [r3, #28]
 8009fbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009fc0:	431a      	orrs	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6a1b      	ldr	r3, [r3, #32]
 8009fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fca:	ea42 0103 	orr.w	r1, r2, r3
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	430a      	orrs	r2, r1
 8009fdc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	699b      	ldr	r3, [r3, #24]
 8009fe2:	0c1b      	lsrs	r3, r3, #16
 8009fe4:	f003 0204 	and.w	r2, r3, #4
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fec:	f003 0310 	and.w	r3, r3, #16
 8009ff0:	431a      	orrs	r2, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ff6:	f003 0308 	and.w	r3, r3, #8
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800a004:	ea42 0103 	orr.w	r1, r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	430a      	orrs	r2, r1
 800a014:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2200      	movs	r2, #0
 800a01a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}

0800a02e <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800a02e:	b480      	push	{r7}
 800a030:	b083      	sub	sp, #12
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800a036:	bf00      	nop
 800a038:	370c      	adds	r7, #12
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a042:	b580      	push	{r7, lr}
 800a044:	b088      	sub	sp, #32
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	60b9      	str	r1, [r7, #8]
 800a04c:	603b      	str	r3, [r7, #0]
 800a04e:	4613      	mov	r3, r2
 800a050:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a052:	f7fc ffc7 	bl	8006fe4 <HAL_GetTick>
 800a056:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a058:	88fb      	ldrh	r3, [r7, #6]
 800a05a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a062:	b2db      	uxtb	r3, r3
 800a064:	2b01      	cmp	r3, #1
 800a066:	d001      	beq.n	800a06c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a068:	2302      	movs	r3, #2
 800a06a:	e15c      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800a06c:	68bb      	ldr	r3, [r7, #8]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d002      	beq.n	800a078 <HAL_SPI_Transmit+0x36>
 800a072:	88fb      	ldrh	r3, [r7, #6]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d101      	bne.n	800a07c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	e154      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a082:	2b01      	cmp	r3, #1
 800a084:	d101      	bne.n	800a08a <HAL_SPI_Transmit+0x48>
 800a086:	2302      	movs	r3, #2
 800a088:	e14d      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2203      	movs	r2, #3
 800a096:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2200      	movs	r2, #0
 800a09e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	68ba      	ldr	r2, [r7, #8]
 800a0a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	88fa      	ldrh	r2, [r7, #6]
 800a0aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	88fa      	ldrh	r2, [r7, #6]
 800a0b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	689b      	ldr	r3, [r3, #8]
 800a0d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a0dc:	d10f      	bne.n	800a0fe <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a0ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a0fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a108:	2b40      	cmp	r3, #64	@ 0x40
 800a10a:	d007      	beq.n	800a11c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a11a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a124:	d952      	bls.n	800a1cc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	685b      	ldr	r3, [r3, #4]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d002      	beq.n	800a134 <HAL_SPI_Transmit+0xf2>
 800a12e:	8b7b      	ldrh	r3, [r7, #26]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d145      	bne.n	800a1c0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a138:	881a      	ldrh	r2, [r3, #0]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a144:	1c9a      	adds	r2, r3, #2
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a14e:	b29b      	uxth	r3, r3
 800a150:	3b01      	subs	r3, #1
 800a152:	b29a      	uxth	r2, r3
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a158:	e032      	b.n	800a1c0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	f003 0302 	and.w	r3, r3, #2
 800a164:	2b02      	cmp	r3, #2
 800a166:	d112      	bne.n	800a18e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a16c:	881a      	ldrh	r2, [r3, #0]
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a178:	1c9a      	adds	r2, r3, #2
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a182:	b29b      	uxth	r3, r3
 800a184:	3b01      	subs	r3, #1
 800a186:	b29a      	uxth	r2, r3
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a18c:	e018      	b.n	800a1c0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a18e:	f7fc ff29 	bl	8006fe4 <HAL_GetTick>
 800a192:	4602      	mov	r2, r0
 800a194:	69fb      	ldr	r3, [r7, #28]
 800a196:	1ad3      	subs	r3, r2, r3
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	429a      	cmp	r2, r3
 800a19c:	d803      	bhi.n	800a1a6 <HAL_SPI_Transmit+0x164>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1a4:	d102      	bne.n	800a1ac <HAL_SPI_Transmit+0x16a>
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d109      	bne.n	800a1c0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e0b2      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d1c7      	bne.n	800a15a <HAL_SPI_Transmit+0x118>
 800a1ca:	e083      	b.n	800a2d4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d002      	beq.n	800a1da <HAL_SPI_Transmit+0x198>
 800a1d4:	8b7b      	ldrh	r3, [r7, #26]
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d177      	bne.n	800a2ca <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d912      	bls.n	800a20a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1e8:	881a      	ldrh	r2, [r3, #0]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1f4:	1c9a      	adds	r2, r3, #2
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	3b02      	subs	r3, #2
 800a202:	b29a      	uxth	r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a208:	e05f      	b.n	800a2ca <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	330c      	adds	r3, #12
 800a214:	7812      	ldrb	r2, [r2, #0]
 800a216:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a21c:	1c5a      	adds	r2, r3, #1
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a226:	b29b      	uxth	r3, r3
 800a228:	3b01      	subs	r3, #1
 800a22a:	b29a      	uxth	r2, r3
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a230:	e04b      	b.n	800a2ca <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	f003 0302 	and.w	r3, r3, #2
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d12b      	bne.n	800a298 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a244:	b29b      	uxth	r3, r3
 800a246:	2b01      	cmp	r3, #1
 800a248:	d912      	bls.n	800a270 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a24e:	881a      	ldrh	r2, [r3, #0]
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a25a:	1c9a      	adds	r2, r3, #2
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a264:	b29b      	uxth	r3, r3
 800a266:	3b02      	subs	r3, #2
 800a268:	b29a      	uxth	r2, r3
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a26e:	e02c      	b.n	800a2ca <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	330c      	adds	r3, #12
 800a27a:	7812      	ldrb	r2, [r2, #0]
 800a27c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a282:	1c5a      	adds	r2, r3, #1
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a28c:	b29b      	uxth	r3, r3
 800a28e:	3b01      	subs	r3, #1
 800a290:	b29a      	uxth	r2, r3
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a296:	e018      	b.n	800a2ca <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a298:	f7fc fea4 	bl	8006fe4 <HAL_GetTick>
 800a29c:	4602      	mov	r2, r0
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	1ad3      	subs	r3, r2, r3
 800a2a2:	683a      	ldr	r2, [r7, #0]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d803      	bhi.n	800a2b0 <HAL_SPI_Transmit+0x26e>
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2ae:	d102      	bne.n	800a2b6 <HAL_SPI_Transmit+0x274>
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d109      	bne.n	800a2ca <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800a2c6:	2303      	movs	r3, #3
 800a2c8:	e02d      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d1ae      	bne.n	800a232 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a2d4:	69fa      	ldr	r2, [r7, #28]
 800a2d6:	6839      	ldr	r1, [r7, #0]
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	f000 fb73 	bl	800a9c4 <SPI_EndRxTxTransaction>
 800a2de:	4603      	mov	r3, r0
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d002      	beq.n	800a2ea <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2220      	movs	r2, #32
 800a2e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d10a      	bne.n	800a308 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	617b      	str	r3, [r7, #20]
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	68db      	ldr	r3, [r3, #12]
 800a2fc:	617b      	str	r3, [r7, #20]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	617b      	str	r3, [r7, #20]
 800a306:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	2200      	movs	r2, #0
 800a314:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d001      	beq.n	800a324 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800a320:	2301      	movs	r3, #1
 800a322:	e000      	b.n	800a326 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800a324:	2300      	movs	r3, #0
  }
}
 800a326:	4618      	mov	r0, r3
 800a328:	3720      	adds	r7, #32
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b08a      	sub	sp, #40	@ 0x28
 800a332:	af00      	add	r7, sp, #0
 800a334:	60f8      	str	r0, [r7, #12]
 800a336:	60b9      	str	r1, [r7, #8]
 800a338:	607a      	str	r2, [r7, #4]
 800a33a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a33c:	2301      	movs	r3, #1
 800a33e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a340:	f7fc fe50 	bl	8006fe4 <HAL_GetTick>
 800a344:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a34c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	685b      	ldr	r3, [r3, #4]
 800a352:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a354:	887b      	ldrh	r3, [r7, #2]
 800a356:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800a358:	887b      	ldrh	r3, [r7, #2]
 800a35a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a35c:	7ffb      	ldrb	r3, [r7, #31]
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d00c      	beq.n	800a37c <HAL_SPI_TransmitReceive+0x4e>
 800a362:	69bb      	ldr	r3, [r7, #24]
 800a364:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a368:	d106      	bne.n	800a378 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	689b      	ldr	r3, [r3, #8]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d102      	bne.n	800a378 <HAL_SPI_TransmitReceive+0x4a>
 800a372:	7ffb      	ldrb	r3, [r7, #31]
 800a374:	2b04      	cmp	r3, #4
 800a376:	d001      	beq.n	800a37c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a378:	2302      	movs	r3, #2
 800a37a:	e1f3      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a37c:	68bb      	ldr	r3, [r7, #8]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d005      	beq.n	800a38e <HAL_SPI_TransmitReceive+0x60>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d002      	beq.n	800a38e <HAL_SPI_TransmitReceive+0x60>
 800a388:	887b      	ldrh	r3, [r7, #2]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d101      	bne.n	800a392 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e1e8      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800a398:	2b01      	cmp	r3, #1
 800a39a:	d101      	bne.n	800a3a0 <HAL_SPI_TransmitReceive+0x72>
 800a39c:	2302      	movs	r3, #2
 800a39e:	e1e1      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	2b04      	cmp	r3, #4
 800a3b2:	d003      	beq.n	800a3bc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2205      	movs	r2, #5
 800a3b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	2200      	movs	r2, #0
 800a3c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	887a      	ldrh	r2, [r7, #2]
 800a3cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	887a      	ldrh	r2, [r7, #2]
 800a3d4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	68ba      	ldr	r2, [r7, #8]
 800a3dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	887a      	ldrh	r2, [r7, #2]
 800a3e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	887a      	ldrh	r2, [r7, #2]
 800a3e8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a3fe:	d802      	bhi.n	800a406 <HAL_SPI_TransmitReceive+0xd8>
 800a400:	8abb      	ldrh	r3, [r7, #20]
 800a402:	2b01      	cmp	r3, #1
 800a404:	d908      	bls.n	800a418 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	685a      	ldr	r2, [r3, #4]
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a414:	605a      	str	r2, [r3, #4]
 800a416:	e007      	b.n	800a428 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	685a      	ldr	r2, [r3, #4]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a426:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a432:	2b40      	cmp	r3, #64	@ 0x40
 800a434:	d007      	beq.n	800a446 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a444:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	68db      	ldr	r3, [r3, #12]
 800a44a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a44e:	f240 8083 	bls.w	800a558 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	685b      	ldr	r3, [r3, #4]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d002      	beq.n	800a460 <HAL_SPI_TransmitReceive+0x132>
 800a45a:	8afb      	ldrh	r3, [r7, #22]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d16f      	bne.n	800a540 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a464:	881a      	ldrh	r2, [r3, #0]
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a470:	1c9a      	adds	r2, r3, #2
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a47a:	b29b      	uxth	r3, r3
 800a47c:	3b01      	subs	r3, #1
 800a47e:	b29a      	uxth	r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a484:	e05c      	b.n	800a540 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f003 0302 	and.w	r3, r3, #2
 800a490:	2b02      	cmp	r3, #2
 800a492:	d11b      	bne.n	800a4cc <HAL_SPI_TransmitReceive+0x19e>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a498:	b29b      	uxth	r3, r3
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d016      	beq.n	800a4cc <HAL_SPI_TransmitReceive+0x19e>
 800a49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a0:	2b01      	cmp	r3, #1
 800a4a2:	d113      	bne.n	800a4cc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4a8:	881a      	ldrh	r2, [r3, #0]
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b4:	1c9a      	adds	r2, r3, #2
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a4be:	b29b      	uxth	r3, r3
 800a4c0:	3b01      	subs	r3, #1
 800a4c2:	b29a      	uxth	r2, r3
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	f003 0301 	and.w	r3, r3, #1
 800a4d6:	2b01      	cmp	r3, #1
 800a4d8:	d11c      	bne.n	800a514 <HAL_SPI_TransmitReceive+0x1e6>
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d016      	beq.n	800a514 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68da      	ldr	r2, [r3, #12]
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4f0:	b292      	uxth	r2, r2
 800a4f2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4f8:	1c9a      	adds	r2, r3, #2
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a504:	b29b      	uxth	r3, r3
 800a506:	3b01      	subs	r3, #1
 800a508:	b29a      	uxth	r2, r3
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a510:	2301      	movs	r3, #1
 800a512:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a514:	f7fc fd66 	bl	8006fe4 <HAL_GetTick>
 800a518:	4602      	mov	r2, r0
 800a51a:	6a3b      	ldr	r3, [r7, #32]
 800a51c:	1ad3      	subs	r3, r2, r3
 800a51e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a520:	429a      	cmp	r2, r3
 800a522:	d80d      	bhi.n	800a540 <HAL_SPI_TransmitReceive+0x212>
 800a524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a526:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a52a:	d009      	beq.n	800a540 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2200      	movs	r2, #0
 800a538:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a53c:	2303      	movs	r3, #3
 800a53e:	e111      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a544:	b29b      	uxth	r3, r3
 800a546:	2b00      	cmp	r3, #0
 800a548:	d19d      	bne.n	800a486 <HAL_SPI_TransmitReceive+0x158>
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a550:	b29b      	uxth	r3, r3
 800a552:	2b00      	cmp	r3, #0
 800a554:	d197      	bne.n	800a486 <HAL_SPI_TransmitReceive+0x158>
 800a556:	e0e5      	b.n	800a724 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d003      	beq.n	800a568 <HAL_SPI_TransmitReceive+0x23a>
 800a560:	8afb      	ldrh	r3, [r7, #22]
 800a562:	2b01      	cmp	r3, #1
 800a564:	f040 80d1 	bne.w	800a70a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a56c:	b29b      	uxth	r3, r3
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d912      	bls.n	800a598 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a576:	881a      	ldrh	r2, [r3, #0]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a582:	1c9a      	adds	r2, r3, #2
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a58c:	b29b      	uxth	r3, r3
 800a58e:	3b02      	subs	r3, #2
 800a590:	b29a      	uxth	r2, r3
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a596:	e0b8      	b.n	800a70a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	330c      	adds	r3, #12
 800a5a2:	7812      	ldrb	r2, [r2, #0]
 800a5a4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5aa:	1c5a      	adds	r2, r3, #1
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	3b01      	subs	r3, #1
 800a5b8:	b29a      	uxth	r2, r3
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a5be:	e0a4      	b.n	800a70a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	689b      	ldr	r3, [r3, #8]
 800a5c6:	f003 0302 	and.w	r3, r3, #2
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d134      	bne.n	800a638 <HAL_SPI_TransmitReceive+0x30a>
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d02f      	beq.n	800a638 <HAL_SPI_TransmitReceive+0x30a>
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d12c      	bne.n	800a638 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d912      	bls.n	800a60e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5ec:	881a      	ldrh	r2, [r3, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5f8:	1c9a      	adds	r2, r3, #2
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a602:	b29b      	uxth	r3, r3
 800a604:	3b02      	subs	r3, #2
 800a606:	b29a      	uxth	r2, r3
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a60c:	e012      	b.n	800a634 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	330c      	adds	r3, #12
 800a618:	7812      	ldrb	r2, [r2, #0]
 800a61a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a620:	1c5a      	adds	r2, r3, #1
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a62a:	b29b      	uxth	r3, r3
 800a62c:	3b01      	subs	r3, #1
 800a62e:	b29a      	uxth	r2, r3
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a634:	2300      	movs	r3, #0
 800a636:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	689b      	ldr	r3, [r3, #8]
 800a63e:	f003 0301 	and.w	r3, r3, #1
 800a642:	2b01      	cmp	r3, #1
 800a644:	d148      	bne.n	800a6d8 <HAL_SPI_TransmitReceive+0x3aa>
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a64c:	b29b      	uxth	r3, r3
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d042      	beq.n	800a6d8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a658:	b29b      	uxth	r3, r3
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	d923      	bls.n	800a6a6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	68da      	ldr	r2, [r3, #12]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a668:	b292      	uxth	r2, r2
 800a66a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a670:	1c9a      	adds	r2, r3, #2
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a67c:	b29b      	uxth	r3, r3
 800a67e:	3b02      	subs	r3, #2
 800a680:	b29a      	uxth	r2, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a68e:	b29b      	uxth	r3, r3
 800a690:	2b01      	cmp	r3, #1
 800a692:	d81f      	bhi.n	800a6d4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	685a      	ldr	r2, [r3, #4]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a6a2:	605a      	str	r2, [r3, #4]
 800a6a4:	e016      	b.n	800a6d4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f103 020c 	add.w	r2, r3, #12
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6b2:	7812      	ldrb	r2, [r2, #0]
 800a6b4:	b2d2      	uxtb	r2, r2
 800a6b6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6bc:	1c5a      	adds	r2, r3, #1
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	b29a      	uxth	r2, r3
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a6d4:	2301      	movs	r3, #1
 800a6d6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a6d8:	f7fc fc84 	bl	8006fe4 <HAL_GetTick>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	1ad3      	subs	r3, r2, r3
 800a6e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d803      	bhi.n	800a6f0 <HAL_SPI_TransmitReceive+0x3c2>
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6ee:	d102      	bne.n	800a6f6 <HAL_SPI_TransmitReceive+0x3c8>
 800a6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d109      	bne.n	800a70a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2200      	movs	r2, #0
 800a702:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800a706:	2303      	movs	r3, #3
 800a708:	e02c      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a70e:	b29b      	uxth	r3, r3
 800a710:	2b00      	cmp	r3, #0
 800a712:	f47f af55 	bne.w	800a5c0 <HAL_SPI_TransmitReceive+0x292>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800a71c:	b29b      	uxth	r3, r3
 800a71e:	2b00      	cmp	r3, #0
 800a720:	f47f af4e 	bne.w	800a5c0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a724:	6a3a      	ldr	r2, [r7, #32]
 800a726:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a728:	68f8      	ldr	r0, [r7, #12]
 800a72a:	f000 f94b 	bl	800a9c4 <SPI_EndRxTxTransaction>
 800a72e:	4603      	mov	r3, r0
 800a730:	2b00      	cmp	r3, #0
 800a732:	d008      	beq.n	800a746 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2220      	movs	r2, #32
 800a738:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800a742:	2301      	movs	r3, #1
 800a744:	e00e      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2201      	movs	r2, #1
 800a74a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	2200      	movs	r2, #0
 800a752:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d001      	beq.n	800a762 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800a75e:	2301      	movs	r3, #1
 800a760:	e000      	b.n	800a764 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800a762:	2300      	movs	r3, #0
  }
}
 800a764:	4618      	mov	r0, r3
 800a766:	3728      	adds	r7, #40	@ 0x28
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b083      	sub	sp, #12
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a77a:	b2db      	uxtb	r3, r3
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr

0800a788 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b088      	sub	sp, #32
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	4613      	mov	r3, r2
 800a796:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a798:	f7fc fc24 	bl	8006fe4 <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a7a0:	1a9b      	subs	r3, r3, r2
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a7a8:	f7fc fc1c 	bl	8006fe4 <HAL_GetTick>
 800a7ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a7ae:	4b39      	ldr	r3, [pc, #228]	@ (800a894 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	015b      	lsls	r3, r3, #5
 800a7b4:	0d1b      	lsrs	r3, r3, #20
 800a7b6:	69fa      	ldr	r2, [r7, #28]
 800a7b8:	fb02 f303 	mul.w	r3, r2, r3
 800a7bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a7be:	e055      	b.n	800a86c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a7c6:	d051      	beq.n	800a86c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a7c8:	f7fc fc0c 	bl	8006fe4 <HAL_GetTick>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	69fa      	ldr	r2, [r7, #28]
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d902      	bls.n	800a7de <SPI_WaitFlagStateUntilTimeout+0x56>
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d13d      	bne.n	800a85a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685a      	ldr	r2, [r3, #4]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a7ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a7f6:	d111      	bne.n	800a81c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a800:	d004      	beq.n	800a80c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a80a:	d107      	bne.n	800a81c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	681a      	ldr	r2, [r3, #0]
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a81a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a820:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a824:	d10f      	bne.n	800a846 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a844:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	2201      	movs	r2, #1
 800a84a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	2200      	movs	r2, #0
 800a852:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	e018      	b.n	800a88c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d102      	bne.n	800a866 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a860:	2300      	movs	r3, #0
 800a862:	61fb      	str	r3, [r7, #28]
 800a864:	e002      	b.n	800a86c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	3b01      	subs	r3, #1
 800a86a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	689a      	ldr	r2, [r3, #8]
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	4013      	ands	r3, r2
 800a876:	68ba      	ldr	r2, [r7, #8]
 800a878:	429a      	cmp	r2, r3
 800a87a:	bf0c      	ite	eq
 800a87c:	2301      	moveq	r3, #1
 800a87e:	2300      	movne	r3, #0
 800a880:	b2db      	uxtb	r3, r3
 800a882:	461a      	mov	r2, r3
 800a884:	79fb      	ldrb	r3, [r7, #7]
 800a886:	429a      	cmp	r2, r3
 800a888:	d19a      	bne.n	800a7c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a88a:	2300      	movs	r3, #0
}
 800a88c:	4618      	mov	r0, r3
 800a88e:	3720      	adds	r7, #32
 800a890:	46bd      	mov	sp, r7
 800a892:	bd80      	pop	{r7, pc}
 800a894:	200000a0 	.word	0x200000a0

0800a898 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b08a      	sub	sp, #40	@ 0x28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]
 800a8a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a8aa:	f7fc fb9b 	bl	8006fe4 <HAL_GetTick>
 800a8ae:	4602      	mov	r2, r0
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b2:	1a9b      	subs	r3, r3, r2
 800a8b4:	683a      	ldr	r2, [r7, #0]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a8ba:	f7fc fb93 	bl	8006fe4 <HAL_GetTick>
 800a8be:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	330c      	adds	r3, #12
 800a8c6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a8c8:	4b3d      	ldr	r3, [pc, #244]	@ (800a9c0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800a8ca:	681a      	ldr	r2, [r3, #0]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	4413      	add	r3, r2
 800a8d2:	00da      	lsls	r2, r3, #3
 800a8d4:	1ad3      	subs	r3, r2, r3
 800a8d6:	0d1b      	lsrs	r3, r3, #20
 800a8d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8da:	fb02 f303 	mul.w	r3, r2, r3
 800a8de:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a8e0:	e061      	b.n	800a9a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a8e8:	d107      	bne.n	800a8fa <SPI_WaitFifoStateUntilTimeout+0x62>
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d104      	bne.n	800a8fa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a8f0:	69fb      	ldr	r3, [r7, #28]
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a900:	d051      	beq.n	800a9a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a902:	f7fc fb6f 	bl	8006fe4 <HAL_GetTick>
 800a906:	4602      	mov	r2, r0
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	1ad3      	subs	r3, r2, r3
 800a90c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a90e:	429a      	cmp	r2, r3
 800a910:	d902      	bls.n	800a918 <SPI_WaitFifoStateUntilTimeout+0x80>
 800a912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a914:	2b00      	cmp	r3, #0
 800a916:	d13d      	bne.n	800a994 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a926:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a930:	d111      	bne.n	800a956 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a93a:	d004      	beq.n	800a946 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	689b      	ldr	r3, [r3, #8]
 800a940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a944:	d107      	bne.n	800a956 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681a      	ldr	r2, [r3, #0]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a954:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a95a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a95e:	d10f      	bne.n	800a980 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a96e:	601a      	str	r2, [r3, #0]
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	681a      	ldr	r2, [r3, #0]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a97e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2201      	movs	r2, #1
 800a984:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2200      	movs	r2, #0
 800a98c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800a990:	2303      	movs	r3, #3
 800a992:	e011      	b.n	800a9b8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d102      	bne.n	800a9a0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800a99a:	2300      	movs	r3, #0
 800a99c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a99e:	e002      	b.n	800a9a6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800a9a0:	69bb      	ldr	r3, [r7, #24]
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	689a      	ldr	r2, [r3, #8]
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d195      	bne.n	800a8e2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800a9b6:	2300      	movs	r3, #0
}
 800a9b8:	4618      	mov	r0, r3
 800a9ba:	3728      	adds	r7, #40	@ 0x28
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	bd80      	pop	{r7, pc}
 800a9c0:	200000a0 	.word	0x200000a0

0800a9c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b086      	sub	sp, #24
 800a9c8:	af02      	add	r7, sp, #8
 800a9ca:	60f8      	str	r0, [r7, #12]
 800a9cc:	60b9      	str	r1, [r7, #8]
 800a9ce:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	9300      	str	r3, [sp, #0]
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	2200      	movs	r2, #0
 800a9d8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f7ff ff5b 	bl	800a898 <SPI_WaitFifoStateUntilTimeout>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d007      	beq.n	800a9f8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a9ec:	f043 0220 	orr.w	r2, r3, #32
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a9f4:	2303      	movs	r3, #3
 800a9f6:	e027      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	9300      	str	r3, [sp, #0]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	2180      	movs	r1, #128	@ 0x80
 800aa02:	68f8      	ldr	r0, [r7, #12]
 800aa04:	f7ff fec0 	bl	800a788 <SPI_WaitFlagStateUntilTimeout>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d007      	beq.n	800aa1e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa12:	f043 0220 	orr.w	r2, r3, #32
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aa1a:	2303      	movs	r3, #3
 800aa1c:	e014      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	9300      	str	r3, [sp, #0]
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	2200      	movs	r2, #0
 800aa26:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800aa2a:	68f8      	ldr	r0, [r7, #12]
 800aa2c:	f7ff ff34 	bl	800a898 <SPI_WaitFifoStateUntilTimeout>
 800aa30:	4603      	mov	r3, r0
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d007      	beq.n	800aa46 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aa3a:	f043 0220 	orr.w	r2, r3, #32
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e000      	b.n	800aa48 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800aa46:	2300      	movs	r3, #0
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3710      	adds	r7, #16
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	bd80      	pop	{r7, pc}

0800aa50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b082      	sub	sp, #8
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e049      	b.n	800aaf6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d106      	bne.n	800aa7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2200      	movs	r2, #0
 800aa72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f841 	bl	800aafe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2202      	movs	r2, #2
 800aa80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	3304      	adds	r3, #4
 800aa8c:	4619      	mov	r1, r3
 800aa8e:	4610      	mov	r0, r2
 800aa90:	f000 f916 	bl	800acc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2201      	movs	r2, #1
 800aa98:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2201      	movs	r2, #1
 800aaa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	2201      	movs	r2, #1
 800aaa8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2201      	movs	r2, #1
 800aab0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2201      	movs	r2, #1
 800aab8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2201      	movs	r2, #1
 800aac0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2201      	movs	r2, #1
 800aac8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	2201      	movs	r2, #1
 800aad0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2201      	movs	r2, #1
 800aad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2201      	movs	r2, #1
 800aae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aaf4:	2300      	movs	r3, #0
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3708      	adds	r7, #8
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800aafe:	b480      	push	{r7}
 800ab00:	b083      	sub	sp, #12
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ab06:	bf00      	nop
 800ab08:	370c      	adds	r7, #12
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr
	...

0800ab14 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b085      	sub	sp, #20
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab22:	b2db      	uxtb	r3, r3
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d001      	beq.n	800ab2c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ab28:	2301      	movs	r3, #1
 800ab2a:	e02e      	b.n	800ab8a <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2202      	movs	r2, #2
 800ab30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a17      	ldr	r2, [pc, #92]	@ (800ab98 <HAL_TIM_Base_Start+0x84>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d004      	beq.n	800ab48 <HAL_TIM_Base_Start+0x34>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab46:	d115      	bne.n	800ab74 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	689a      	ldr	r2, [r3, #8]
 800ab4e:	4b13      	ldr	r3, [pc, #76]	@ (800ab9c <HAL_TIM_Base_Start+0x88>)
 800ab50:	4013      	ands	r3, r2
 800ab52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2b06      	cmp	r3, #6
 800ab58:	d015      	beq.n	800ab86 <HAL_TIM_Base_Start+0x72>
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab60:	d011      	beq.n	800ab86 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	f042 0201 	orr.w	r2, r2, #1
 800ab70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab72:	e008      	b.n	800ab86 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f042 0201 	orr.w	r2, r2, #1
 800ab82:	601a      	str	r2, [r3, #0]
 800ab84:	e000      	b.n	800ab88 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab86:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3714      	adds	r7, #20
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab94:	4770      	bx	lr
 800ab96:	bf00      	nop
 800ab98:	40012c00 	.word	0x40012c00
 800ab9c:	00010007 	.word	0x00010007

0800aba0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b083      	sub	sp, #12
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6a1b      	ldr	r3, [r3, #32]
 800abae:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800abb2:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d10f      	bne.n	800abda <HAL_TIM_Base_Stop+0x3a>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	6a1a      	ldr	r2, [r3, #32]
 800abc0:	f240 4344 	movw	r3, #1092	@ 0x444
 800abc4:	4013      	ands	r3, r2
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d107      	bne.n	800abda <HAL_TIM_Base_Stop+0x3a>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	681a      	ldr	r2, [r3, #0]
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f022 0201 	bic.w	r2, r2, #1
 800abd8:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2201      	movs	r2, #1
 800abde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800abe2:	2300      	movs	r3, #0
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	370c      	adds	r7, #12
 800abe8:	46bd      	mov	sp, r7
 800abea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abee:	4770      	bx	lr

0800abf0 <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2202      	movs	r2, #2
 800abfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	6a1b      	ldr	r3, [r3, #32]
 800ac06:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800ac0a:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d10f      	bne.n	800ac32 <HAL_TIM_PWM_DeInit+0x42>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	6a1a      	ldr	r2, [r3, #32]
 800ac18:	f240 4344 	movw	r3, #1092	@ 0x444
 800ac1c:	4013      	ands	r3, r2
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d107      	bne.n	800ac32 <HAL_TIM_PWM_DeInit+0x42>
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	681a      	ldr	r2, [r3, #0]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	f022 0201 	bic.w	r2, r2, #1
 800ac30:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	f000 f839 	bl	800acaa <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2200      	movs	r2, #0
 800ac54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2200      	movs	r2, #0
 800ac64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2200      	movs	r2, #0
 800ac84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2200      	movs	r2, #0
 800ac94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3708      	adds	r7, #8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 800acaa:	b480      	push	{r7}
 800acac:	b083      	sub	sp, #12
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 800acb2:	bf00      	nop
 800acb4:	370c      	adds	r7, #12
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr
	...

0800acc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b085      	sub	sp, #20
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	4a2d      	ldr	r2, [pc, #180]	@ (800ad88 <TIM_Base_SetConfig+0xc8>)
 800acd4:	4293      	cmp	r3, r2
 800acd6:	d003      	beq.n	800ace0 <TIM_Base_SetConfig+0x20>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acde:	d108      	bne.n	800acf2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ace6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ace8:	683b      	ldr	r3, [r7, #0]
 800acea:	685b      	ldr	r3, [r3, #4]
 800acec:	68fa      	ldr	r2, [r7, #12]
 800acee:	4313      	orrs	r3, r2
 800acf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	4a24      	ldr	r2, [pc, #144]	@ (800ad88 <TIM_Base_SetConfig+0xc8>)
 800acf6:	4293      	cmp	r3, r2
 800acf8:	d00b      	beq.n	800ad12 <TIM_Base_SetConfig+0x52>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad00:	d007      	beq.n	800ad12 <TIM_Base_SetConfig+0x52>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4a21      	ldr	r2, [pc, #132]	@ (800ad8c <TIM_Base_SetConfig+0xcc>)
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d003      	beq.n	800ad12 <TIM_Base_SetConfig+0x52>
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	4a20      	ldr	r2, [pc, #128]	@ (800ad90 <TIM_Base_SetConfig+0xd0>)
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d108      	bne.n	800ad24 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	68db      	ldr	r3, [r3, #12]
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	695b      	ldr	r3, [r3, #20]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	689a      	ldr	r2, [r3, #8]
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	4a10      	ldr	r2, [pc, #64]	@ (800ad88 <TIM_Base_SetConfig+0xc8>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d007      	beq.n	800ad5a <TIM_Base_SetConfig+0x9a>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a0f      	ldr	r2, [pc, #60]	@ (800ad8c <TIM_Base_SetConfig+0xcc>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d003      	beq.n	800ad5a <TIM_Base_SetConfig+0x9a>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a0e      	ldr	r2, [pc, #56]	@ (800ad90 <TIM_Base_SetConfig+0xd0>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d103      	bne.n	800ad62 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	691a      	ldr	r2, [r3, #16]
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f043 0204 	orr.w	r2, r3, #4
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2201      	movs	r2, #1
 800ad72:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	68fa      	ldr	r2, [r7, #12]
 800ad78:	601a      	str	r2, [r3, #0]
}
 800ad7a:	bf00      	nop
 800ad7c:	3714      	adds	r7, #20
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad84:	4770      	bx	lr
 800ad86:	bf00      	nop
 800ad88:	40012c00 	.word	0x40012c00
 800ad8c:	40014400 	.word	0x40014400
 800ad90:	40014800 	.word	0x40014800

0800ad94 <LL_RCC_GetUSARTClockSource>:
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800ad9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ada0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4013      	ands	r3, r2
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <LL_RCC_GetLPUARTClockSource>:
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800adbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800adc0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4013      	ands	r3, r2
}
 800adc8:	4618      	mov	r0, r3
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b082      	sub	sp, #8
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d101      	bne.n	800ade6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e042      	b.n	800ae6c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adec:	2b00      	cmp	r3, #0
 800adee:	d106      	bne.n	800adfe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2200      	movs	r2, #0
 800adf4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f7f8 f987 	bl	800310c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2224      	movs	r2, #36	@ 0x24
 800ae02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f022 0201 	bic.w	r2, r2, #1
 800ae14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d002      	beq.n	800ae24 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 fe7e 	bl	800bb20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc53 	bl	800b6d0 <UART_SetConfig>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d101      	bne.n	800ae34 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae30:	2301      	movs	r3, #1
 800ae32:	e01b      	b.n	800ae6c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	685a      	ldr	r2, [r3, #4]
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	689a      	ldr	r2, [r3, #8]
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	681a      	ldr	r2, [r3, #0]
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f042 0201 	orr.w	r2, r2, #1
 800ae62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 fefd 	bl	800bc64 <UART_CheckIdleState>
 800ae6a:	4603      	mov	r3, r0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3708      	adds	r7, #8
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b08a      	sub	sp, #40	@ 0x28
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	60f8      	str	r0, [r7, #12]
 800ae7c:	60b9      	str	r1, [r7, #8]
 800ae7e:	4613      	mov	r3, r2
 800ae80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae88:	2b20      	cmp	r3, #32
 800ae8a:	d137      	bne.n	800aefc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d002      	beq.n	800ae98 <HAL_UART_Receive_IT+0x24>
 800ae92:	88fb      	ldrh	r3, [r7, #6]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d101      	bne.n	800ae9c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e030      	b.n	800aefe <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2200      	movs	r2, #0
 800aea0:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a18      	ldr	r2, [pc, #96]	@ (800af08 <HAL_UART_Receive_IT+0x94>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d01f      	beq.n	800aeec <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	685b      	ldr	r3, [r3, #4]
 800aeb2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d018      	beq.n	800aeec <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	e853 3f00 	ldrex	r3, [r3]
 800aec6:	613b      	str	r3, [r7, #16]
   return(result);
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800aece:	627b      	str	r3, [r7, #36]	@ 0x24
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	461a      	mov	r2, r3
 800aed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed8:	623b      	str	r3, [r7, #32]
 800aeda:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aedc:	69f9      	ldr	r1, [r7, #28]
 800aede:	6a3a      	ldr	r2, [r7, #32]
 800aee0:	e841 2300 	strex	r3, r2, [r1]
 800aee4:	61bb      	str	r3, [r7, #24]
   return(result);
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1e6      	bne.n	800aeba <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aeec:	88fb      	ldrh	r3, [r7, #6]
 800aeee:	461a      	mov	r2, r3
 800aef0:	68b9      	ldr	r1, [r7, #8]
 800aef2:	68f8      	ldr	r0, [r7, #12]
 800aef4:	f000 ffce 	bl	800be94 <UART_Start_Receive_IT>
 800aef8:	4603      	mov	r3, r0
 800aefa:	e000      	b.n	800aefe <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800aefc:	2302      	movs	r3, #2
  }
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3728      	adds	r7, #40	@ 0x28
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}
 800af06:	bf00      	nop
 800af08:	40008000 	.word	0x40008000

0800af0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b08a      	sub	sp, #40	@ 0x28
 800af10:	af00      	add	r7, sp, #0
 800af12:	60f8      	str	r0, [r7, #12]
 800af14:	60b9      	str	r1, [r7, #8]
 800af16:	4613      	mov	r3, r2
 800af18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af20:	2b20      	cmp	r3, #32
 800af22:	d167      	bne.n	800aff4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d002      	beq.n	800af30 <HAL_UART_Transmit_DMA+0x24>
 800af2a:	88fb      	ldrh	r3, [r7, #6]
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800af30:	2301      	movs	r3, #1
 800af32:	e060      	b.n	800aff6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	68ba      	ldr	r2, [r7, #8]
 800af38:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	88fa      	ldrh	r2, [r7, #6]
 800af3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	88fa      	ldrh	r2, [r7, #6]
 800af46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	2200      	movs	r2, #0
 800af4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	2221      	movs	r2, #33	@ 0x21
 800af56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d028      	beq.n	800afb4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af66:	4a26      	ldr	r2, [pc, #152]	@ (800b000 <HAL_UART_Transmit_DMA+0xf4>)
 800af68:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af6e:	4a25      	ldr	r2, [pc, #148]	@ (800b004 <HAL_UART_Transmit_DMA+0xf8>)
 800af70:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af76:	4a24      	ldr	r2, [pc, #144]	@ (800b008 <HAL_UART_Transmit_DMA+0xfc>)
 800af78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800af7e:	2200      	movs	r2, #0
 800af80:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af8a:	4619      	mov	r1, r3
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	3328      	adds	r3, #40	@ 0x28
 800af92:	461a      	mov	r2, r3
 800af94:	88fb      	ldrh	r3, [r7, #6]
 800af96:	f7fc fa97 	bl	80074c8 <HAL_DMA_Start_IT>
 800af9a:	4603      	mov	r3, r0
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d009      	beq.n	800afb4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2210      	movs	r2, #16
 800afa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	2220      	movs	r2, #32
 800afac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e020      	b.n	800aff6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	2240      	movs	r2, #64	@ 0x40
 800afba:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	3308      	adds	r3, #8
 800afc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc4:	697b      	ldr	r3, [r7, #20]
 800afc6:	e853 3f00 	ldrex	r3, [r3]
 800afca:	613b      	str	r3, [r7, #16]
   return(result);
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd2:	627b      	str	r3, [r7, #36]	@ 0x24
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	3308      	adds	r3, #8
 800afda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afdc:	623a      	str	r2, [r7, #32]
 800afde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe0:	69f9      	ldr	r1, [r7, #28]
 800afe2:	6a3a      	ldr	r2, [r7, #32]
 800afe4:	e841 2300 	strex	r3, r2, [r1]
 800afe8:	61bb      	str	r3, [r7, #24]
   return(result);
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d1e5      	bne.n	800afbc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	e000      	b.n	800aff6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800aff4:	2302      	movs	r3, #2
  }
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3728      	adds	r7, #40	@ 0x28
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	0800c227 	.word	0x0800c227
 800b004:	0800c2b9 	.word	0x0800c2b9
 800b008:	0800c2d5 	.word	0x0800c2d5

0800b00c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b0ba      	sub	sp, #232	@ 0xe8
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	69db      	ldr	r3, [r3, #28]
 800b01a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b032:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b036:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b03a:	4013      	ands	r3, r2
 800b03c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b040:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b044:	2b00      	cmp	r3, #0
 800b046:	d11b      	bne.n	800b080 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b04c:	f003 0320 	and.w	r3, r3, #32
 800b050:	2b00      	cmp	r3, #0
 800b052:	d015      	beq.n	800b080 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b058:	f003 0320 	and.w	r3, r3, #32
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d105      	bne.n	800b06c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d009      	beq.n	800b080 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b070:	2b00      	cmp	r3, #0
 800b072:	f000 8300 	beq.w	800b676 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	4798      	blx	r3
      }
      return;
 800b07e:	e2fa      	b.n	800b676 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b080:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b084:	2b00      	cmp	r3, #0
 800b086:	f000 8123 	beq.w	800b2d0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b08a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b08e:	4b8d      	ldr	r3, [pc, #564]	@ (800b2c4 <HAL_UART_IRQHandler+0x2b8>)
 800b090:	4013      	ands	r3, r2
 800b092:	2b00      	cmp	r3, #0
 800b094:	d106      	bne.n	800b0a4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b096:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b09a:	4b8b      	ldr	r3, [pc, #556]	@ (800b2c8 <HAL_UART_IRQHandler+0x2bc>)
 800b09c:	4013      	ands	r3, r2
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	f000 8116 	beq.w	800b2d0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b0a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0a8:	f003 0301 	and.w	r3, r3, #1
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d011      	beq.n	800b0d4 <HAL_UART_IRQHandler+0xc8>
 800b0b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b0b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d00b      	beq.n	800b0d4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	2201      	movs	r2, #1
 800b0c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0ca:	f043 0201 	orr.w	r2, r3, #1
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b0d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b0d8:	f003 0302 	and.w	r3, r3, #2
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d011      	beq.n	800b104 <HAL_UART_IRQHandler+0xf8>
 800b0e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b0e4:	f003 0301 	and.w	r3, r3, #1
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d00b      	beq.n	800b104 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2202      	movs	r2, #2
 800b0f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0fa:	f043 0204 	orr.w	r2, r3, #4
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b108:	f003 0304 	and.w	r3, r3, #4
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d011      	beq.n	800b134 <HAL_UART_IRQHandler+0x128>
 800b110:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00b      	beq.n	800b134 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	2204      	movs	r2, #4
 800b122:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b12a:	f043 0202 	orr.w	r2, r3, #2
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b134:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b138:	f003 0308 	and.w	r3, r3, #8
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d017      	beq.n	800b170 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b140:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b144:	f003 0320 	and.w	r3, r3, #32
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d105      	bne.n	800b158 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b14c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b150:	4b5c      	ldr	r3, [pc, #368]	@ (800b2c4 <HAL_UART_IRQHandler+0x2b8>)
 800b152:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b154:	2b00      	cmp	r3, #0
 800b156:	d00b      	beq.n	800b170 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	2208      	movs	r2, #8
 800b15e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b166:	f043 0208 	orr.w	r2, r3, #8
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d012      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x196>
 800b17c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b180:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b184:	2b00      	cmp	r3, #0
 800b186:	d00c      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b190:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b198:	f043 0220 	orr.w	r2, r3, #32
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f000 8266 	beq.w	800b67a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b1ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b1b2:	f003 0320 	and.w	r3, r3, #32
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d013      	beq.n	800b1e2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b1ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b1be:	f003 0320 	and.w	r3, r3, #32
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d105      	bne.n	800b1d2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b1c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b1ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d007      	beq.n	800b1e2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d003      	beq.n	800b1e2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b1f6:	2b40      	cmp	r3, #64	@ 0x40
 800b1f8:	d005      	beq.n	800b206 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b1fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b1fe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b202:	2b00      	cmp	r3, #0
 800b204:	d054      	beq.n	800b2b0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 ffa7 	bl	800c15a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b216:	2b40      	cmp	r3, #64	@ 0x40
 800b218:	d146      	bne.n	800b2a8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	3308      	adds	r3, #8
 800b220:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b224:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b228:	e853 3f00 	ldrex	r3, [r3]
 800b22c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b230:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b234:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	3308      	adds	r3, #8
 800b242:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b246:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b24a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b252:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b256:	e841 2300 	strex	r3, r2, [r1]
 800b25a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b25e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b262:	2b00      	cmp	r3, #0
 800b264:	d1d9      	bne.n	800b21a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d017      	beq.n	800b2a0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b276:	4a15      	ldr	r2, [pc, #84]	@ (800b2cc <HAL_UART_IRQHandler+0x2c0>)
 800b278:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b280:	4618      	mov	r0, r3
 800b282:	f7fc f9fb 	bl	800767c <HAL_DMA_Abort_IT>
 800b286:	4603      	mov	r3, r0
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d019      	beq.n	800b2c0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b29a:	4610      	mov	r0, r2
 800b29c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b29e:	e00f      	b.n	800b2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 f9ff 	bl	800b6a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2a6:	e00b      	b.n	800b2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 f9fb 	bl	800b6a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2ae:	e007      	b.n	800b2c0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f000 f9f7 	bl	800b6a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b2be:	e1dc      	b.n	800b67a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2c0:	bf00      	nop
    return;
 800b2c2:	e1da      	b.n	800b67a <HAL_UART_IRQHandler+0x66e>
 800b2c4:	10000001 	.word	0x10000001
 800b2c8:	04000120 	.word	0x04000120
 800b2cc:	0800c345 	.word	0x0800c345

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	f040 8170 	bne.w	800b5ba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b2da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2de:	f003 0310 	and.w	r3, r3, #16
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	f000 8169 	beq.w	800b5ba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b2e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2ec:	f003 0310 	and.w	r3, r3, #16
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f000 8162 	beq.w	800b5ba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	2210      	movs	r2, #16
 800b2fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	689b      	ldr	r3, [r3, #8]
 800b304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b308:	2b40      	cmp	r3, #64	@ 0x40
 800b30a:	f040 80d8 	bne.w	800b4be <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b31c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b320:	2b00      	cmp	r3, #0
 800b322:	f000 80af 	beq.w	800b484 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b32c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b330:	429a      	cmp	r2, r3
 800b332:	f080 80a7 	bcs.w	800b484 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b33c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	f003 0320 	and.w	r3, r3, #32
 800b34e:	2b00      	cmp	r3, #0
 800b350:	f040 8087 	bne.w	800b462 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b35c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b360:	e853 3f00 	ldrex	r3, [r3]
 800b364:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b36c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b370:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	461a      	mov	r2, r3
 800b37a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b37e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b382:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b386:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b38a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b38e:	e841 2300 	strex	r3, r2, [r1]
 800b392:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b396:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d1da      	bne.n	800b354 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	3308      	adds	r3, #8
 800b3a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3a8:	e853 3f00 	ldrex	r3, [r3]
 800b3ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b3ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3b0:	f023 0301 	bic.w	r3, r3, #1
 800b3b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	3308      	adds	r3, #8
 800b3be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b3c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b3c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b3ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b3ce:	e841 2300 	strex	r3, r2, [r1]
 800b3d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b3d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d1e1      	bne.n	800b39e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	3308      	adds	r3, #8
 800b3e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b3e4:	e853 3f00 	ldrex	r3, [r3]
 800b3e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b3ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b3ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b3f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	3308      	adds	r3, #8
 800b3fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b3fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b400:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b402:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b404:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b406:	e841 2300 	strex	r3, r2, [r1]
 800b40a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b40c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d1e3      	bne.n	800b3da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	2220      	movs	r2, #32
 800b416:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2200      	movs	r2, #0
 800b41e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b428:	e853 3f00 	ldrex	r3, [r3]
 800b42c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b42e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b430:	f023 0310 	bic.w	r3, r3, #16
 800b434:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	461a      	mov	r2, r3
 800b43e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b442:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b444:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b446:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b448:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b44a:	e841 2300 	strex	r3, r2, [r1]
 800b44e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b450:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b452:	2b00      	cmp	r3, #0
 800b454:	d1e4      	bne.n	800b420 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b45c:	4618      	mov	r0, r3
 800b45e:	f7fc f8ae 	bl	80075be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	2202      	movs	r2, #2
 800b466:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b474:	b29b      	uxth	r3, r3
 800b476:	1ad3      	subs	r3, r2, r3
 800b478:	b29b      	uxth	r3, r3
 800b47a:	4619      	mov	r1, r3
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f000 f91b 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b482:	e0fc      	b.n	800b67e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b48a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b48e:	429a      	cmp	r2, r3
 800b490:	f040 80f5 	bne.w	800b67e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f003 0320 	and.w	r3, r3, #32
 800b4a2:	2b20      	cmp	r3, #32
 800b4a4:	f040 80eb 	bne.w	800b67e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2202      	movs	r2, #2
 800b4ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 f8fe 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
      return;
 800b4bc:	e0df      	b.n	800b67e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4ca:	b29b      	uxth	r3, r3
 800b4cc:	1ad3      	subs	r3, r2, r3
 800b4ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b4d8:	b29b      	uxth	r3, r3
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	f000 80d1 	beq.w	800b682 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b4e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	f000 80cc 	beq.w	800b682 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4f2:	e853 3f00 	ldrex	r3, [r3]
 800b4f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	461a      	mov	r2, r3
 800b508:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b50c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b50e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b510:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b514:	e841 2300 	strex	r3, r2, [r1]
 800b518:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b51a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d1e4      	bne.n	800b4ea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	3308      	adds	r3, #8
 800b526:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b52a:	e853 3f00 	ldrex	r3, [r3]
 800b52e:	623b      	str	r3, [r7, #32]
   return(result);
 800b530:	6a3b      	ldr	r3, [r7, #32]
 800b532:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b536:	f023 0301 	bic.w	r3, r3, #1
 800b53a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	3308      	adds	r3, #8
 800b544:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b548:	633a      	str	r2, [r7, #48]	@ 0x30
 800b54a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b54c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b54e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b550:	e841 2300 	strex	r3, r2, [r1]
 800b554:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d1e1      	bne.n	800b520 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2220      	movs	r2, #32
 800b560:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	2200      	movs	r2, #0
 800b56e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	e853 3f00 	ldrex	r3, [r3]
 800b57c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	f023 0310 	bic.w	r3, r3, #16
 800b584:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	461a      	mov	r2, r3
 800b58e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b592:	61fb      	str	r3, [r7, #28]
 800b594:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b596:	69b9      	ldr	r1, [r7, #24]
 800b598:	69fa      	ldr	r2, [r7, #28]
 800b59a:	e841 2300 	strex	r3, r2, [r1]
 800b59e:	617b      	str	r3, [r7, #20]
   return(result);
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d1e4      	bne.n	800b570 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2202      	movs	r2, #2
 800b5aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b5ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f000 f880 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b5b8:	e063      	b.n	800b682 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b5ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00e      	beq.n	800b5e4 <HAL_UART_IRQHandler+0x5d8>
 800b5c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d008      	beq.n	800b5e4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b5da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f001 fc0b 	bl	800cdf8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b5e2:	e051      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b5e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d014      	beq.n	800b61a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b5f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d105      	bne.n	800b608 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b5fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b600:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b604:	2b00      	cmp	r3, #0
 800b606:	d008      	beq.n	800b61a <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d03a      	beq.n	800b686 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	4798      	blx	r3
    }
    return;
 800b618:	e035      	b.n	800b686 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b61a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b61e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b622:	2b00      	cmp	r3, #0
 800b624:	d009      	beq.n	800b63a <HAL_UART_IRQHandler+0x62e>
 800b626:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b62a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d003      	beq.n	800b63a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 fe94 	bl	800c360 <UART_EndTransmit_IT>
    return;
 800b638:	e026      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b63a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b63e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b642:	2b00      	cmp	r3, #0
 800b644:	d009      	beq.n	800b65a <HAL_UART_IRQHandler+0x64e>
 800b646:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b64a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d003      	beq.n	800b65a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f001 fbe4 	bl	800ce20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b658:	e016      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b65a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b65e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b662:	2b00      	cmp	r3, #0
 800b664:	d010      	beq.n	800b688 <HAL_UART_IRQHandler+0x67c>
 800b666:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	da0c      	bge.n	800b688 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f001 fbcc 	bl	800ce0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b674:	e008      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
      return;
 800b676:	bf00      	nop
 800b678:	e006      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
    return;
 800b67a:	bf00      	nop
 800b67c:	e004      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
      return;
 800b67e:	bf00      	nop
 800b680:	e002      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
      return;
 800b682:	bf00      	nop
 800b684:	e000      	b.n	800b688 <HAL_UART_IRQHandler+0x67c>
    return;
 800b686:	bf00      	nop
  }
}
 800b688:	37e8      	adds	r7, #232	@ 0xe8
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}
 800b68e:	bf00      	nop

0800b690 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b690:	b480      	push	{r7}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800b698:	bf00      	nop
 800b69a:	370c      	adds	r7, #12
 800b69c:	46bd      	mov	sp, r7
 800b69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a2:	4770      	bx	lr

0800b6a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b083      	sub	sp, #12
 800b6a8:	af00      	add	r7, sp, #0
 800b6aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b6ac:	bf00      	nop
 800b6ae:	370c      	adds	r7, #12
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b6:	4770      	bx	lr

0800b6b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b083      	sub	sp, #12
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b6c4:	bf00      	nop
 800b6c6:	370c      	adds	r7, #12
 800b6c8:	46bd      	mov	sp, r7
 800b6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ce:	4770      	bx	lr

0800b6d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b6d4:	b08c      	sub	sp, #48	@ 0x30
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	689a      	ldr	r2, [r3, #8]
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	691b      	ldr	r3, [r3, #16]
 800b6e8:	431a      	orrs	r2, r3
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	695b      	ldr	r3, [r3, #20]
 800b6ee:	431a      	orrs	r2, r3
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	69db      	ldr	r3, [r3, #28]
 800b6f4:	4313      	orrs	r3, r2
 800b6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	681a      	ldr	r2, [r3, #0]
 800b6fe:	4baf      	ldr	r3, [pc, #700]	@ (800b9bc <UART_SetConfig+0x2ec>)
 800b700:	4013      	ands	r3, r2
 800b702:	697a      	ldr	r2, [r7, #20]
 800b704:	6812      	ldr	r2, [r2, #0]
 800b706:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b708:	430b      	orrs	r3, r1
 800b70a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b70c:	697b      	ldr	r3, [r7, #20]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b716:	697b      	ldr	r3, [r7, #20]
 800b718:	68da      	ldr	r2, [r3, #12]
 800b71a:	697b      	ldr	r3, [r7, #20]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	430a      	orrs	r2, r1
 800b720:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b722:	697b      	ldr	r3, [r7, #20]
 800b724:	699b      	ldr	r3, [r3, #24]
 800b726:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	4aa4      	ldr	r2, [pc, #656]	@ (800b9c0 <UART_SetConfig+0x2f0>)
 800b72e:	4293      	cmp	r3, r2
 800b730:	d004      	beq.n	800b73c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b732:	697b      	ldr	r3, [r7, #20]
 800b734:	6a1b      	ldr	r3, [r3, #32]
 800b736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b738:	4313      	orrs	r3, r2
 800b73a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800b746:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800b74a:	697a      	ldr	r2, [r7, #20]
 800b74c:	6812      	ldr	r2, [r2, #0]
 800b74e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b750:	430b      	orrs	r3, r1
 800b752:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b754:	697b      	ldr	r3, [r7, #20]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b75a:	f023 010f 	bic.w	r1, r3, #15
 800b75e:	697b      	ldr	r3, [r7, #20]
 800b760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	430a      	orrs	r2, r1
 800b768:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a95      	ldr	r2, [pc, #596]	@ (800b9c4 <UART_SetConfig+0x2f4>)
 800b770:	4293      	cmp	r3, r2
 800b772:	d125      	bne.n	800b7c0 <UART_SetConfig+0xf0>
 800b774:	2003      	movs	r0, #3
 800b776:	f7ff fb0d 	bl	800ad94 <LL_RCC_GetUSARTClockSource>
 800b77a:	4603      	mov	r3, r0
 800b77c:	2b03      	cmp	r3, #3
 800b77e:	d81b      	bhi.n	800b7b8 <UART_SetConfig+0xe8>
 800b780:	a201      	add	r2, pc, #4	@ (adr r2, 800b788 <UART_SetConfig+0xb8>)
 800b782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b786:	bf00      	nop
 800b788:	0800b799 	.word	0x0800b799
 800b78c:	0800b7a9 	.word	0x0800b7a9
 800b790:	0800b7a1 	.word	0x0800b7a1
 800b794:	0800b7b1 	.word	0x0800b7b1
 800b798:	2301      	movs	r3, #1
 800b79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b79e:	e042      	b.n	800b826 <UART_SetConfig+0x156>
 800b7a0:	2302      	movs	r3, #2
 800b7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7a6:	e03e      	b.n	800b826 <UART_SetConfig+0x156>
 800b7a8:	2304      	movs	r3, #4
 800b7aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7ae:	e03a      	b.n	800b826 <UART_SetConfig+0x156>
 800b7b0:	2308      	movs	r3, #8
 800b7b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7b6:	e036      	b.n	800b826 <UART_SetConfig+0x156>
 800b7b8:	2310      	movs	r3, #16
 800b7ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7be:	e032      	b.n	800b826 <UART_SetConfig+0x156>
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	4a7e      	ldr	r2, [pc, #504]	@ (800b9c0 <UART_SetConfig+0x2f0>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d12a      	bne.n	800b820 <UART_SetConfig+0x150>
 800b7ca:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800b7ce:	f7ff faf1 	bl	800adb4 <LL_RCC_GetLPUARTClockSource>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b7d8:	d01a      	beq.n	800b810 <UART_SetConfig+0x140>
 800b7da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b7de:	d81b      	bhi.n	800b818 <UART_SetConfig+0x148>
 800b7e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7e4:	d00c      	beq.n	800b800 <UART_SetConfig+0x130>
 800b7e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b7ea:	d815      	bhi.n	800b818 <UART_SetConfig+0x148>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d003      	beq.n	800b7f8 <UART_SetConfig+0x128>
 800b7f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b7f4:	d008      	beq.n	800b808 <UART_SetConfig+0x138>
 800b7f6:	e00f      	b.n	800b818 <UART_SetConfig+0x148>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b7fe:	e012      	b.n	800b826 <UART_SetConfig+0x156>
 800b800:	2302      	movs	r3, #2
 800b802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b806:	e00e      	b.n	800b826 <UART_SetConfig+0x156>
 800b808:	2304      	movs	r3, #4
 800b80a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b80e:	e00a      	b.n	800b826 <UART_SetConfig+0x156>
 800b810:	2308      	movs	r3, #8
 800b812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b816:	e006      	b.n	800b826 <UART_SetConfig+0x156>
 800b818:	2310      	movs	r3, #16
 800b81a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b81e:	e002      	b.n	800b826 <UART_SetConfig+0x156>
 800b820:	2310      	movs	r3, #16
 800b822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	4a65      	ldr	r2, [pc, #404]	@ (800b9c0 <UART_SetConfig+0x2f0>)
 800b82c:	4293      	cmp	r3, r2
 800b82e:	f040 8097 	bne.w	800b960 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b832:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b836:	2b08      	cmp	r3, #8
 800b838:	d823      	bhi.n	800b882 <UART_SetConfig+0x1b2>
 800b83a:	a201      	add	r2, pc, #4	@ (adr r2, 800b840 <UART_SetConfig+0x170>)
 800b83c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b840:	0800b865 	.word	0x0800b865
 800b844:	0800b883 	.word	0x0800b883
 800b848:	0800b86d 	.word	0x0800b86d
 800b84c:	0800b883 	.word	0x0800b883
 800b850:	0800b873 	.word	0x0800b873
 800b854:	0800b883 	.word	0x0800b883
 800b858:	0800b883 	.word	0x0800b883
 800b85c:	0800b883 	.word	0x0800b883
 800b860:	0800b87b 	.word	0x0800b87b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b864:	f7fd fcfa 	bl	800925c <HAL_RCC_GetPCLK1Freq>
 800b868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b86a:	e010      	b.n	800b88e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b86c:	4b56      	ldr	r3, [pc, #344]	@ (800b9c8 <UART_SetConfig+0x2f8>)
 800b86e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b870:	e00d      	b.n	800b88e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b872:	f7fd fc73 	bl	800915c <HAL_RCC_GetSysClockFreq>
 800b876:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b878:	e009      	b.n	800b88e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b87a:	f248 0306 	movw	r3, #32774	@ 0x8006
 800b87e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b880:	e005      	b.n	800b88e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800b882:	2300      	movs	r3, #0
 800b884:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b886:	2301      	movs	r3, #1
 800b888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b88c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b88e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b890:	2b00      	cmp	r3, #0
 800b892:	f000 812b 	beq.w	800baec <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b896:	697b      	ldr	r3, [r7, #20]
 800b898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b89a:	4a4c      	ldr	r2, [pc, #304]	@ (800b9cc <UART_SetConfig+0x2fc>)
 800b89c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8a0:	461a      	mov	r2, r3
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8a8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b8aa:	697b      	ldr	r3, [r7, #20]
 800b8ac:	685a      	ldr	r2, [r3, #4]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	005b      	lsls	r3, r3, #1
 800b8b2:	4413      	add	r3, r2
 800b8b4:	69ba      	ldr	r2, [r7, #24]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	d305      	bcc.n	800b8c6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	685b      	ldr	r3, [r3, #4]
 800b8be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b8c0:	69ba      	ldr	r2, [r7, #24]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	d903      	bls.n	800b8ce <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800b8c6:	2301      	movs	r3, #1
 800b8c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b8cc:	e10e      	b.n	800baec <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	60bb      	str	r3, [r7, #8]
 800b8d4:	60fa      	str	r2, [r7, #12]
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8da:	4a3c      	ldr	r2, [pc, #240]	@ (800b9cc <UART_SetConfig+0x2fc>)
 800b8dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	603b      	str	r3, [r7, #0]
 800b8e6:	607a      	str	r2, [r7, #4]
 800b8e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8ec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b8f0:	f7f5 f942 	bl	8000b78 <__aeabi_uldivmod>
 800b8f4:	4602      	mov	r2, r0
 800b8f6:	460b      	mov	r3, r1
 800b8f8:	4610      	mov	r0, r2
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	f04f 0200 	mov.w	r2, #0
 800b900:	f04f 0300 	mov.w	r3, #0
 800b904:	020b      	lsls	r3, r1, #8
 800b906:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b90a:	0202      	lsls	r2, r0, #8
 800b90c:	6979      	ldr	r1, [r7, #20]
 800b90e:	6849      	ldr	r1, [r1, #4]
 800b910:	0849      	lsrs	r1, r1, #1
 800b912:	2000      	movs	r0, #0
 800b914:	460c      	mov	r4, r1
 800b916:	4605      	mov	r5, r0
 800b918:	eb12 0804 	adds.w	r8, r2, r4
 800b91c:	eb43 0905 	adc.w	r9, r3, r5
 800b920:	697b      	ldr	r3, [r7, #20]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	2200      	movs	r2, #0
 800b926:	469a      	mov	sl, r3
 800b928:	4693      	mov	fp, r2
 800b92a:	4652      	mov	r2, sl
 800b92c:	465b      	mov	r3, fp
 800b92e:	4640      	mov	r0, r8
 800b930:	4649      	mov	r1, r9
 800b932:	f7f5 f921 	bl	8000b78 <__aeabi_uldivmod>
 800b936:	4602      	mov	r2, r0
 800b938:	460b      	mov	r3, r1
 800b93a:	4613      	mov	r3, r2
 800b93c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b93e:	6a3b      	ldr	r3, [r7, #32]
 800b940:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b944:	d308      	bcc.n	800b958 <UART_SetConfig+0x288>
 800b946:	6a3b      	ldr	r3, [r7, #32]
 800b948:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b94c:	d204      	bcs.n	800b958 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	6a3a      	ldr	r2, [r7, #32]
 800b954:	60da      	str	r2, [r3, #12]
 800b956:	e0c9      	b.n	800baec <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800b958:	2301      	movs	r3, #1
 800b95a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b95e:	e0c5      	b.n	800baec <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	69db      	ldr	r3, [r3, #28]
 800b964:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b968:	d16d      	bne.n	800ba46 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800b96a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b96e:	3b01      	subs	r3, #1
 800b970:	2b07      	cmp	r3, #7
 800b972:	d82d      	bhi.n	800b9d0 <UART_SetConfig+0x300>
 800b974:	a201      	add	r2, pc, #4	@ (adr r2, 800b97c <UART_SetConfig+0x2ac>)
 800b976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b97a:	bf00      	nop
 800b97c:	0800b99d 	.word	0x0800b99d
 800b980:	0800b9a5 	.word	0x0800b9a5
 800b984:	0800b9d1 	.word	0x0800b9d1
 800b988:	0800b9ab 	.word	0x0800b9ab
 800b98c:	0800b9d1 	.word	0x0800b9d1
 800b990:	0800b9d1 	.word	0x0800b9d1
 800b994:	0800b9d1 	.word	0x0800b9d1
 800b998:	0800b9b3 	.word	0x0800b9b3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b99c:	f7fd fc74 	bl	8009288 <HAL_RCC_GetPCLK2Freq>
 800b9a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b9a2:	e01b      	b.n	800b9dc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b9a4:	4b08      	ldr	r3, [pc, #32]	@ (800b9c8 <UART_SetConfig+0x2f8>)
 800b9a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b9a8:	e018      	b.n	800b9dc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b9aa:	f7fd fbd7 	bl	800915c <HAL_RCC_GetSysClockFreq>
 800b9ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b9b0:	e014      	b.n	800b9dc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b9b2:	f248 0306 	movw	r3, #32774	@ 0x8006
 800b9b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b9b8:	e010      	b.n	800b9dc <UART_SetConfig+0x30c>
 800b9ba:	bf00      	nop
 800b9bc:	cfff69f3 	.word	0xcfff69f3
 800b9c0:	40008000 	.word	0x40008000
 800b9c4:	40013800 	.word	0x40013800
 800b9c8:	00f42400 	.word	0x00f42400
 800b9cc:	080153b0 	.word	0x080153b0
      default:
        pclk = 0U;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b9da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	f000 8084 	beq.w	800baec <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e8:	4a4b      	ldr	r2, [pc, #300]	@ (800bb18 <UART_SetConfig+0x448>)
 800b9ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9ee:	461a      	mov	r2, r3
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9f6:	005a      	lsls	r2, r3, #1
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	085b      	lsrs	r3, r3, #1
 800b9fe:	441a      	add	r2, r3
 800ba00:	697b      	ldr	r3, [r7, #20]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba08:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ba0a:	6a3b      	ldr	r3, [r7, #32]
 800ba0c:	2b0f      	cmp	r3, #15
 800ba0e:	d916      	bls.n	800ba3e <UART_SetConfig+0x36e>
 800ba10:	6a3b      	ldr	r3, [r7, #32]
 800ba12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ba16:	d212      	bcs.n	800ba3e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ba18:	6a3b      	ldr	r3, [r7, #32]
 800ba1a:	b29b      	uxth	r3, r3
 800ba1c:	f023 030f 	bic.w	r3, r3, #15
 800ba20:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ba22:	6a3b      	ldr	r3, [r7, #32]
 800ba24:	085b      	lsrs	r3, r3, #1
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	f003 0307 	and.w	r3, r3, #7
 800ba2c:	b29a      	uxth	r2, r3
 800ba2e:	8bfb      	ldrh	r3, [r7, #30]
 800ba30:	4313      	orrs	r3, r2
 800ba32:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ba34:	697b      	ldr	r3, [r7, #20]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	8bfa      	ldrh	r2, [r7, #30]
 800ba3a:	60da      	str	r2, [r3, #12]
 800ba3c:	e056      	b.n	800baec <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800ba3e:	2301      	movs	r3, #1
 800ba40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ba44:	e052      	b.n	800baec <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ba46:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	2b07      	cmp	r3, #7
 800ba4e:	d822      	bhi.n	800ba96 <UART_SetConfig+0x3c6>
 800ba50:	a201      	add	r2, pc, #4	@ (adr r2, 800ba58 <UART_SetConfig+0x388>)
 800ba52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba56:	bf00      	nop
 800ba58:	0800ba79 	.word	0x0800ba79
 800ba5c:	0800ba81 	.word	0x0800ba81
 800ba60:	0800ba97 	.word	0x0800ba97
 800ba64:	0800ba87 	.word	0x0800ba87
 800ba68:	0800ba97 	.word	0x0800ba97
 800ba6c:	0800ba97 	.word	0x0800ba97
 800ba70:	0800ba97 	.word	0x0800ba97
 800ba74:	0800ba8f 	.word	0x0800ba8f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ba78:	f7fd fc06 	bl	8009288 <HAL_RCC_GetPCLK2Freq>
 800ba7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ba7e:	e010      	b.n	800baa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba80:	4b26      	ldr	r3, [pc, #152]	@ (800bb1c <UART_SetConfig+0x44c>)
 800ba82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ba84:	e00d      	b.n	800baa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba86:	f7fd fb69 	bl	800915c <HAL_RCC_GetSysClockFreq>
 800ba8a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ba8c:	e009      	b.n	800baa2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba8e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ba92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ba94:	e005      	b.n	800baa2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800ba96:	2300      	movs	r3, #0
 800ba98:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800baa0:	bf00      	nop
    }

    if (pclk != 0U)
 800baa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d021      	beq.n	800baec <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800baa8:	697b      	ldr	r3, [r7, #20]
 800baaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baac:	4a1a      	ldr	r2, [pc, #104]	@ (800bb18 <UART_SetConfig+0x448>)
 800baae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bab2:	461a      	mov	r2, r3
 800bab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab6:	fbb3 f2f2 	udiv	r2, r3, r2
 800baba:	697b      	ldr	r3, [r7, #20]
 800babc:	685b      	ldr	r3, [r3, #4]
 800babe:	085b      	lsrs	r3, r3, #1
 800bac0:	441a      	add	r2, r3
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	fbb2 f3f3 	udiv	r3, r2, r3
 800baca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bacc:	6a3b      	ldr	r3, [r7, #32]
 800bace:	2b0f      	cmp	r3, #15
 800bad0:	d909      	bls.n	800bae6 <UART_SetConfig+0x416>
 800bad2:	6a3b      	ldr	r3, [r7, #32]
 800bad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bad8:	d205      	bcs.n	800bae6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bada:	6a3b      	ldr	r3, [r7, #32]
 800badc:	b29a      	uxth	r2, r3
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	60da      	str	r2, [r3, #12]
 800bae4:	e002      	b.n	800baec <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800bae6:	2301      	movs	r3, #1
 800bae8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	2201      	movs	r2, #1
 800baf0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	2201      	movs	r2, #1
 800baf8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bafc:	697b      	ldr	r3, [r7, #20]
 800bafe:	2200      	movs	r2, #0
 800bb00:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	2200      	movs	r2, #0
 800bb06:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bb08:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3730      	adds	r7, #48	@ 0x30
 800bb10:	46bd      	mov	sp, r7
 800bb12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb16:	bf00      	nop
 800bb18:	080153b0 	.word	0x080153b0
 800bb1c:	00f42400 	.word	0x00f42400

0800bb20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb2c:	f003 0308 	and.w	r3, r3, #8
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d00a      	beq.n	800bb4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	430a      	orrs	r2, r1
 800bb48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb4e:	f003 0301 	and.w	r3, r3, #1
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d00a      	beq.n	800bb6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	685b      	ldr	r3, [r3, #4]
 800bb5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	430a      	orrs	r2, r1
 800bb6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb70:	f003 0302 	and.w	r3, r3, #2
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d00a      	beq.n	800bb8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	430a      	orrs	r2, r1
 800bb8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb92:	f003 0304 	and.w	r3, r3, #4
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00a      	beq.n	800bbb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	430a      	orrs	r2, r1
 800bbae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb4:	f003 0310 	and.w	r3, r3, #16
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00a      	beq.n	800bbd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	430a      	orrs	r2, r1
 800bbd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbd6:	f003 0320 	and.w	r3, r3, #32
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d00a      	beq.n	800bbf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	689b      	ldr	r3, [r3, #8]
 800bbe4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	430a      	orrs	r2, r1
 800bbf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d01a      	beq.n	800bc36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	430a      	orrs	r2, r1
 800bc14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bc1e:	d10a      	bne.n	800bc36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	430a      	orrs	r2, r1
 800bc34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d00a      	beq.n	800bc58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	430a      	orrs	r2, r1
 800bc56:	605a      	str	r2, [r3, #4]
  }
}
 800bc58:	bf00      	nop
 800bc5a:	370c      	adds	r7, #12
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc62:	4770      	bx	lr

0800bc64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b098      	sub	sp, #96	@ 0x60
 800bc68:	af02      	add	r7, sp, #8
 800bc6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bc74:	f7fb f9b6 	bl	8006fe4 <HAL_GetTick>
 800bc78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f003 0308 	and.w	r3, r3, #8
 800bc84:	2b08      	cmp	r3, #8
 800bc86:	d12f      	bne.n	800bce8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bc88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bc8c:	9300      	str	r3, [sp, #0]
 800bc8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc90:	2200      	movs	r2, #0
 800bc92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f88e 	bl	800bdb8 <UART_WaitOnFlagUntilTimeout>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d022      	beq.n	800bce8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcaa:	e853 3f00 	ldrex	r3, [r3]
 800bcae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bcb6:	653b      	str	r3, [r7, #80]	@ 0x50
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bcc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcc8:	e841 2300 	strex	r3, r2, [r1]
 800bccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bcce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d1e6      	bne.n	800bca2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2220      	movs	r2, #32
 800bcd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bce4:	2303      	movs	r3, #3
 800bce6:	e063      	b.n	800bdb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f003 0304 	and.w	r3, r3, #4
 800bcf2:	2b04      	cmp	r3, #4
 800bcf4:	d149      	bne.n	800bd8a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bcf6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bcfa:	9300      	str	r3, [sp, #0]
 800bcfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 f857 	bl	800bdb8 <UART_WaitOnFlagUntilTimeout>
 800bd0a:	4603      	mov	r3, r0
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d03c      	beq.n	800bd8a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd18:	e853 3f00 	ldrex	r3, [r3]
 800bd1c:	623b      	str	r3, [r7, #32]
   return(result);
 800bd1e:	6a3b      	ldr	r3, [r7, #32]
 800bd20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bd24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd30:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd36:	e841 2300 	strex	r3, r2, [r1]
 800bd3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d1e6      	bne.n	800bd10 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	3308      	adds	r3, #8
 800bd48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	e853 3f00 	ldrex	r3, [r3]
 800bd50:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	f023 0301 	bic.w	r3, r3, #1
 800bd58:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	3308      	adds	r3, #8
 800bd60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd62:	61fa      	str	r2, [r7, #28]
 800bd64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd66:	69b9      	ldr	r1, [r7, #24]
 800bd68:	69fa      	ldr	r2, [r7, #28]
 800bd6a:	e841 2300 	strex	r3, r2, [r1]
 800bd6e:	617b      	str	r3, [r7, #20]
   return(result);
 800bd70:	697b      	ldr	r3, [r7, #20]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d1e5      	bne.n	800bd42 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2220      	movs	r2, #32
 800bd7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2200      	movs	r2, #0
 800bd82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd86:	2303      	movs	r3, #3
 800bd88:	e012      	b.n	800bdb0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2220      	movs	r2, #32
 800bd8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2220      	movs	r2, #32
 800bd96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2200      	movs	r2, #0
 800bda4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bdae:	2300      	movs	r3, #0
}
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	3758      	adds	r7, #88	@ 0x58
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}

0800bdb8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b084      	sub	sp, #16
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	603b      	str	r3, [r7, #0]
 800bdc4:	4613      	mov	r3, r2
 800bdc6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdc8:	e04f      	b.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bdd0:	d04b      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bdd2:	f7fb f907 	bl	8006fe4 <HAL_GetTick>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	1ad3      	subs	r3, r2, r3
 800bddc:	69ba      	ldr	r2, [r7, #24]
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d302      	bcc.n	800bde8 <UART_WaitOnFlagUntilTimeout+0x30>
 800bde2:	69bb      	ldr	r3, [r7, #24]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d101      	bne.n	800bdec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bde8:	2303      	movs	r3, #3
 800bdea:	e04e      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f003 0304 	and.w	r3, r3, #4
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d037      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	2b80      	cmp	r3, #128	@ 0x80
 800bdfe:	d034      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	2b40      	cmp	r3, #64	@ 0x40
 800be04:	d031      	beq.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	69db      	ldr	r3, [r3, #28]
 800be0c:	f003 0308 	and.w	r3, r3, #8
 800be10:	2b08      	cmp	r3, #8
 800be12:	d110      	bne.n	800be36 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	2208      	movs	r2, #8
 800be1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be1c:	68f8      	ldr	r0, [r7, #12]
 800be1e:	f000 f99c 	bl	800c15a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	2208      	movs	r2, #8
 800be26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800be32:	2301      	movs	r3, #1
 800be34:	e029      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800be40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be44:	d111      	bne.n	800be6a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800be4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be50:	68f8      	ldr	r0, [r7, #12]
 800be52:	f000 f982 	bl	800c15a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	2220      	movs	r2, #32
 800be5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	2200      	movs	r2, #0
 800be62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800be66:	2303      	movs	r3, #3
 800be68:	e00f      	b.n	800be8a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	69da      	ldr	r2, [r3, #28]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	4013      	ands	r3, r2
 800be74:	68ba      	ldr	r2, [r7, #8]
 800be76:	429a      	cmp	r2, r3
 800be78:	bf0c      	ite	eq
 800be7a:	2301      	moveq	r3, #1
 800be7c:	2300      	movne	r3, #0
 800be7e:	b2db      	uxtb	r3, r3
 800be80:	461a      	mov	r2, r3
 800be82:	79fb      	ldrb	r3, [r7, #7]
 800be84:	429a      	cmp	r2, r3
 800be86:	d0a0      	beq.n	800bdca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be88:	2300      	movs	r3, #0
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
	...

0800be94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800be94:	b480      	push	{r7}
 800be96:	b0a3      	sub	sp, #140	@ 0x8c
 800be98:	af00      	add	r7, sp, #0
 800be9a:	60f8      	str	r0, [r7, #12]
 800be9c:	60b9      	str	r1, [r7, #8]
 800be9e:	4613      	mov	r3, r2
 800bea0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	68ba      	ldr	r2, [r7, #8]
 800bea6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	88fa      	ldrh	r2, [r7, #6]
 800beac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	88fa      	ldrh	r2, [r7, #6]
 800beb4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2200      	movs	r2, #0
 800bebc:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	689b      	ldr	r3, [r3, #8]
 800bec2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bec6:	d10e      	bne.n	800bee6 <UART_Start_Receive_IT+0x52>
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	691b      	ldr	r3, [r3, #16]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d105      	bne.n	800bedc <UART_Start_Receive_IT+0x48>
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bed6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800beda:	e02d      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	22ff      	movs	r2, #255	@ 0xff
 800bee0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bee4:	e028      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d10d      	bne.n	800bf0a <UART_Start_Receive_IT+0x76>
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	691b      	ldr	r3, [r3, #16]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d104      	bne.n	800bf00 <UART_Start_Receive_IT+0x6c>
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	22ff      	movs	r2, #255	@ 0xff
 800befa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800befe:	e01b      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	227f      	movs	r2, #127	@ 0x7f
 800bf04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf08:	e016      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	689b      	ldr	r3, [r3, #8]
 800bf0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf12:	d10d      	bne.n	800bf30 <UART_Start_Receive_IT+0x9c>
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	691b      	ldr	r3, [r3, #16]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d104      	bne.n	800bf26 <UART_Start_Receive_IT+0x92>
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	227f      	movs	r2, #127	@ 0x7f
 800bf20:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf24:	e008      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	223f      	movs	r2, #63	@ 0x3f
 800bf2a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bf2e:	e003      	b.n	800bf38 <UART_Start_Receive_IT+0xa4>
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	2200      	movs	r2, #0
 800bf34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	2222      	movs	r2, #34	@ 0x22
 800bf44:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	3308      	adds	r3, #8
 800bf4e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bf52:	e853 3f00 	ldrex	r3, [r3]
 800bf56:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800bf58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bf5a:	f043 0301 	orr.w	r3, r3, #1
 800bf5e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	3308      	adds	r3, #8
 800bf68:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bf6c:	673a      	str	r2, [r7, #112]	@ 0x70
 800bf6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf70:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800bf72:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800bf74:	e841 2300 	strex	r3, r2, [r1]
 800bf78:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800bf7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1e3      	bne.n	800bf48 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bf84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf88:	d14f      	bne.n	800c02a <UART_Start_Receive_IT+0x196>
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bf90:	88fa      	ldrh	r2, [r7, #6]
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d349      	bcc.n	800c02a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	689b      	ldr	r3, [r3, #8]
 800bf9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bf9e:	d107      	bne.n	800bfb0 <UART_Start_Receive_IT+0x11c>
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	691b      	ldr	r3, [r3, #16]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d103      	bne.n	800bfb0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	4a47      	ldr	r2, [pc, #284]	@ (800c0c8 <UART_Start_Receive_IT+0x234>)
 800bfac:	675a      	str	r2, [r3, #116]	@ 0x74
 800bfae:	e002      	b.n	800bfb6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	4a46      	ldr	r2, [pc, #280]	@ (800c0cc <UART_Start_Receive_IT+0x238>)
 800bfb4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	691b      	ldr	r3, [r3, #16]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d01a      	beq.n	800bff4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfc6:	e853 3f00 	ldrex	r3, [r3]
 800bfca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bfcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bfd2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	461a      	mov	r2, r3
 800bfdc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bfe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bfe2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfe4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bfe6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bfe8:	e841 2300 	strex	r3, r2, [r1]
 800bfec:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800bfee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d1e4      	bne.n	800bfbe <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	3308      	adds	r3, #8
 800bffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bffc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bffe:	e853 3f00 	ldrex	r3, [r3]
 800c002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c00a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	3308      	adds	r3, #8
 800c012:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c014:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c016:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c018:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c01a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c01c:	e841 2300 	strex	r3, r2, [r1]
 800c020:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c022:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c024:	2b00      	cmp	r3, #0
 800c026:	d1e5      	bne.n	800bff4 <UART_Start_Receive_IT+0x160>
 800c028:	e046      	b.n	800c0b8 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c032:	d107      	bne.n	800c044 <UART_Start_Receive_IT+0x1b0>
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	691b      	ldr	r3, [r3, #16]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d103      	bne.n	800c044 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	4a24      	ldr	r2, [pc, #144]	@ (800c0d0 <UART_Start_Receive_IT+0x23c>)
 800c040:	675a      	str	r2, [r3, #116]	@ 0x74
 800c042:	e002      	b.n	800c04a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	4a23      	ldr	r2, [pc, #140]	@ (800c0d4 <UART_Start_Receive_IT+0x240>)
 800c048:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d019      	beq.n	800c086 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c05a:	e853 3f00 	ldrex	r3, [r3]
 800c05e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c066:	677b      	str	r3, [r7, #116]	@ 0x74
 800c068:	68fb      	ldr	r3, [r7, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	461a      	mov	r2, r3
 800c06e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c070:	637b      	str	r3, [r7, #52]	@ 0x34
 800c072:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c074:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c076:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c078:	e841 2300 	strex	r3, r2, [r1]
 800c07c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c07e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c080:	2b00      	cmp	r3, #0
 800c082:	d1e6      	bne.n	800c052 <UART_Start_Receive_IT+0x1be>
 800c084:	e018      	b.n	800c0b8 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c08c:	697b      	ldr	r3, [r7, #20]
 800c08e:	e853 3f00 	ldrex	r3, [r3]
 800c092:	613b      	str	r3, [r7, #16]
   return(result);
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	f043 0320 	orr.w	r3, r3, #32
 800c09a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c0a4:	623b      	str	r3, [r7, #32]
 800c0a6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0a8:	69f9      	ldr	r1, [r7, #28]
 800c0aa:	6a3a      	ldr	r2, [r7, #32]
 800c0ac:	e841 2300 	strex	r3, r2, [r1]
 800c0b0:	61bb      	str	r3, [r7, #24]
   return(result);
 800c0b2:	69bb      	ldr	r3, [r7, #24]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d1e6      	bne.n	800c086 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c0b8:	2300      	movs	r3, #0
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	378c      	adds	r7, #140	@ 0x8c
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr
 800c0c6:	bf00      	nop
 800c0c8:	0800ca8d 	.word	0x0800ca8d
 800c0cc:	0800c729 	.word	0x0800c729
 800c0d0:	0800c571 	.word	0x0800c571
 800c0d4:	0800c3b9 	.word	0x0800c3b9

0800c0d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b08f      	sub	sp, #60	@ 0x3c
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0e6:	6a3b      	ldr	r3, [r7, #32]
 800c0e8:	e853 3f00 	ldrex	r3, [r3]
 800c0ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800c0ee:	69fb      	ldr	r3, [r7, #28]
 800c0f0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c0f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c100:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c102:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c106:	e841 2300 	strex	r3, r2, [r1]
 800c10a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1e6      	bne.n	800c0e0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	3308      	adds	r3, #8
 800c118:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	e853 3f00 	ldrex	r3, [r3]
 800c120:	60bb      	str	r3, [r7, #8]
   return(result);
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c128:	633b      	str	r3, [r7, #48]	@ 0x30
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	3308      	adds	r3, #8
 800c130:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c132:	61ba      	str	r2, [r7, #24]
 800c134:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c136:	6979      	ldr	r1, [r7, #20]
 800c138:	69ba      	ldr	r2, [r7, #24]
 800c13a:	e841 2300 	strex	r3, r2, [r1]
 800c13e:	613b      	str	r3, [r7, #16]
   return(result);
 800c140:	693b      	ldr	r3, [r7, #16]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d1e5      	bne.n	800c112 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2220      	movs	r2, #32
 800c14a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800c14e:	bf00      	nop
 800c150:	373c      	adds	r7, #60	@ 0x3c
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr

0800c15a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b095      	sub	sp, #84	@ 0x54
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c168:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c16a:	e853 3f00 	ldrex	r3, [r3]
 800c16e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c172:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	461a      	mov	r2, r3
 800c17e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c180:	643b      	str	r3, [r7, #64]	@ 0x40
 800c182:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c184:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c186:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c188:	e841 2300 	strex	r3, r2, [r1]
 800c18c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c18e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c190:	2b00      	cmp	r3, #0
 800c192:	d1e6      	bne.n	800c162 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	3308      	adds	r3, #8
 800c19a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19c:	6a3b      	ldr	r3, [r7, #32]
 800c19e:	e853 3f00 	ldrex	r3, [r3]
 800c1a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c1a4:	69fb      	ldr	r3, [r7, #28]
 800c1a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c1aa:	f023 0301 	bic.w	r3, r3, #1
 800c1ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	3308      	adds	r3, #8
 800c1b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c1b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c1ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1c0:	e841 2300 	strex	r3, r2, [r1]
 800c1c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d1e3      	bne.n	800c194 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1d0:	2b01      	cmp	r3, #1
 800c1d2:	d118      	bne.n	800c206 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	e853 3f00 	ldrex	r3, [r3]
 800c1e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	f023 0310 	bic.w	r3, r3, #16
 800c1e8:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	461a      	mov	r2, r3
 800c1f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1f2:	61bb      	str	r3, [r7, #24]
 800c1f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f6:	6979      	ldr	r1, [r7, #20]
 800c1f8:	69ba      	ldr	r2, [r7, #24]
 800c1fa:	e841 2300 	strex	r3, r2, [r1]
 800c1fe:	613b      	str	r3, [r7, #16]
   return(result);
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d1e6      	bne.n	800c1d4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2220      	movs	r2, #32
 800c20a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2200      	movs	r2, #0
 800c218:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c21a:	bf00      	nop
 800c21c:	3754      	adds	r7, #84	@ 0x54
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr

0800c226 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800c226:	b580      	push	{r7, lr}
 800c228:	b090      	sub	sp, #64	@ 0x40
 800c22a:	af00      	add	r7, sp, #0
 800c22c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c232:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	f003 0320 	and.w	r3, r3, #32
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d133      	bne.n	800c2aa <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	3308      	adds	r3, #8
 800c248:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c24c:	e853 3f00 	ldrex	r3, [r3]
 800c250:	623b      	str	r3, [r7, #32]
   return(result);
 800c252:	6a3b      	ldr	r3, [r7, #32]
 800c254:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c258:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c25a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	3308      	adds	r3, #8
 800c260:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c262:	633a      	str	r2, [r7, #48]	@ 0x30
 800c264:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c26a:	e841 2300 	strex	r3, r2, [r1]
 800c26e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1e5      	bne.n	800c242 <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	e853 3f00 	ldrex	r3, [r3]
 800c282:	60fb      	str	r3, [r7, #12]
   return(result);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c28a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c28c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	461a      	mov	r2, r3
 800c292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c294:	61fb      	str	r3, [r7, #28]
 800c296:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c298:	69b9      	ldr	r1, [r7, #24]
 800c29a:	69fa      	ldr	r2, [r7, #28]
 800c29c:	e841 2300 	strex	r3, r2, [r1]
 800c2a0:	617b      	str	r3, [r7, #20]
   return(result);
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d1e6      	bne.n	800c276 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800c2a8:	e002      	b.n	800c2b0 <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 800c2aa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800c2ac:	f7f6 fa62 	bl	8002774 <HAL_UART_TxCpltCallback>
}
 800c2b0:	bf00      	nop
 800c2b2:	3740      	adds	r7, #64	@ 0x40
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b084      	sub	sp, #16
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2c4:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800c2c6:	68f8      	ldr	r0, [r7, #12]
 800c2c8:	f7ff f9e2 	bl	800b690 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c2cc:	bf00      	nop
 800c2ce:	3710      	adds	r7, #16
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	bd80      	pop	{r7, pc}

0800c2d4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b086      	sub	sp, #24
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2e0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800c2e2:	697b      	ldr	r3, [r7, #20]
 800c2e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c2e8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800c2ea:	697b      	ldr	r3, [r7, #20]
 800c2ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c2f0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800c2f2:	697b      	ldr	r3, [r7, #20]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	689b      	ldr	r3, [r3, #8]
 800c2f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c2fc:	2b80      	cmp	r3, #128	@ 0x80
 800c2fe:	d105      	bne.n	800c30c <UART_DMAError+0x38>
 800c300:	693b      	ldr	r3, [r7, #16]
 800c302:	2b21      	cmp	r3, #33	@ 0x21
 800c304:	d102      	bne.n	800c30c <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 800c306:	6978      	ldr	r0, [r7, #20]
 800c308:	f7ff fee6 	bl	800c0d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800c30c:	697b      	ldr	r3, [r7, #20]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c316:	2b40      	cmp	r3, #64	@ 0x40
 800c318:	d105      	bne.n	800c326 <UART_DMAError+0x52>
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2b22      	cmp	r3, #34	@ 0x22
 800c31e:	d102      	bne.n	800c326 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 800c320:	6978      	ldr	r0, [r7, #20]
 800c322:	f7ff ff1a 	bl	800c15a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c326:	697b      	ldr	r3, [r7, #20]
 800c328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c32c:	f043 0210 	orr.w	r2, r3, #16
 800c330:	697b      	ldr	r3, [r7, #20]
 800c332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c336:	6978      	ldr	r0, [r7, #20]
 800c338:	f7ff f9b4 	bl	800b6a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c33c:	bf00      	nop
 800c33e:	3718      	adds	r7, #24
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c350:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c352:	68f8      	ldr	r0, [r7, #12]
 800c354:	f7ff f9a6 	bl	800b6a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c358:	bf00      	nop
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b088      	sub	sp, #32
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	e853 3f00 	ldrex	r3, [r3]
 800c374:	60bb      	str	r3, [r7, #8]
   return(result);
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c37c:	61fb      	str	r3, [r7, #28]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	461a      	mov	r2, r3
 800c384:	69fb      	ldr	r3, [r7, #28]
 800c386:	61bb      	str	r3, [r7, #24]
 800c388:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c38a:	6979      	ldr	r1, [r7, #20]
 800c38c:	69ba      	ldr	r2, [r7, #24]
 800c38e:	e841 2300 	strex	r3, r2, [r1]
 800c392:	613b      	str	r3, [r7, #16]
   return(result);
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d1e6      	bne.n	800c368 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2220      	movs	r2, #32
 800c39e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	2200      	movs	r2, #0
 800c3a6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f7f6 f9e3 	bl	8002774 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c3ae:	bf00      	nop
 800c3b0:	3720      	adds	r7, #32
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
	...

0800c3b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b09c      	sub	sp, #112	@ 0x70
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c3c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3d0:	2b22      	cmp	r3, #34	@ 0x22
 800c3d2:	f040 80be 	bne.w	800c552 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c3e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c3e4:	b2d9      	uxtb	r1, r3
 800c3e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c3ea:	b2da      	uxtb	r2, r3
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3f0:	400a      	ands	r2, r1
 800c3f2:	b2d2      	uxtb	r2, r2
 800c3f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c3fa:	1c5a      	adds	r2, r3, #1
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c406:	b29b      	uxth	r3, r3
 800c408:	3b01      	subs	r3, #1
 800c40a:	b29a      	uxth	r2, r3
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c418:	b29b      	uxth	r3, r3
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f040 80a1 	bne.w	800c562 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c428:	e853 3f00 	ldrex	r3, [r3]
 800c42c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c42e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c430:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c434:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	461a      	mov	r2, r3
 800c43c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c43e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c440:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c442:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c444:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c446:	e841 2300 	strex	r3, r2, [r1]
 800c44a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d1e6      	bne.n	800c420 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	3308      	adds	r3, #8
 800c458:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45c:	e853 3f00 	ldrex	r3, [r3]
 800c460:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c464:	f023 0301 	bic.w	r3, r3, #1
 800c468:	667b      	str	r3, [r7, #100]	@ 0x64
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	3308      	adds	r3, #8
 800c470:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c472:	647a      	str	r2, [r7, #68]	@ 0x44
 800c474:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c476:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c478:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c47a:	e841 2300 	strex	r3, r2, [r1]
 800c47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c482:	2b00      	cmp	r3, #0
 800c484:	d1e5      	bne.n	800c452 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2220      	movs	r2, #32
 800c48a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	2200      	movs	r2, #0
 800c492:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2200      	movs	r2, #0
 800c498:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	4a33      	ldr	r2, [pc, #204]	@ (800c56c <UART_RxISR_8BIT+0x1b4>)
 800c4a0:	4293      	cmp	r3, r2
 800c4a2:	d01f      	beq.n	800c4e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	685b      	ldr	r3, [r3, #4]
 800c4aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d018      	beq.n	800c4e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4ba:	e853 3f00 	ldrex	r3, [r3]
 800c4be:	623b      	str	r3, [r7, #32]
   return(result);
 800c4c0:	6a3b      	ldr	r3, [r7, #32]
 800c4c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c4c6:	663b      	str	r3, [r7, #96]	@ 0x60
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4d0:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c4d8:	e841 2300 	strex	r3, r2, [r1]
 800c4dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d1e6      	bne.n	800c4b2 <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4e8:	2b01      	cmp	r3, #1
 800c4ea:	d12e      	bne.n	800c54a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	e853 3f00 	ldrex	r3, [r3]
 800c4fe:	60fb      	str	r3, [r7, #12]
   return(result);
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	f023 0310 	bic.w	r3, r3, #16
 800c506:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	461a      	mov	r2, r3
 800c50e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c510:	61fb      	str	r3, [r7, #28]
 800c512:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c514:	69b9      	ldr	r1, [r7, #24]
 800c516:	69fa      	ldr	r2, [r7, #28]
 800c518:	e841 2300 	strex	r3, r2, [r1]
 800c51c:	617b      	str	r3, [r7, #20]
   return(result);
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d1e6      	bne.n	800c4f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	69db      	ldr	r3, [r3, #28]
 800c52a:	f003 0310 	and.w	r3, r3, #16
 800c52e:	2b10      	cmp	r3, #16
 800c530:	d103      	bne.n	800c53a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	2210      	movs	r2, #16
 800c538:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c540:	4619      	mov	r1, r3
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f7ff f8b8 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c548:	e00b      	b.n	800c562 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c54a:	6878      	ldr	r0, [r7, #4]
 800c54c:	f7f6 f8f4 	bl	8002738 <HAL_UART_RxCpltCallback>
}
 800c550:	e007      	b.n	800c562 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	699a      	ldr	r2, [r3, #24]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f042 0208 	orr.w	r2, r2, #8
 800c560:	619a      	str	r2, [r3, #24]
}
 800c562:	bf00      	nop
 800c564:	3770      	adds	r7, #112	@ 0x70
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}
 800c56a:	bf00      	nop
 800c56c:	40008000 	.word	0x40008000

0800c570 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c570:	b580      	push	{r7, lr}
 800c572:	b09c      	sub	sp, #112	@ 0x70
 800c574:	af00      	add	r7, sp, #0
 800c576:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c57e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c588:	2b22      	cmp	r3, #34	@ 0x22
 800c58a:	f040 80be 	bne.w	800c70a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c594:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c59c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800c59e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800c5a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c5a6:	4013      	ands	r3, r2
 800c5a8:	b29a      	uxth	r2, r3
 800c5aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c5ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5b2:	1c9a      	adds	r2, r3, #2
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5be:	b29b      	uxth	r3, r3
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	b29a      	uxth	r2, r3
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	f040 80a1 	bne.w	800c71a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c5e0:	e853 3f00 	ldrex	r3, [r3]
 800c5e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c5e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c5e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c5ec:	667b      	str	r3, [r7, #100]	@ 0x64
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5f6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c5f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c5fe:	e841 2300 	strex	r3, r2, [r1]
 800c602:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c604:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c606:	2b00      	cmp	r3, #0
 800c608:	d1e6      	bne.n	800c5d8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	3308      	adds	r3, #8
 800c610:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c614:	e853 3f00 	ldrex	r3, [r3]
 800c618:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c61c:	f023 0301 	bic.w	r3, r3, #1
 800c620:	663b      	str	r3, [r7, #96]	@ 0x60
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	3308      	adds	r3, #8
 800c628:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c62a:	643a      	str	r2, [r7, #64]	@ 0x40
 800c62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c630:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c632:	e841 2300 	strex	r3, r2, [r1]
 800c636:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d1e5      	bne.n	800c60a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	2220      	movs	r2, #32
 800c642:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2200      	movs	r2, #0
 800c64a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	2200      	movs	r2, #0
 800c650:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4a33      	ldr	r2, [pc, #204]	@ (800c724 <UART_RxISR_16BIT+0x1b4>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d01f      	beq.n	800c69c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	685b      	ldr	r3, [r3, #4]
 800c662:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c666:	2b00      	cmp	r3, #0
 800c668:	d018      	beq.n	800c69c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c670:	6a3b      	ldr	r3, [r7, #32]
 800c672:	e853 3f00 	ldrex	r3, [r3]
 800c676:	61fb      	str	r3, [r7, #28]
   return(result);
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c67e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	461a      	mov	r2, r3
 800c686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c688:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c68a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c68c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c690:	e841 2300 	strex	r3, r2, [r1]
 800c694:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d1e6      	bne.n	800c66a <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	d12e      	bne.n	800c702 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	e853 3f00 	ldrex	r3, [r3]
 800c6b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	f023 0310 	bic.w	r3, r3, #16
 800c6be:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	461a      	mov	r2, r3
 800c6c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c6c8:	61bb      	str	r3, [r7, #24]
 800c6ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6cc:	6979      	ldr	r1, [r7, #20]
 800c6ce:	69ba      	ldr	r2, [r7, #24]
 800c6d0:	e841 2300 	strex	r3, r2, [r1]
 800c6d4:	613b      	str	r3, [r7, #16]
   return(result);
 800c6d6:	693b      	ldr	r3, [r7, #16]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d1e6      	bne.n	800c6aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	69db      	ldr	r3, [r3, #28]
 800c6e2:	f003 0310 	and.w	r3, r3, #16
 800c6e6:	2b10      	cmp	r3, #16
 800c6e8:	d103      	bne.n	800c6f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	2210      	movs	r2, #16
 800c6f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f7fe ffdc 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c700:	e00b      	b.n	800c71a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f7f6 f818 	bl	8002738 <HAL_UART_RxCpltCallback>
}
 800c708:	e007      	b.n	800c71a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	699a      	ldr	r2, [r3, #24]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f042 0208 	orr.w	r2, r2, #8
 800c718:	619a      	str	r2, [r3, #24]
}
 800c71a:	bf00      	nop
 800c71c:	3770      	adds	r7, #112	@ 0x70
 800c71e:	46bd      	mov	sp, r7
 800c720:	bd80      	pop	{r7, pc}
 800c722:	bf00      	nop
 800c724:	40008000 	.word	0x40008000

0800c728 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b0ac      	sub	sp, #176	@ 0xb0
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c736:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	69db      	ldr	r3, [r3, #28]
 800c740:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	681b      	ldr	r3, [r3, #0]
 800c74a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c75e:	2b22      	cmp	r3, #34	@ 0x22
 800c760:	f040 8183 	bne.w	800ca6a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c76a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c76e:	e126      	b.n	800c9be <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c776:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c77a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c77e:	b2d9      	uxtb	r1, r3
 800c780:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c784:	b2da      	uxtb	r2, r3
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c78a:	400a      	ands	r2, r1
 800c78c:	b2d2      	uxtb	r2, r2
 800c78e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c794:	1c5a      	adds	r2, r3, #1
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	3b01      	subs	r3, #1
 800c7a4:	b29a      	uxth	r2, r3
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	69db      	ldr	r3, [r3, #28]
 800c7b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c7b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7ba:	f003 0307 	and.w	r3, r3, #7
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d053      	beq.n	800c86a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c7c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7c6:	f003 0301 	and.w	r3, r3, #1
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d011      	beq.n	800c7f2 <UART_RxISR_8BIT_FIFOEN+0xca>
 800c7ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c7d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d00b      	beq.n	800c7f2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	2201      	movs	r2, #1
 800c7e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7e8:	f043 0201 	orr.w	r2, r3, #1
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c7f6:	f003 0302 	and.w	r3, r3, #2
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d011      	beq.n	800c822 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c7fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c802:	f003 0301 	and.w	r3, r3, #1
 800c806:	2b00      	cmp	r3, #0
 800c808:	d00b      	beq.n	800c822 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	2202      	movs	r2, #2
 800c810:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c818:	f043 0204 	orr.w	r2, r3, #4
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c822:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c826:	f003 0304 	and.w	r3, r3, #4
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d011      	beq.n	800c852 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c82e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c832:	f003 0301 	and.w	r3, r3, #1
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00b      	beq.n	800c852 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	2204      	movs	r2, #4
 800c840:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c848:	f043 0202 	orr.w	r2, r3, #2
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d006      	beq.n	800c86a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7fe ff21 	bl	800b6a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2200      	movs	r2, #0
 800c866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c870:	b29b      	uxth	r3, r3
 800c872:	2b00      	cmp	r3, #0
 800c874:	f040 80a3 	bne.w	800c9be <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c87e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c880:	e853 3f00 	ldrex	r3, [r3]
 800c884:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c88c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	461a      	mov	r2, r3
 800c896:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c89a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c89c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c89e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c8a0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c8a2:	e841 2300 	strex	r3, r2, [r1]
 800c8a6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c8a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d1e4      	bne.n	800c878 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	3308      	adds	r3, #8
 800c8b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c8b8:	e853 3f00 	ldrex	r3, [r3]
 800c8bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c8be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c8c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c8c4:	f023 0301 	bic.w	r3, r3, #1
 800c8c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	3308      	adds	r3, #8
 800c8d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c8d6:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c8d8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8da:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c8dc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c8de:	e841 2300 	strex	r3, r2, [r1]
 800c8e2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c8e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d1e1      	bne.n	800c8ae <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2220      	movs	r2, #32
 800c8ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	4a60      	ldr	r2, [pc, #384]	@ (800ca84 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800c904:	4293      	cmp	r3, r2
 800c906:	d021      	beq.n	800c94c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c912:	2b00      	cmp	r3, #0
 800c914:	d01a      	beq.n	800c94c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c91c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c91e:	e853 3f00 	ldrex	r3, [r3]
 800c922:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c924:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c926:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c92a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	461a      	mov	r2, r3
 800c934:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c938:	657b      	str	r3, [r7, #84]	@ 0x54
 800c93a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c93c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c93e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c940:	e841 2300 	strex	r3, r2, [r1]
 800c944:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c946:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d1e4      	bne.n	800c916 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c950:	2b01      	cmp	r3, #1
 800c952:	d130      	bne.n	800c9b6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c962:	e853 3f00 	ldrex	r3, [r3]
 800c966:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c96a:	f023 0310 	bic.w	r3, r3, #16
 800c96e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	461a      	mov	r2, r3
 800c978:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c97c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c97e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c980:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c984:	e841 2300 	strex	r3, r2, [r1]
 800c988:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d1e4      	bne.n	800c95a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	69db      	ldr	r3, [r3, #28]
 800c996:	f003 0310 	and.w	r3, r3, #16
 800c99a:	2b10      	cmp	r3, #16
 800c99c:	d103      	bne.n	800c9a6 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	2210      	movs	r2, #16
 800c9a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f7fe fe82 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c9b4:	e00e      	b.n	800c9d4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800c9b6:	6878      	ldr	r0, [r7, #4]
 800c9b8:	f7f5 febe 	bl	8002738 <HAL_UART_RxCpltCallback>
        break;
 800c9bc:	e00a      	b.n	800c9d4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c9be:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d006      	beq.n	800c9d4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800c9c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c9ca:	f003 0320 	and.w	r3, r3, #32
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	f47f aece 	bne.w	800c770 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c9da:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c9de:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d049      	beq.n	800ca7a <UART_RxISR_8BIT_FIFOEN+0x352>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c9ec:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	d242      	bcs.n	800ca7a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	3308      	adds	r3, #8
 800c9fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9fc:	6a3b      	ldr	r3, [r7, #32]
 800c9fe:	e853 3f00 	ldrex	r3, [r3]
 800ca02:	61fb      	str	r3, [r7, #28]
   return(result);
 800ca04:	69fb      	ldr	r3, [r7, #28]
 800ca06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ca0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	3308      	adds	r3, #8
 800ca14:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ca18:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ca1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ca1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ca20:	e841 2300 	strex	r3, r2, [r1]
 800ca24:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d1e3      	bne.n	800c9f4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	4a16      	ldr	r2, [pc, #88]	@ (800ca88 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800ca30:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	e853 3f00 	ldrex	r3, [r3]
 800ca3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	f043 0320 	orr.w	r3, r3, #32
 800ca46:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	461a      	mov	r2, r3
 800ca50:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ca54:	61bb      	str	r3, [r7, #24]
 800ca56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca58:	6979      	ldr	r1, [r7, #20]
 800ca5a:	69ba      	ldr	r2, [r7, #24]
 800ca5c:	e841 2300 	strex	r3, r2, [r1]
 800ca60:	613b      	str	r3, [r7, #16]
   return(result);
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d1e4      	bne.n	800ca32 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ca68:	e007      	b.n	800ca7a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	699a      	ldr	r2, [r3, #24]
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f042 0208 	orr.w	r2, r2, #8
 800ca78:	619a      	str	r2, [r3, #24]
}
 800ca7a:	bf00      	nop
 800ca7c:	37b0      	adds	r7, #176	@ 0xb0
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	40008000 	.word	0x40008000
 800ca88:	0800c3b9 	.word	0x0800c3b9

0800ca8c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b0ae      	sub	sp, #184	@ 0xb8
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca9a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	69db      	ldr	r3, [r3, #28]
 800caa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	689b      	ldr	r3, [r3, #8]
 800cab8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cac2:	2b22      	cmp	r3, #34	@ 0x22
 800cac4:	f040 8187 	bne.w	800cdd6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cace:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cad2:	e12a      	b.n	800cd2a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cada:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cae2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cae6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800caea:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800caee:	4013      	ands	r3, r2
 800caf0:	b29a      	uxth	r2, r3
 800caf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800caf6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cafc:	1c9a      	adds	r2, r3, #2
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cb08:	b29b      	uxth	r3, r3
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	b29a      	uxth	r2, r3
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	69db      	ldr	r3, [r3, #28]
 800cb1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cb1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cb22:	f003 0307 	and.w	r3, r3, #7
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d053      	beq.n	800cbd2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cb2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cb2e:	f003 0301 	and.w	r3, r3, #1
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d011      	beq.n	800cb5a <UART_RxISR_16BIT_FIFOEN+0xce>
 800cb36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cb3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d00b      	beq.n	800cb5a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	2201      	movs	r2, #1
 800cb48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb50:	f043 0201 	orr.w	r2, r3, #1
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cb5e:	f003 0302 	and.w	r3, r3, #2
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d011      	beq.n	800cb8a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800cb66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cb6a:	f003 0301 	and.w	r3, r3, #1
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d00b      	beq.n	800cb8a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	2202      	movs	r2, #2
 800cb78:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cb80:	f043 0204 	orr.w	r2, r3, #4
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cb8e:	f003 0304 	and.w	r3, r3, #4
 800cb92:	2b00      	cmp	r3, #0
 800cb94:	d011      	beq.n	800cbba <UART_RxISR_16BIT_FIFOEN+0x12e>
 800cb96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800cb9a:	f003 0301 	and.w	r3, r3, #1
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d00b      	beq.n	800cbba <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	2204      	movs	r2, #4
 800cba8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbb0:	f043 0202 	orr.w	r2, r3, #2
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d006      	beq.n	800cbd2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f7fe fd6d 	bl	800b6a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cbd8:	b29b      	uxth	r3, r3
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	f040 80a5 	bne.w	800cd2a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cbe8:	e853 3f00 	ldrex	r3, [r3]
 800cbec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800cbee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cbf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cbf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	461a      	mov	r2, r3
 800cbfe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800cc02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cc06:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc08:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cc0a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800cc0e:	e841 2300 	strex	r3, r2, [r1]
 800cc12:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800cc14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d1e2      	bne.n	800cbe0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	3308      	adds	r3, #8
 800cc20:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc24:	e853 3f00 	ldrex	r3, [r3]
 800cc28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800cc2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cc30:	f023 0301 	bic.w	r3, r3, #1
 800cc34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	3308      	adds	r3, #8
 800cc3e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800cc42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800cc44:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc46:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800cc48:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800cc4a:	e841 2300 	strex	r3, r2, [r1]
 800cc4e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800cc50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d1e1      	bne.n	800cc1a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	2220      	movs	r2, #32
 800cc5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	2200      	movs	r2, #0
 800cc62:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2200      	movs	r2, #0
 800cc68:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a60      	ldr	r2, [pc, #384]	@ (800cdf0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d021      	beq.n	800ccb8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	685b      	ldr	r3, [r3, #4]
 800cc7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d01a      	beq.n	800ccb8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc8a:	e853 3f00 	ldrex	r3, [r3]
 800cc8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800cc90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cc92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cc96:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	461a      	mov	r2, r3
 800cca0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800cca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cca6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ccaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ccac:	e841 2300 	strex	r3, r2, [r1]
 800ccb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ccb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d1e4      	bne.n	800cc82 <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d130      	bne.n	800cd22 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccce:	e853 3f00 	ldrex	r3, [r3]
 800ccd2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ccd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccd6:	f023 0310 	bic.w	r3, r3, #16
 800ccda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	461a      	mov	r2, r3
 800cce4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800cce8:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ccec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ccee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ccf0:	e841 2300 	strex	r3, r2, [r1]
 800ccf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ccf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d1e4      	bne.n	800ccc6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	69db      	ldr	r3, [r3, #28]
 800cd02:	f003 0310 	and.w	r3, r3, #16
 800cd06:	2b10      	cmp	r3, #16
 800cd08:	d103      	bne.n	800cd12 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	2210      	movs	r2, #16
 800cd10:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cd18:	4619      	mov	r1, r3
 800cd1a:	6878      	ldr	r0, [r7, #4]
 800cd1c:	f7fe fccc 	bl	800b6b8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800cd20:	e00e      	b.n	800cd40 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f7f5 fd08 	bl	8002738 <HAL_UART_RxCpltCallback>
        break;
 800cd28:	e00a      	b.n	800cd40 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cd2a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d006      	beq.n	800cd40 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800cd32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cd36:	f003 0320 	and.w	r3, r3, #32
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f47f aeca 	bne.w	800cad4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cd46:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cd4a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d049      	beq.n	800cde6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cd58:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800cd5c:	429a      	cmp	r2, r3
 800cd5e:	d242      	bcs.n	800cde6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	3308      	adds	r3, #8
 800cd66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd6a:	e853 3f00 	ldrex	r3, [r3]
 800cd6e:	623b      	str	r3, [r7, #32]
   return(result);
 800cd70:	6a3b      	ldr	r3, [r7, #32]
 800cd72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	3308      	adds	r3, #8
 800cd80:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800cd84:	633a      	str	r2, [r7, #48]	@ 0x30
 800cd86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cd8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd8c:	e841 2300 	strex	r3, r2, [r1]
 800cd90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d1e3      	bne.n	800cd60 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	4a16      	ldr	r2, [pc, #88]	@ (800cdf4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800cd9c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda4:	693b      	ldr	r3, [r7, #16]
 800cda6:	e853 3f00 	ldrex	r3, [r3]
 800cdaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	f043 0320 	orr.w	r3, r3, #32
 800cdb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	461a      	mov	r2, r3
 800cdbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800cdc0:	61fb      	str	r3, [r7, #28]
 800cdc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdc4:	69b9      	ldr	r1, [r7, #24]
 800cdc6:	69fa      	ldr	r2, [r7, #28]
 800cdc8:	e841 2300 	strex	r3, r2, [r1]
 800cdcc:	617b      	str	r3, [r7, #20]
   return(result);
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d1e4      	bne.n	800cd9e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cdd4:	e007      	b.n	800cde6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	699a      	ldr	r2, [r3, #24]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f042 0208 	orr.w	r2, r2, #8
 800cde4:	619a      	str	r2, [r3, #24]
}
 800cde6:	bf00      	nop
 800cde8:	37b8      	adds	r7, #184	@ 0xb8
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}
 800cdee:	bf00      	nop
 800cdf0:	40008000 	.word	0x40008000
 800cdf4:	0800c571 	.word	0x0800c571

0800cdf8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b083      	sub	sp, #12
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ce00:	bf00      	nop
 800ce02:	370c      	adds	r7, #12
 800ce04:	46bd      	mov	sp, r7
 800ce06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0a:	4770      	bx	lr

0800ce0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ce0c:	b480      	push	{r7}
 800ce0e:	b083      	sub	sp, #12
 800ce10:	af00      	add	r7, sp, #0
 800ce12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ce14:	bf00      	nop
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b083      	sub	sp, #12
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ce28:	bf00      	nop
 800ce2a:	370c      	adds	r7, #12
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ce34:	b480      	push	{r7}
 800ce36:	b085      	sub	sp, #20
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	d101      	bne.n	800ce4a <HAL_UARTEx_DisableFifoMode+0x16>
 800ce46:	2302      	movs	r3, #2
 800ce48:	e027      	b.n	800ce9a <HAL_UARTEx_DisableFifoMode+0x66>
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	2224      	movs	r2, #36	@ 0x24
 800ce56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f022 0201 	bic.w	r2, r2, #1
 800ce70:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ce78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	68fa      	ldr	r2, [r7, #12]
 800ce86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	2220      	movs	r2, #32
 800ce8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2200      	movs	r2, #0
 800ce94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3714      	adds	r7, #20
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea4:	4770      	bx	lr

0800cea6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cea6:	b580      	push	{r7, lr}
 800cea8:	b084      	sub	sp, #16
 800ceaa:	af00      	add	r7, sp, #0
 800ceac:	6078      	str	r0, [r7, #4]
 800ceae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ceb6:	2b01      	cmp	r3, #1
 800ceb8:	d101      	bne.n	800cebe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ceba:	2302      	movs	r3, #2
 800cebc:	e02d      	b.n	800cf1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	2201      	movs	r2, #1
 800cec2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2224      	movs	r2, #36	@ 0x24
 800ceca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	f022 0201 	bic.w	r2, r2, #1
 800cee4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	683a      	ldr	r2, [r7, #0]
 800cef6:	430a      	orrs	r2, r1
 800cef8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f000 f850 	bl	800cfa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	68fa      	ldr	r2, [r7, #12]
 800cf06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2220      	movs	r2, #32
 800cf0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2200      	movs	r2, #0
 800cf14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cf18:	2300      	movs	r3, #0
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3710      	adds	r7, #16
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}

0800cf22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b084      	sub	sp, #16
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	6078      	str	r0, [r7, #4]
 800cf2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d101      	bne.n	800cf3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cf36:	2302      	movs	r3, #2
 800cf38:	e02d      	b.n	800cf96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	2224      	movs	r2, #36	@ 0x24
 800cf46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f022 0201 	bic.w	r2, r2, #1
 800cf60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	689b      	ldr	r3, [r3, #8]
 800cf68:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	683a      	ldr	r2, [r7, #0]
 800cf72:	430a      	orrs	r2, r1
 800cf74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 f812 	bl	800cfa0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	68fa      	ldr	r2, [r7, #12]
 800cf82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2220      	movs	r2, #32
 800cf88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2200      	movs	r2, #0
 800cf90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800cf94:	2300      	movs	r3, #0
}
 800cf96:	4618      	mov	r0, r3
 800cf98:	3710      	adds	r7, #16
 800cf9a:	46bd      	mov	sp, r7
 800cf9c:	bd80      	pop	{r7, pc}
	...

0800cfa0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	b085      	sub	sp, #20
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d108      	bne.n	800cfc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2201      	movs	r2, #1
 800cfbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cfc0:	e031      	b.n	800d026 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cfc2:	2308      	movs	r3, #8
 800cfc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cfc6:	2308      	movs	r3, #8
 800cfc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	689b      	ldr	r3, [r3, #8]
 800cfd0:	0e5b      	lsrs	r3, r3, #25
 800cfd2:	b2db      	uxtb	r3, r3
 800cfd4:	f003 0307 	and.w	r3, r3, #7
 800cfd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	689b      	ldr	r3, [r3, #8]
 800cfe0:	0f5b      	lsrs	r3, r3, #29
 800cfe2:	b2db      	uxtb	r3, r3
 800cfe4:	f003 0307 	and.w	r3, r3, #7
 800cfe8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cfea:	7bbb      	ldrb	r3, [r7, #14]
 800cfec:	7b3a      	ldrb	r2, [r7, #12]
 800cfee:	4911      	ldr	r1, [pc, #68]	@ (800d034 <UARTEx_SetNbDataToProcess+0x94>)
 800cff0:	5c8a      	ldrb	r2, [r1, r2]
 800cff2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800cff6:	7b3a      	ldrb	r2, [r7, #12]
 800cff8:	490f      	ldr	r1, [pc, #60]	@ (800d038 <UARTEx_SetNbDataToProcess+0x98>)
 800cffa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cffc:	fb93 f3f2 	sdiv	r3, r3, r2
 800d000:	b29a      	uxth	r2, r3
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d008:	7bfb      	ldrb	r3, [r7, #15]
 800d00a:	7b7a      	ldrb	r2, [r7, #13]
 800d00c:	4909      	ldr	r1, [pc, #36]	@ (800d034 <UARTEx_SetNbDataToProcess+0x94>)
 800d00e:	5c8a      	ldrb	r2, [r1, r2]
 800d010:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d014:	7b7a      	ldrb	r2, [r7, #13]
 800d016:	4908      	ldr	r1, [pc, #32]	@ (800d038 <UARTEx_SetNbDataToProcess+0x98>)
 800d018:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d01a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d01e:	b29a      	uxth	r2, r3
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d026:	bf00      	nop
 800d028:	3714      	adds	r7, #20
 800d02a:	46bd      	mov	sp, r7
 800d02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d030:	4770      	bx	lr
 800d032:	bf00      	nop
 800d034:	080153c8 	.word	0x080153c8
 800d038:	080153d0 	.word	0x080153d0

0800d03c <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b088      	sub	sp, #32
 800d040:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d042:	2300      	movs	r3, #0
 800d044:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d046:	f107 0308 	add.w	r3, r7, #8
 800d04a:	2218      	movs	r2, #24
 800d04c:	2100      	movs	r1, #0
 800d04e:	4618      	mov	r0, r3
 800d050:	f001 fcf0 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d054:	233f      	movs	r3, #63	@ 0x3f
 800d056:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800d058:	2381      	movs	r3, #129	@ 0x81
 800d05a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d05c:	1dfb      	adds	r3, r7, #7
 800d05e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d060:	2301      	movs	r3, #1
 800d062:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d064:	f107 0308 	add.w	r3, r7, #8
 800d068:	2100      	movs	r1, #0
 800d06a:	4618      	mov	r0, r3
 800d06c:	f001 fba0 	bl	800e7b0 <hci_send_req>
 800d070:	4603      	mov	r3, r0
 800d072:	2b00      	cmp	r3, #0
 800d074:	da01      	bge.n	800d07a <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d076:	23ff      	movs	r3, #255	@ 0xff
 800d078:	e000      	b.n	800d07c <aci_gap_set_non_discoverable+0x40>
  return status;
 800d07a:	79fb      	ldrb	r3, [r7, #7]
}
 800d07c:	4618      	mov	r0, r3
 800d07e:	3720      	adds	r7, #32
 800d080:	46bd      	mov	sp, r7
 800d082:	bd80      	pop	{r7, pc}

0800d084 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800d084:	b5b0      	push	{r4, r5, r7, lr}
 800d086:	b0ce      	sub	sp, #312	@ 0x138
 800d088:	af00      	add	r7, sp, #0
 800d08a:	4605      	mov	r5, r0
 800d08c:	460c      	mov	r4, r1
 800d08e:	4610      	mov	r0, r2
 800d090:	4619      	mov	r1, r3
 800d092:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d096:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d09a:	462a      	mov	r2, r5
 800d09c:	701a      	strb	r2, [r3, #0]
 800d09e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0a2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800d0a6:	4622      	mov	r2, r4
 800d0a8:	801a      	strh	r2, [r3, #0]
 800d0aa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0ae:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	801a      	strh	r2, [r3, #0]
 800d0b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0ba:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d0be:	460a      	mov	r2, r1
 800d0c0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800d0c2:	f107 0310 	add.w	r3, r7, #16
 800d0c6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800d0ca:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d0ce:	3308      	adds	r3, #8
 800d0d0:	f107 0210 	add.w	r2, r7, #16
 800d0d4:	4413      	add	r3, r2
 800d0d6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800d0da:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d0de:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d0e2:	4413      	add	r3, r2
 800d0e4:	3309      	adds	r3, #9
 800d0e6:	f107 0210 	add.w	r2, r7, #16
 800d0ea:	4413      	add	r3, r2
 800d0ec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d0f0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d0f4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800d102:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d106:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d10a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800d10e:	7812      	ldrb	r2, [r2, #0]
 800d110:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d112:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d116:	3301      	adds	r3, #1
 800d118:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800d11c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d120:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d124:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800d128:	8812      	ldrh	r2, [r2, #0]
 800d12a:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800d12e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d132:	3302      	adds	r3, #2
 800d134:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800d138:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d13c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d140:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800d144:	8812      	ldrh	r2, [r2, #0]
 800d146:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800d14a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d14e:	3302      	adds	r3, #2
 800d150:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800d154:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d158:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800d15c:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800d160:	7812      	ldrb	r2, [r2, #0]
 800d162:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d164:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d168:	3301      	adds	r3, #1
 800d16a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800d16e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d172:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d176:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d178:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d17c:	3301      	adds	r3, #1
 800d17e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800d182:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d186:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d18a:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800d18c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d190:	3301      	adds	r3, #1
 800d192:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800d196:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800d19a:	3308      	adds	r3, #8
 800d19c:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800d1a0:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f001 fc35 	bl	800ea14 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800d1aa:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800d1ae:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d1b2:	4413      	add	r3, r2
 800d1b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800d1b8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d1bc:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d1c0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800d1c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800d1cc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800d1d0:	3301      	adds	r3, #1
 800d1d2:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800d1d6:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800d1da:	4618      	mov	r0, r3
 800d1dc:	f001 fc1a 	bl	800ea14 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800d1e0:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800d1e4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d1e8:	4413      	add	r3, r2
 800d1ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800d1ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d1f2:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800d1f6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800d1f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d1fc:	3302      	adds	r3, #2
 800d1fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800d202:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d206:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800d20a:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800d20c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d210:	3302      	adds	r3, #2
 800d212:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d216:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d21a:	2218      	movs	r2, #24
 800d21c:	2100      	movs	r1, #0
 800d21e:	4618      	mov	r0, r3
 800d220:	f001 fc08 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d224:	233f      	movs	r3, #63	@ 0x3f
 800d226:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800d22a:	2383      	movs	r3, #131	@ 0x83
 800d22c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d230:	f107 0310 	add.w	r3, r7, #16
 800d234:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d238:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d23c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d240:	f107 030f 	add.w	r3, r7, #15
 800d244:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d248:	2301      	movs	r3, #1
 800d24a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d24e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d252:	2100      	movs	r1, #0
 800d254:	4618      	mov	r0, r3
 800d256:	f001 faab 	bl	800e7b0 <hci_send_req>
 800d25a:	4603      	mov	r3, r0
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	da01      	bge.n	800d264 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800d260:	23ff      	movs	r3, #255	@ 0xff
 800d262:	e004      	b.n	800d26e <aci_gap_set_discoverable+0x1ea>
  return status;
 800d264:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d268:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d26c:	781b      	ldrb	r3, [r3, #0]
}
 800d26e:	4618      	mov	r0, r3
 800d270:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800d274:	46bd      	mov	sp, r7
 800d276:	bdb0      	pop	{r4, r5, r7, pc}

0800d278 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800d278:	b580      	push	{r7, lr}
 800d27a:	b0cc      	sub	sp, #304	@ 0x130
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	4602      	mov	r2, r0
 800d280:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d284:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d288:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800d28a:	f107 0310 	add.w	r3, r7, #16
 800d28e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d292:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d296:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d29a:	2200      	movs	r2, #0
 800d29c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d29e:	2300      	movs	r3, #0
 800d2a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800d2a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d2a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d2ac:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d2b0:	7812      	ldrb	r2, [r2, #0]
 800d2b2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d2b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d2b8:	3301      	adds	r3, #1
 800d2ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d2be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d2c2:	2218      	movs	r2, #24
 800d2c4:	2100      	movs	r1, #0
 800d2c6:	4618      	mov	r0, r3
 800d2c8:	f001 fbb4 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d2cc:	233f      	movs	r3, #63	@ 0x3f
 800d2ce:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800d2d2:	2385      	movs	r3, #133	@ 0x85
 800d2d4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d2d8:	f107 0310 	add.w	r3, r7, #16
 800d2dc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d2e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d2e4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d2e8:	f107 030f 	add.w	r3, r7, #15
 800d2ec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d2f6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d2fa:	2100      	movs	r1, #0
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f001 fa57 	bl	800e7b0 <hci_send_req>
 800d302:	4603      	mov	r3, r0
 800d304:	2b00      	cmp	r3, #0
 800d306:	da01      	bge.n	800d30c <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800d308:	23ff      	movs	r3, #255	@ 0xff
 800d30a:	e004      	b.n	800d316 <aci_gap_set_io_capability+0x9e>
  return status;
 800d30c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d310:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d314:	781b      	ldrb	r3, [r3, #0]
}
 800d316:	4618      	mov	r0, r3
 800d318:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d31c:	46bd      	mov	sp, r7
 800d31e:	bd80      	pop	{r7, pc}

0800d320 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800d320:	b5b0      	push	{r4, r5, r7, lr}
 800d322:	b0cc      	sub	sp, #304	@ 0x130
 800d324:	af00      	add	r7, sp, #0
 800d326:	4605      	mov	r5, r0
 800d328:	460c      	mov	r4, r1
 800d32a:	4610      	mov	r0, r2
 800d32c:	4619      	mov	r1, r3
 800d32e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d332:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d336:	462a      	mov	r2, r5
 800d338:	701a      	strb	r2, [r3, #0]
 800d33a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d33e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d342:	4622      	mov	r2, r4
 800d344:	701a      	strb	r2, [r3, #0]
 800d346:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d34a:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d34e:	4602      	mov	r2, r0
 800d350:	701a      	strb	r2, [r3, #0]
 800d352:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d356:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800d35a:	460a      	mov	r2, r1
 800d35c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800d35e:	f107 0310 	add.w	r3, r7, #16
 800d362:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d366:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d36a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d36e:	2200      	movs	r2, #0
 800d370:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d372:	2300      	movs	r3, #0
 800d374:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800d378:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d37c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d380:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d384:	7812      	ldrb	r2, [r2, #0]
 800d386:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d388:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d38c:	3301      	adds	r3, #1
 800d38e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800d392:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d396:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d39a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d39e:	7812      	ldrb	r2, [r2, #0]
 800d3a0:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d3a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d3a6:	3301      	adds	r3, #1
 800d3a8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800d3ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3b0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d3b4:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d3b8:	7812      	ldrb	r2, [r2, #0]
 800d3ba:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d3bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800d3c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3ca:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d3ce:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800d3d2:	7812      	ldrb	r2, [r2, #0]
 800d3d4:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800d3d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d3da:	3301      	adds	r3, #1
 800d3dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800d3e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3e4:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800d3e8:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800d3ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800d3f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d3f8:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800d3fc:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800d3fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d402:	3301      	adds	r3, #1
 800d404:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800d408:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d40c:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800d410:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800d412:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d416:	3301      	adds	r3, #1
 800d418:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800d41c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d420:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800d424:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800d428:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d42c:	3304      	adds	r3, #4
 800d42e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800d432:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d436:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800d43a:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800d43c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d440:	3301      	adds	r3, #1
 800d442:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d446:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d44a:	2218      	movs	r2, #24
 800d44c:	2100      	movs	r1, #0
 800d44e:	4618      	mov	r0, r3
 800d450:	f001 faf0 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d454:	233f      	movs	r3, #63	@ 0x3f
 800d456:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800d45a:	2386      	movs	r3, #134	@ 0x86
 800d45c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d460:	f107 0310 	add.w	r3, r7, #16
 800d464:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d468:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d46c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d470:	f107 030f 	add.w	r3, r7, #15
 800d474:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d478:	2301      	movs	r3, #1
 800d47a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d47e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d482:	2100      	movs	r1, #0
 800d484:	4618      	mov	r0, r3
 800d486:	f001 f993 	bl	800e7b0 <hci_send_req>
 800d48a:	4603      	mov	r3, r0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	da01      	bge.n	800d494 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800d490:	23ff      	movs	r3, #255	@ 0xff
 800d492:	e004      	b.n	800d49e <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800d494:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d498:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d49c:	781b      	ldrb	r3, [r3, #0]
}
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bdb0      	pop	{r4, r5, r7, pc}

0800d4a8 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b0cc      	sub	sp, #304	@ 0x130
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4b4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d4b8:	6019      	str	r1, [r3, #0]
 800d4ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4be:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d4c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800d4c4:	f107 0310 	add.w	r3, r7, #16
 800d4c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d4cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d4d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d4de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d4e6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d4ea:	8812      	ldrh	r2, [r2, #0]
 800d4ec:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d4ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d4f2:	3302      	adds	r3, #2
 800d4f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800d4f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d4fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d500:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800d504:	6812      	ldr	r2, [r2, #0]
 800d506:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800d50a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d50e:	3304      	adds	r3, #4
 800d510:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d514:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d518:	2218      	movs	r2, #24
 800d51a:	2100      	movs	r1, #0
 800d51c:	4618      	mov	r0, r3
 800d51e:	f001 fa89 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d522:	233f      	movs	r3, #63	@ 0x3f
 800d524:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800d528:	2388      	movs	r3, #136	@ 0x88
 800d52a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d52e:	f107 0310 	add.w	r3, r7, #16
 800d532:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d536:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d53a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d53e:	f107 030f 	add.w	r3, r7, #15
 800d542:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d546:	2301      	movs	r3, #1
 800d548:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d54c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d550:	2100      	movs	r1, #0
 800d552:	4618      	mov	r0, r3
 800d554:	f001 f92c 	bl	800e7b0 <hci_send_req>
 800d558:	4603      	mov	r3, r0
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	da01      	bge.n	800d562 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800d55e:	23ff      	movs	r3, #255	@ 0xff
 800d560:	e004      	b.n	800d56c <aci_gap_pass_key_resp+0xc4>
  return status;
 800d562:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d566:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d56a:	781b      	ldrb	r3, [r3, #0]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}

0800d576 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800d576:	b590      	push	{r4, r7, lr}
 800d578:	b0cd      	sub	sp, #308	@ 0x134
 800d57a:	af00      	add	r7, sp, #0
 800d57c:	4604      	mov	r4, r0
 800d57e:	4608      	mov	r0, r1
 800d580:	4611      	mov	r1, r2
 800d582:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d586:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800d58a:	6013      	str	r3, [r2, #0]
 800d58c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d590:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d594:	4622      	mov	r2, r4
 800d596:	701a      	strb	r2, [r3, #0]
 800d598:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d59c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d5a0:	4602      	mov	r2, r0
 800d5a2:	701a      	strb	r2, [r3, #0]
 800d5a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d5a8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d5ac:	460a      	mov	r2, r1
 800d5ae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800d5b0:	f107 0310 	add.w	r3, r7, #16
 800d5b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800d5b8:	f107 0308 	add.w	r3, r7, #8
 800d5bc:	2207      	movs	r2, #7
 800d5be:	2100      	movs	r1, #0
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	f001 fa37 	bl	800ea34 <Osal_MemSet>
  int index_input = 0;
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800d5cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5d0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d5d4:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d5d8:	7812      	ldrb	r2, [r2, #0]
 800d5da:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d5dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800d5e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d5ea:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d5ee:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d5f2:	7812      	ldrb	r2, [r2, #0]
 800d5f4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800d5f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800d600:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d604:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d608:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d60c:	7812      	ldrb	r2, [r2, #0]
 800d60e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d610:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d614:	3301      	adds	r3, #1
 800d616:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d61a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d61e:	2218      	movs	r2, #24
 800d620:	2100      	movs	r1, #0
 800d622:	4618      	mov	r0, r3
 800d624:	f001 fa06 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d628:	233f      	movs	r3, #63	@ 0x3f
 800d62a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800d62e:	238a      	movs	r3, #138	@ 0x8a
 800d630:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d634:	f107 0310 	add.w	r3, r7, #16
 800d638:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d63c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d640:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800d644:	f107 0308 	add.w	r3, r7, #8
 800d648:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800d64c:	2307      	movs	r3, #7
 800d64e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d652:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d656:	2100      	movs	r1, #0
 800d658:	4618      	mov	r0, r3
 800d65a:	f001 f8a9 	bl	800e7b0 <hci_send_req>
 800d65e:	4603      	mov	r3, r0
 800d660:	2b00      	cmp	r3, #0
 800d662:	da01      	bge.n	800d668 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800d664:	23ff      	movs	r3, #255	@ 0xff
 800d666:	e02e      	b.n	800d6c6 <aci_gap_init+0x150>
  if ( resp.Status )
 800d668:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d66c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d005      	beq.n	800d682 <aci_gap_init+0x10c>
    return resp.Status;
 800d676:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d67a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	e021      	b.n	800d6c6 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800d682:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d686:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800d68a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d68e:	b29a      	uxth	r2, r3
 800d690:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d694:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800d69c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6a0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800d6a4:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800d6a8:	b29a      	uxth	r2, r3
 800d6aa:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800d6ae:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800d6b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6b4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800d6b8:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800d6bc:	b29a      	uxth	r2, r3
 800d6be:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800d6c2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800d6c4:	2300      	movs	r3, #0
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd90      	pop	{r4, r7, pc}

0800d6d0 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b0cc      	sub	sp, #304	@ 0x130
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	4602      	mov	r2, r0
 800d6d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6dc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d6e0:	6019      	str	r1, [r3, #0]
 800d6e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6e6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d6ea:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800d6ec:	f107 0310 	add.w	r3, r7, #16
 800d6f0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d6f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d6f8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d700:	2300      	movs	r3, #0
 800d702:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800d706:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d70a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d70e:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800d712:	7812      	ldrb	r2, [r2, #0]
 800d714:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800d716:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d71a:	3301      	adds	r3, #1
 800d71c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800d720:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d724:	1c58      	adds	r0, r3, #1
 800d726:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d72a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d72e:	781a      	ldrb	r2, [r3, #0]
 800d730:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d734:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800d738:	6819      	ldr	r1, [r3, #0]
 800d73a:	f001 f96b 	bl	800ea14 <Osal_MemCpy>
  index_input += AdvDataLen;
 800d73e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d742:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800d74c:	4413      	add	r3, r2
 800d74e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d752:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d756:	2218      	movs	r2, #24
 800d758:	2100      	movs	r1, #0
 800d75a:	4618      	mov	r0, r3
 800d75c:	f001 f96a 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d760:	233f      	movs	r3, #63	@ 0x3f
 800d762:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800d766:	238e      	movs	r3, #142	@ 0x8e
 800d768:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d76c:	f107 0310 	add.w	r3, r7, #16
 800d770:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d774:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d778:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d77c:	f107 030f 	add.w	r3, r7, #15
 800d780:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d784:	2301      	movs	r3, #1
 800d786:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d78a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d78e:	2100      	movs	r1, #0
 800d790:	4618      	mov	r0, r3
 800d792:	f001 f80d 	bl	800e7b0 <hci_send_req>
 800d796:	4603      	mov	r3, r0
 800d798:	2b00      	cmp	r3, #0
 800d79a:	da01      	bge.n	800d7a0 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800d79c:	23ff      	movs	r3, #255	@ 0xff
 800d79e:	e004      	b.n	800d7aa <aci_gap_update_adv_data+0xda>
  return status;
 800d7a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d7a4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d7a8:	781b      	ldrb	r3, [r3, #0]
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b088      	sub	sp, #32
 800d7b8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d7be:	f107 0308 	add.w	r3, r7, #8
 800d7c2:	2218      	movs	r2, #24
 800d7c4:	2100      	movs	r1, #0
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	f001 f934 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d7cc:	233f      	movs	r3, #63	@ 0x3f
 800d7ce:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800d7d0:	2392      	movs	r3, #146	@ 0x92
 800d7d2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d7d4:	1dfb      	adds	r3, r7, #7
 800d7d6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d7d8:	2301      	movs	r3, #1
 800d7da:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d7dc:	f107 0308 	add.w	r3, r7, #8
 800d7e0:	2100      	movs	r1, #0
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	f000 ffe4 	bl	800e7b0 <hci_send_req>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	da01      	bge.n	800d7f2 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800d7ee:	23ff      	movs	r3, #255	@ 0xff
 800d7f0:	e000      	b.n	800d7f4 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800d7f2:	79fb      	ldrb	r3, [r7, #7]
}
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	3720      	adds	r7, #32
 800d7f8:	46bd      	mov	sp, r7
 800d7fa:	bd80      	pop	{r7, pc}

0800d7fc <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b0cc      	sub	sp, #304	@ 0x130
 800d800:	af00      	add	r7, sp, #0
 800d802:	4602      	mov	r2, r0
 800d804:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d808:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d80c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800d80e:	f107 0310 	add.w	r3, r7, #16
 800d812:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d816:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d81a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d81e:	2200      	movs	r2, #0
 800d820:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d822:	2300      	movs	r3, #0
 800d824:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d828:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d82c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d830:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d834:	8812      	ldrh	r2, [r2, #0]
 800d836:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d83c:	3302      	adds	r3, #2
 800d83e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d842:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d846:	2218      	movs	r2, #24
 800d848:	2100      	movs	r1, #0
 800d84a:	4618      	mov	r0, r3
 800d84c:	f001 f8f2 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d850:	233f      	movs	r3, #63	@ 0x3f
 800d852:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800d856:	2395      	movs	r3, #149	@ 0x95
 800d858:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d85c:	f107 0310 	add.w	r3, r7, #16
 800d860:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d864:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d868:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d86c:	f107 030f 	add.w	r3, r7, #15
 800d870:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d874:	2301      	movs	r3, #1
 800d876:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d87a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d87e:	2100      	movs	r1, #0
 800d880:	4618      	mov	r0, r3
 800d882:	f000 ff95 	bl	800e7b0 <hci_send_req>
 800d886:	4603      	mov	r3, r0
 800d888:	2b00      	cmp	r3, #0
 800d88a:	da01      	bge.n	800d890 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800d88c:	23ff      	movs	r3, #255	@ 0xff
 800d88e:	e004      	b.n	800d89a <aci_gap_allow_rebond+0x9e>
  return status;
 800d890:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d894:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d898:	781b      	ldrb	r3, [r3, #0]
}
 800d89a:	4618      	mov	r0, r3
 800d89c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}

0800d8a4 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b0cc      	sub	sp, #304	@ 0x130
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8b0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800d8b4:	801a      	strh	r2, [r3, #0]
 800d8b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8ba:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800d8be:	460a      	mov	r2, r1
 800d8c0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800d8c2:	f107 0310 	add.w	r3, r7, #16
 800d8c6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800d8ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d8ce:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d8d2:	2200      	movs	r2, #0
 800d8d4:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800d8dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d8e0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d8e4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800d8e8:	8812      	ldrh	r2, [r2, #0]
 800d8ea:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800d8ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d8f0:	3302      	adds	r3, #2
 800d8f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800d8f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800d8fa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800d8fe:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800d902:	7812      	ldrb	r2, [r2, #0]
 800d904:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800d906:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d90a:	3301      	adds	r3, #1
 800d90c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d910:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d914:	2218      	movs	r2, #24
 800d916:	2100      	movs	r1, #0
 800d918:	4618      	mov	r0, r3
 800d91a:	f001 f88b 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d91e:	233f      	movs	r3, #63	@ 0x3f
 800d920:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800d924:	23a5      	movs	r3, #165	@ 0xa5
 800d926:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800d92a:	f107 0310 	add.w	r3, r7, #16
 800d92e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800d932:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800d936:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800d93a:	f107 030f 	add.w	r3, r7, #15
 800d93e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800d942:	2301      	movs	r3, #1
 800d944:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d948:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800d94c:	2100      	movs	r1, #0
 800d94e:	4618      	mov	r0, r3
 800d950:	f000 ff2e 	bl	800e7b0 <hci_send_req>
 800d954:	4603      	mov	r3, r0
 800d956:	2b00      	cmp	r3, #0
 800d958:	da01      	bge.n	800d95e <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800d95a:	23ff      	movs	r3, #255	@ 0xff
 800d95c:	e004      	b.n	800d968 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800d95e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800d962:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800d966:	781b      	ldrb	r3, [r3, #0]
}
 800d968:	4618      	mov	r0, r3
 800d96a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}

0800d972 <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800d972:	b580      	push	{r7, lr}
 800d974:	b088      	sub	sp, #32
 800d976:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800d978:	2300      	movs	r3, #0
 800d97a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800d97c:	f107 0308 	add.w	r3, r7, #8
 800d980:	2218      	movs	r2, #24
 800d982:	2100      	movs	r1, #0
 800d984:	4618      	mov	r0, r3
 800d986:	f001 f855 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800d98a:	233f      	movs	r3, #63	@ 0x3f
 800d98c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800d98e:	f240 1301 	movw	r3, #257	@ 0x101
 800d992:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800d994:	1dfb      	adds	r3, r7, #7
 800d996:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800d998:	2301      	movs	r3, #1
 800d99a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800d99c:	f107 0308 	add.w	r3, r7, #8
 800d9a0:	2100      	movs	r1, #0
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f000 ff04 	bl	800e7b0 <hci_send_req>
 800d9a8:	4603      	mov	r3, r0
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	da01      	bge.n	800d9b2 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800d9ae:	23ff      	movs	r3, #255	@ 0xff
 800d9b0:	e000      	b.n	800d9b4 <aci_gatt_init+0x42>
  return status;
 800d9b2:	79fb      	ldrb	r3, [r7, #7]
}
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	3720      	adds	r7, #32
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800d9bc:	b590      	push	{r4, r7, lr}
 800d9be:	b0cf      	sub	sp, #316	@ 0x13c
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800d9c8:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800d9cc:	6001      	str	r1, [r0, #0]
 800d9ce:	4610      	mov	r0, r2
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9d6:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800d9da:	4622      	mov	r2, r4
 800d9dc:	701a      	strb	r2, [r3, #0]
 800d9de:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9e2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800d9e6:	4602      	mov	r2, r0
 800d9e8:	701a      	strb	r2, [r3, #0]
 800d9ea:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800d9ee:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800d9f2:	460a      	mov	r2, r1
 800d9f4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800d9f6:	f107 0310 	add.w	r3, r7, #16
 800d9fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800d9fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da02:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	2b01      	cmp	r3, #1
 800da0a:	d00a      	beq.n	800da22 <aci_gatt_add_service+0x66>
 800da0c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da10:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800da14:	781b      	ldrb	r3, [r3, #0]
 800da16:	2b02      	cmp	r3, #2
 800da18:	d101      	bne.n	800da1e <aci_gatt_add_service+0x62>
 800da1a:	2311      	movs	r3, #17
 800da1c:	e002      	b.n	800da24 <aci_gatt_add_service+0x68>
 800da1e:	2301      	movs	r3, #1
 800da20:	e000      	b.n	800da24 <aci_gatt_add_service+0x68>
 800da22:	2303      	movs	r3, #3
 800da24:	f107 0210 	add.w	r2, r7, #16
 800da28:	4413      	add	r3, r2
 800da2a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800da2e:	f107 030c 	add.w	r3, r7, #12
 800da32:	2203      	movs	r2, #3
 800da34:	2100      	movs	r1, #0
 800da36:	4618      	mov	r0, r3
 800da38:	f000 fffc 	bl	800ea34 <Osal_MemSet>
  int index_input = 0;
 800da3c:	2300      	movs	r3, #0
 800da3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800da42:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800da46:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800da4a:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800da4e:	7812      	ldrb	r2, [r2, #0]
 800da50:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800da52:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800da56:	3301      	adds	r3, #1
 800da58:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800da5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da60:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800da64:	781b      	ldrb	r3, [r3, #0]
 800da66:	2b01      	cmp	r3, #1
 800da68:	d002      	beq.n	800da70 <aci_gatt_add_service+0xb4>
 800da6a:	2b02      	cmp	r3, #2
 800da6c:	d004      	beq.n	800da78 <aci_gatt_add_service+0xbc>
 800da6e:	e007      	b.n	800da80 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800da70:	2302      	movs	r3, #2
 800da72:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800da76:	e005      	b.n	800da84 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800da78:	2310      	movs	r3, #16
 800da7a:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800da7e:	e001      	b.n	800da84 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800da80:	2397      	movs	r3, #151	@ 0x97
 800da82:	e06c      	b.n	800db5e <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800da84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800da88:	1c58      	adds	r0, r3, #1
 800da8a:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800da8e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800da92:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800da96:	6819      	ldr	r1, [r3, #0]
 800da98:	f000 ffbc 	bl	800ea14 <Osal_MemCpy>
    index_input += size;
 800da9c:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800daa0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800daa4:	4413      	add	r3, r2
 800daa6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800daaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800daae:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dab2:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dab6:	7812      	ldrb	r2, [r2, #0]
 800dab8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800daba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dabe:	3301      	adds	r3, #1
 800dac0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800dac4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dac8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800dacc:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800dad0:	7812      	ldrb	r2, [r2, #0]
 800dad2:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800dad4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dad8:	3301      	adds	r3, #1
 800dada:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dade:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dae2:	2218      	movs	r2, #24
 800dae4:	2100      	movs	r1, #0
 800dae6:	4618      	mov	r0, r3
 800dae8:	f000 ffa4 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800daec:	233f      	movs	r3, #63	@ 0x3f
 800daee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800daf2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800daf6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800dafa:	f107 0310 	add.w	r3, r7, #16
 800dafe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800db02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800db06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800db0a:	f107 030c 	add.w	r3, r7, #12
 800db0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800db12:	2303      	movs	r3, #3
 800db14:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800db18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800db1c:	2100      	movs	r1, #0
 800db1e:	4618      	mov	r0, r3
 800db20:	f000 fe46 	bl	800e7b0 <hci_send_req>
 800db24:	4603      	mov	r3, r0
 800db26:	2b00      	cmp	r3, #0
 800db28:	da01      	bge.n	800db2e <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800db2a:	23ff      	movs	r3, #255	@ 0xff
 800db2c:	e017      	b.n	800db5e <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800db2e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db32:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db36:	781b      	ldrb	r3, [r3, #0]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d005      	beq.n	800db48 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800db3c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db40:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	e00a      	b.n	800db5e <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800db48:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800db4c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800db50:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800db54:	b29a      	uxth	r2, r3
 800db56:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800db5a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800db5c:	2300      	movs	r3, #0
}
 800db5e:	4618      	mov	r0, r3
 800db60:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800db64:	46bd      	mov	sp, r7
 800db66:	bd90      	pop	{r4, r7, pc}

0800db68 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800db68:	b590      	push	{r4, r7, lr}
 800db6a:	b0d1      	sub	sp, #324	@ 0x144
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	4604      	mov	r4, r0
 800db70:	4608      	mov	r0, r1
 800db72:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800db76:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800db7a:	600a      	str	r2, [r1, #0]
 800db7c:	4619      	mov	r1, r3
 800db7e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800db82:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800db86:	4622      	mov	r2, r4
 800db88:	801a      	strh	r2, [r3, #0]
 800db8a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800db8e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800db92:	4602      	mov	r2, r0
 800db94:	701a      	strb	r2, [r3, #0]
 800db96:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800db9a:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800db9e:	460a      	mov	r2, r1
 800dba0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800dba2:	f107 0318 	add.w	r3, r7, #24
 800dba6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800dbaa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dbae:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dbb2:	781b      	ldrb	r3, [r3, #0]
 800dbb4:	2b01      	cmp	r3, #1
 800dbb6:	d00a      	beq.n	800dbce <aci_gatt_add_char+0x66>
 800dbb8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dbbc:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	2b02      	cmp	r3, #2
 800dbc4:	d101      	bne.n	800dbca <aci_gatt_add_char+0x62>
 800dbc6:	2313      	movs	r3, #19
 800dbc8:	e002      	b.n	800dbd0 <aci_gatt_add_char+0x68>
 800dbca:	2303      	movs	r3, #3
 800dbcc:	e000      	b.n	800dbd0 <aci_gatt_add_char+0x68>
 800dbce:	2305      	movs	r3, #5
 800dbd0:	f107 0218 	add.w	r2, r7, #24
 800dbd4:	4413      	add	r3, r2
 800dbd6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800dbda:	f107 0314 	add.w	r3, r7, #20
 800dbde:	2203      	movs	r2, #3
 800dbe0:	2100      	movs	r1, #0
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f000 ff26 	bl	800ea34 <Osal_MemSet>
  int index_input = 0;
 800dbe8:	2300      	movs	r3, #0
 800dbea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800dbee:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800dbf2:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dbf6:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800dbfa:	8812      	ldrh	r2, [r2, #0]
 800dbfc:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800dbfe:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dc02:	3302      	adds	r3, #2
 800dc04:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800dc08:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800dc0c:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dc10:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800dc14:	7812      	ldrb	r2, [r2, #0]
 800dc16:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800dc18:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dc1c:	3301      	adds	r3, #1
 800dc1e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800dc22:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dc26:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800dc2a:	781b      	ldrb	r3, [r3, #0]
 800dc2c:	2b01      	cmp	r3, #1
 800dc2e:	d002      	beq.n	800dc36 <aci_gatt_add_char+0xce>
 800dc30:	2b02      	cmp	r3, #2
 800dc32:	d004      	beq.n	800dc3e <aci_gatt_add_char+0xd6>
 800dc34:	e007      	b.n	800dc46 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800dc36:	2302      	movs	r3, #2
 800dc38:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800dc3c:	e005      	b.n	800dc4a <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800dc3e:	2310      	movs	r3, #16
 800dc40:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800dc44:	e001      	b.n	800dc4a <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800dc46:	2397      	movs	r3, #151	@ 0x97
 800dc48:	e091      	b.n	800dd6e <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800dc4a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800dc4e:	1cd8      	adds	r0, r3, #3
 800dc50:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800dc54:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dc58:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800dc5c:	6819      	ldr	r1, [r3, #0]
 800dc5e:	f000 fed9 	bl	800ea14 <Osal_MemCpy>
    index_input += size;
 800dc62:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800dc66:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800dc6a:	4413      	add	r3, r2
 800dc6c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800dc70:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dc74:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800dc78:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800dc7c:	8812      	ldrh	r2, [r2, #0]
 800dc7e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800dc80:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dc84:	3302      	adds	r3, #2
 800dc86:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800dc8a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dc8e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800dc92:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800dc94:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dc98:	3301      	adds	r3, #1
 800dc9a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800dc9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dca2:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800dca6:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800dca8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dcac:	3301      	adds	r3, #1
 800dcae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800dcb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dcb6:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800dcba:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800dcbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dcc0:	3301      	adds	r3, #1
 800dcc2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800dcc6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dcca:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800dcce:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800dcd0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dcd4:	3301      	adds	r3, #1
 800dcd6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800dcda:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800dcde:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800dce2:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800dce4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dce8:	3301      	adds	r3, #1
 800dcea:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800dcee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800dcf2:	2218      	movs	r2, #24
 800dcf4:	2100      	movs	r1, #0
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f000 fe9c 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800dcfc:	233f      	movs	r3, #63	@ 0x3f
 800dcfe:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800dd02:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800dd06:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800dd0a:	f107 0318 	add.w	r3, r7, #24
 800dd0e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800dd12:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800dd16:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800dd1a:	f107 0314 	add.w	r3, r7, #20
 800dd1e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800dd22:	2303      	movs	r3, #3
 800dd24:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dd28:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800dd2c:	2100      	movs	r1, #0
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f000 fd3e 	bl	800e7b0 <hci_send_req>
 800dd34:	4603      	mov	r3, r0
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	da01      	bge.n	800dd3e <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800dd3a:	23ff      	movs	r3, #255	@ 0xff
 800dd3c:	e017      	b.n	800dd6e <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800dd3e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd42:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dd46:	781b      	ldrb	r3, [r3, #0]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d005      	beq.n	800dd58 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800dd4c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dd54:	781b      	ldrb	r3, [r3, #0]
 800dd56:	e00a      	b.n	800dd6e <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800dd58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800dd5c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dd60:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800dd64:	b29a      	uxth	r2, r3
 800dd66:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800dd6a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800dd6c:	2300      	movs	r3, #0
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd90      	pop	{r4, r7, pc}

0800dd78 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800dd78:	b5b0      	push	{r4, r5, r7, lr}
 800dd7a:	b0cc      	sub	sp, #304	@ 0x130
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	4605      	mov	r5, r0
 800dd80:	460c      	mov	r4, r1
 800dd82:	4610      	mov	r0, r2
 800dd84:	4619      	mov	r1, r3
 800dd86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd8a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800dd8e:	462a      	mov	r2, r5
 800dd90:	801a      	strh	r2, [r3, #0]
 800dd92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dd96:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800dd9a:	4622      	mov	r2, r4
 800dd9c:	801a      	strh	r2, [r3, #0]
 800dd9e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dda2:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800dda6:	4602      	mov	r2, r0
 800dda8:	701a      	strb	r2, [r3, #0]
 800ddaa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ddae:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800ddb2:	460a      	mov	r2, r1
 800ddb4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800ddb6:	f107 0310 	add.w	r3, r7, #16
 800ddba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ddbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ddc2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800ddd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ddd4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ddd8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800dddc:	8812      	ldrh	r2, [r2, #0]
 800ddde:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800dde0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dde4:	3302      	adds	r3, #2
 800dde6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800ddea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ddee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ddf2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800ddf6:	8812      	ldrh	r2, [r2, #0]
 800ddf8:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800ddfa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ddfe:	3302      	adds	r3, #2
 800de00:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800de04:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de08:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de0c:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800de10:	7812      	ldrb	r2, [r2, #0]
 800de12:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800de14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de18:	3301      	adds	r3, #1
 800de1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800de1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de22:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800de26:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800de2a:	7812      	ldrb	r2, [r2, #0]
 800de2c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800de2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de32:	3301      	adds	r3, #1
 800de34:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800de38:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800de3c:	1d98      	adds	r0, r3, #6
 800de3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de42:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800de46:	781b      	ldrb	r3, [r3, #0]
 800de48:	461a      	mov	r2, r3
 800de4a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800de4e:	f000 fde1 	bl	800ea14 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800de52:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800de56:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800de60:	4413      	add	r3, r2
 800de62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800de66:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800de6a:	2218      	movs	r2, #24
 800de6c:	2100      	movs	r1, #0
 800de6e:	4618      	mov	r0, r3
 800de70:	f000 fde0 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800de74:	233f      	movs	r3, #63	@ 0x3f
 800de76:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800de7a:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800de7e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800de82:	f107 0310 	add.w	r3, r7, #16
 800de86:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800de8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800de8e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800de92:	f107 030f 	add.w	r3, r7, #15
 800de96:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800de9a:	2301      	movs	r3, #1
 800de9c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800dea0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800dea4:	2100      	movs	r1, #0
 800dea6:	4618      	mov	r0, r3
 800dea8:	f000 fc82 	bl	800e7b0 <hci_send_req>
 800deac:	4603      	mov	r3, r0
 800deae:	2b00      	cmp	r3, #0
 800deb0:	da01      	bge.n	800deb6 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800deb2:	23ff      	movs	r3, #255	@ 0xff
 800deb4:	e004      	b.n	800dec0 <aci_gatt_update_char_value+0x148>
  return status;
 800deb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800deba:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800debe:	781b      	ldrb	r3, [r3, #0]
}
 800dec0:	4618      	mov	r0, r3
 800dec2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bdb0      	pop	{r4, r5, r7, pc}

0800deca <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800deca:	b580      	push	{r7, lr}
 800decc:	b0cc      	sub	sp, #304	@ 0x130
 800dece:	af00      	add	r7, sp, #0
 800ded0:	4602      	mov	r2, r0
 800ded2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ded6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800deda:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800dedc:	f107 0310 	add.w	r3, r7, #16
 800dee0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dee4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dee8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800deec:	2200      	movs	r2, #0
 800deee:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800def0:	2300      	movs	r3, #0
 800def2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800def6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800defa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800defe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800df02:	8812      	ldrh	r2, [r2, #0]
 800df04:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800df06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800df0a:	3302      	adds	r3, #2
 800df0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800df10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800df14:	2218      	movs	r2, #24
 800df16:	2100      	movs	r1, #0
 800df18:	4618      	mov	r0, r3
 800df1a:	f000 fd8b 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800df1e:	233f      	movs	r3, #63	@ 0x3f
 800df20:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800df24:	f240 1325 	movw	r3, #293	@ 0x125
 800df28:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800df2c:	f107 0310 	add.w	r3, r7, #16
 800df30:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800df34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800df38:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800df3c:	f107 030f 	add.w	r3, r7, #15
 800df40:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800df44:	2301      	movs	r3, #1
 800df46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800df4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800df4e:	2100      	movs	r1, #0
 800df50:	4618      	mov	r0, r3
 800df52:	f000 fc2d 	bl	800e7b0 <hci_send_req>
 800df56:	4603      	mov	r3, r0
 800df58:	2b00      	cmp	r3, #0
 800df5a:	da01      	bge.n	800df60 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800df5c:	23ff      	movs	r3, #255	@ 0xff
 800df5e:	e004      	b.n	800df6a <aci_gatt_confirm_indication+0xa0>
  return status;
 800df60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800df68:	781b      	ldrb	r3, [r3, #0]
}
 800df6a:	4618      	mov	r0, r3
 800df6c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800df70:	46bd      	mov	sp, r7
 800df72:	bd80      	pop	{r7, pc}

0800df74 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800df74:	b580      	push	{r7, lr}
 800df76:	b0cc      	sub	sp, #304	@ 0x130
 800df78:	af00      	add	r7, sp, #0
 800df7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df7e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800df82:	601a      	str	r2, [r3, #0]
 800df84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df88:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800df8c:	4602      	mov	r2, r0
 800df8e:	701a      	strb	r2, [r3, #0]
 800df90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800df94:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800df98:	460a      	mov	r2, r1
 800df9a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800df9c:	f107 0310 	add.w	r3, r7, #16
 800dfa0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800dfa4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dfa8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800dfac:	2200      	movs	r2, #0
 800dfae:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800dfb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dfbe:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800dfc2:	7812      	ldrb	r2, [r2, #0]
 800dfc4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800dfc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfca:	3301      	adds	r3, #1
 800dfcc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800dfd0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfd4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800dfd8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800dfdc:	7812      	ldrb	r2, [r2, #0]
 800dfde:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800dfe0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800dfea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800dfee:	1c98      	adds	r0, r3, #2
 800dff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dff4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800dff8:	781a      	ldrb	r2, [r3, #0]
 800dffa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800dffe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e002:	6819      	ldr	r1, [r3, #0]
 800e004:	f000 fd06 	bl	800ea14 <Osal_MemCpy>
  index_input += Length;
 800e008:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e00c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e010:	781b      	ldrb	r3, [r3, #0]
 800e012:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800e016:	4413      	add	r3, r2
 800e018:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e01c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e020:	2218      	movs	r2, #24
 800e022:	2100      	movs	r1, #0
 800e024:	4618      	mov	r0, r3
 800e026:	f000 fd05 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e02a:	233f      	movs	r3, #63	@ 0x3f
 800e02c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800e030:	230c      	movs	r3, #12
 800e032:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e036:	f107 0310 	add.w	r3, r7, #16
 800e03a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e03e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e042:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e046:	f107 030f 	add.w	r3, r7, #15
 800e04a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e04e:	2301      	movs	r3, #1
 800e050:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e054:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e058:	2100      	movs	r1, #0
 800e05a:	4618      	mov	r0, r3
 800e05c:	f000 fba8 	bl	800e7b0 <hci_send_req>
 800e060:	4603      	mov	r3, r0
 800e062:	2b00      	cmp	r3, #0
 800e064:	da01      	bge.n	800e06a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800e066:	23ff      	movs	r3, #255	@ 0xff
 800e068:	e004      	b.n	800e074 <aci_hal_write_config_data+0x100>
  return status;
 800e06a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e06e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e072:	781b      	ldrb	r3, [r3, #0]
}
 800e074:	4618      	mov	r0, r3
 800e076:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e07a:	46bd      	mov	sp, r7
 800e07c:	bd80      	pop	{r7, pc}

0800e07e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800e07e:	b580      	push	{r7, lr}
 800e080:	b0cc      	sub	sp, #304	@ 0x130
 800e082:	af00      	add	r7, sp, #0
 800e084:	4602      	mov	r2, r0
 800e086:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e08a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e08e:	701a      	strb	r2, [r3, #0]
 800e090:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e094:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e098:	460a      	mov	r2, r1
 800e09a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800e09c:	f107 0310 	add.w	r3, r7, #16
 800e0a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e0a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e0a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800e0b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0ba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0be:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e0c2:	7812      	ldrb	r2, [r2, #0]
 800e0c4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e0c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e0ca:	3301      	adds	r3, #1
 800e0cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800e0d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e0d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e0d8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e0dc:	7812      	ldrb	r2, [r2, #0]
 800e0de:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e0e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e0e4:	3301      	adds	r3, #1
 800e0e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e0ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e0ee:	2218      	movs	r2, #24
 800e0f0:	2100      	movs	r1, #0
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	f000 fc9e 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e0f8:	233f      	movs	r3, #63	@ 0x3f
 800e0fa:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800e0fe:	230f      	movs	r3, #15
 800e100:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e104:	f107 0310 	add.w	r3, r7, #16
 800e108:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e10c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e110:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e114:	f107 030f 	add.w	r3, r7, #15
 800e118:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e11c:	2301      	movs	r3, #1
 800e11e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e122:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e126:	2100      	movs	r1, #0
 800e128:	4618      	mov	r0, r3
 800e12a:	f000 fb41 	bl	800e7b0 <hci_send_req>
 800e12e:	4603      	mov	r3, r0
 800e130:	2b00      	cmp	r3, #0
 800e132:	da01      	bge.n	800e138 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800e134:	23ff      	movs	r3, #255	@ 0xff
 800e136:	e004      	b.n	800e142 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800e138:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e13c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e140:	781b      	ldrb	r3, [r3, #0]
}
 800e142:	4618      	mov	r0, r3
 800e144:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e148:	46bd      	mov	sp, r7
 800e14a:	bd80      	pop	{r7, pc}

0800e14c <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800e14c:	b580      	push	{r7, lr}
 800e14e:	b0cc      	sub	sp, #304	@ 0x130
 800e150:	af00      	add	r7, sp, #0
 800e152:	4602      	mov	r2, r0
 800e154:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e158:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e15c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800e15e:	f107 0310 	add.w	r3, r7, #16
 800e162:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e166:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e16a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e16e:	2200      	movs	r2, #0
 800e170:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e172:	2300      	movs	r3, #0
 800e174:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800e178:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e17c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e180:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e184:	8812      	ldrh	r2, [r2, #0]
 800e186:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e188:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e18c:	3302      	adds	r3, #2
 800e18e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e192:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e196:	2218      	movs	r2, #24
 800e198:	2100      	movs	r1, #0
 800e19a:	4618      	mov	r0, r3
 800e19c:	f000 fc4a 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e1a0:	233f      	movs	r3, #63	@ 0x3f
 800e1a2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800e1a6:	2318      	movs	r3, #24
 800e1a8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e1ac:	f107 0310 	add.w	r3, r7, #16
 800e1b0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e1b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e1b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e1bc:	f107 030f 	add.w	r3, r7, #15
 800e1c0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e1ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e1ce:	2100      	movs	r1, #0
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f000 faed 	bl	800e7b0 <hci_send_req>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	da01      	bge.n	800e1e0 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800e1dc:	23ff      	movs	r3, #255	@ 0xff
 800e1de:	e004      	b.n	800e1ea <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800e1e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e1e4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e1e8:	781b      	ldrb	r3, [r3, #0]
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e1f0:	46bd      	mov	sp, r7
 800e1f2:	bd80      	pop	{r7, pc}

0800e1f4 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e1fe:	f107 0308 	add.w	r3, r7, #8
 800e202:	2218      	movs	r2, #24
 800e204:	2100      	movs	r1, #0
 800e206:	4618      	mov	r0, r3
 800e208:	f000 fc14 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x03;
 800e20c:	2303      	movs	r3, #3
 800e20e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800e210:	2303      	movs	r3, #3
 800e212:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800e214:	1dfb      	adds	r3, r7, #7
 800e216:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800e218:	2301      	movs	r3, #1
 800e21a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e21c:	f107 0308 	add.w	r3, r7, #8
 800e220:	2100      	movs	r1, #0
 800e222:	4618      	mov	r0, r3
 800e224:	f000 fac4 	bl	800e7b0 <hci_send_req>
 800e228:	4603      	mov	r3, r0
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	da01      	bge.n	800e232 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800e22e:	23ff      	movs	r3, #255	@ 0xff
 800e230:	e000      	b.n	800e234 <hci_reset+0x40>
  return status;
 800e232:	79fb      	ldrb	r3, [r7, #7]
}
 800e234:	4618      	mov	r0, r3
 800e236:	3720      	adds	r7, #32
 800e238:	46bd      	mov	sp, r7
 800e23a:	bd80      	pop	{r7, pc}

0800e23c <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b0ce      	sub	sp, #312	@ 0x138
 800e240:	af00      	add	r7, sp, #0
 800e242:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e246:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e24a:	6019      	str	r1, [r3, #0]
 800e24c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e250:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e254:	601a      	str	r2, [r3, #0]
 800e256:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e25a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e25e:	4602      	mov	r2, r0
 800e260:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800e262:	f107 0318 	add.w	r3, r7, #24
 800e266:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800e26a:	f107 0310 	add.w	r3, r7, #16
 800e26e:	2205      	movs	r2, #5
 800e270:	2100      	movs	r1, #0
 800e272:	4618      	mov	r0, r3
 800e274:	f000 fbde 	bl	800ea34 <Osal_MemSet>
  int index_input = 0;
 800e278:	2300      	movs	r3, #0
 800e27a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800e27e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800e282:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800e286:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e28a:	8812      	ldrh	r2, [r2, #0]
 800e28c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e28e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e292:	3302      	adds	r3, #2
 800e294:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e298:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e29c:	2218      	movs	r2, #24
 800e29e:	2100      	movs	r1, #0
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f000 fbc7 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x08;
 800e2a6:	2308      	movs	r3, #8
 800e2a8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800e2ac:	2330      	movs	r3, #48	@ 0x30
 800e2ae:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800e2b2:	f107 0318 	add.w	r3, r7, #24
 800e2b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800e2ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800e2be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800e2c2:	f107 0310 	add.w	r3, r7, #16
 800e2c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800e2ca:	2305      	movs	r3, #5
 800e2cc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e2d0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800e2d4:	2100      	movs	r1, #0
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f000 fa6a 	bl	800e7b0 <hci_send_req>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	da01      	bge.n	800e2e6 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800e2e2:	23ff      	movs	r3, #255	@ 0xff
 800e2e4:	e023      	b.n	800e32e <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800e2e6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2ea:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d005      	beq.n	800e300 <hci_le_read_phy+0xc4>
    return resp.Status;
 800e2f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e2f8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	e016      	b.n	800e32e <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800e300:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e304:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e308:	78da      	ldrb	r2, [r3, #3]
 800e30a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e30e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800e316:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e31a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800e31e:	791a      	ldrb	r2, [r3, #4]
 800e320:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800e324:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800e32c:	2300      	movs	r3, #0
}
 800e32e:	4618      	mov	r0, r3
 800e330:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800e334:	46bd      	mov	sp, r7
 800e336:	bd80      	pop	{r7, pc}

0800e338 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800e338:	b590      	push	{r4, r7, lr}
 800e33a:	b0cd      	sub	sp, #308	@ 0x134
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	4604      	mov	r4, r0
 800e340:	4608      	mov	r0, r1
 800e342:	4611      	mov	r1, r2
 800e344:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e348:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800e34c:	4622      	mov	r2, r4
 800e34e:	701a      	strb	r2, [r3, #0]
 800e350:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e354:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e358:	4602      	mov	r2, r0
 800e35a:	701a      	strb	r2, [r3, #0]
 800e35c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e360:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800e364:	460a      	mov	r2, r1
 800e366:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800e368:	f107 0310 	add.w	r3, r7, #16
 800e36c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e370:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e374:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e378:	2200      	movs	r2, #0
 800e37a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e37c:	2300      	movs	r3, #0
 800e37e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800e382:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e386:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e38a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800e38e:	7812      	ldrb	r2, [r2, #0]
 800e390:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800e392:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e396:	3301      	adds	r3, #1
 800e398:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800e39c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3a0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3a4:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e3a8:	7812      	ldrb	r2, [r2, #0]
 800e3aa:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800e3ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800e3b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e3ba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e3be:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800e3c2:	7812      	ldrb	r2, [r2, #0]
 800e3c4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800e3c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e3d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e3d4:	2218      	movs	r2, #24
 800e3d6:	2100      	movs	r1, #0
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f000 fb2b 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x08;
 800e3de:	2308      	movs	r3, #8
 800e3e0:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800e3e4:	2331      	movs	r3, #49	@ 0x31
 800e3e6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800e3ea:	f107 0310 	add.w	r3, r7, #16
 800e3ee:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e3f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e3f6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e3fa:	f107 030f 	add.w	r3, r7, #15
 800e3fe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e402:	2301      	movs	r3, #1
 800e404:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e408:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e40c:	2100      	movs	r1, #0
 800e40e:	4618      	mov	r0, r3
 800e410:	f000 f9ce 	bl	800e7b0 <hci_send_req>
 800e414:	4603      	mov	r3, r0
 800e416:	2b00      	cmp	r3, #0
 800e418:	da01      	bge.n	800e41e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800e41a:	23ff      	movs	r3, #255	@ 0xff
 800e41c:	e004      	b.n	800e428 <hci_le_set_default_phy+0xf0>
  return status;
 800e41e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e422:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e426:	781b      	ldrb	r3, [r3, #0]
}
 800e428:	4618      	mov	r0, r3
 800e42a:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800e42e:	46bd      	mov	sp, r7
 800e430:	bd90      	pop	{r4, r7, pc}

0800e432 <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800e432:	b5b0      	push	{r4, r5, r7, lr}
 800e434:	b0cc      	sub	sp, #304	@ 0x130
 800e436:	af00      	add	r7, sp, #0
 800e438:	4605      	mov	r5, r0
 800e43a:	460c      	mov	r4, r1
 800e43c:	4610      	mov	r0, r2
 800e43e:	4619      	mov	r1, r3
 800e440:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e444:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800e448:	462a      	mov	r2, r5
 800e44a:	801a      	strh	r2, [r3, #0]
 800e44c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e450:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800e454:	4622      	mov	r2, r4
 800e456:	801a      	strh	r2, [r3, #0]
 800e458:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e45c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800e460:	4602      	mov	r2, r0
 800e462:	801a      	strh	r2, [r3, #0]
 800e464:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e468:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800e46c:	460a      	mov	r2, r1
 800e46e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800e470:	f107 0310 	add.w	r3, r7, #16
 800e474:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800e478:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e47c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e480:	2200      	movs	r2, #0
 800e482:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800e484:	2300      	movs	r3, #0
 800e486:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800e48a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e48e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e492:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800e496:	8812      	ldrh	r2, [r2, #0]
 800e498:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800e49a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e49e:	3302      	adds	r3, #2
 800e4a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800e4a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4ac:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800e4b0:	8812      	ldrh	r2, [r2, #0]
 800e4b2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800e4b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e4b8:	3302      	adds	r3, #2
 800e4ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800e4be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4c6:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800e4ca:	8812      	ldrh	r2, [r2, #0]
 800e4cc:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800e4ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e4d2:	3302      	adds	r3, #2
 800e4d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800e4d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800e4e0:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800e4e4:	8812      	ldrh	r2, [r2, #0]
 800e4e6:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800e4e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e4ec:	3302      	adds	r3, #2
 800e4ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800e4f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800e4f6:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800e4fa:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800e4fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e500:	3302      	adds	r3, #2
 800e502:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800e506:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e50a:	2218      	movs	r2, #24
 800e50c:	2100      	movs	r1, #0
 800e50e:	4618      	mov	r0, r3
 800e510:	f000 fa90 	bl	800ea34 <Osal_MemSet>
  rq.ogf = 0x3f;
 800e514:	233f      	movs	r3, #63	@ 0x3f
 800e516:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800e51a:	f240 1381 	movw	r3, #385	@ 0x181
 800e51e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800e522:	230f      	movs	r3, #15
 800e524:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800e528:	f107 0310 	add.w	r3, r7, #16
 800e52c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800e530:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800e534:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800e538:	f107 030f 	add.w	r3, r7, #15
 800e53c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800e540:	2301      	movs	r3, #1
 800e542:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800e546:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800e54a:	2100      	movs	r1, #0
 800e54c:	4618      	mov	r0, r3
 800e54e:	f000 f92f 	bl	800e7b0 <hci_send_req>
 800e552:	4603      	mov	r3, r0
 800e554:	2b00      	cmp	r3, #0
 800e556:	da01      	bge.n	800e55c <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800e558:	23ff      	movs	r3, #255	@ 0xff
 800e55a:	e004      	b.n	800e566 <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800e55c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800e560:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800e564:	781b      	ldrb	r3, [r3, #0]
}
 800e566:	4618      	mov	r0, r3
 800e568:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800e56c:	46bd      	mov	sp, r7
 800e56e:	bdb0      	pop	{r4, r5, r7, pc}

0800e570 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b086      	sub	sp, #24
 800e574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e576:	f3ef 8310 	mrs	r3, PRIMASK
 800e57a:	60fb      	str	r3, [r7, #12]
  return(result);
 800e57c:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800e57e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e580:	b672      	cpsid	i
}
 800e582:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800e584:	1cbb      	adds	r3, r7, #2
 800e586:	4619      	mov	r1, r3
 800e588:	4812      	ldr	r0, [pc, #72]	@ (800e5d4 <DbgTrace_TxCpltCallback+0x64>)
 800e58a:	f001 f8f7 	bl	800f77c <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800e58e:	1cbb      	adds	r3, r7, #2
 800e590:	4619      	mov	r1, r3
 800e592:	4810      	ldr	r0, [pc, #64]	@ (800e5d4 <DbgTrace_TxCpltCallback+0x64>)
 800e594:	f001 f9e1 	bl	800f95a <CircularQueue_Sense>
 800e598:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d00c      	beq.n	800e5ba <DbgTrace_TxCpltCallback+0x4a>
 800e5a0:	697b      	ldr	r3, [r7, #20]
 800e5a2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	f383 8810 	msr	PRIMASK, r3
}
 800e5aa:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800e5ac:	887b      	ldrh	r3, [r7, #2]
 800e5ae:	4a0a      	ldr	r2, [pc, #40]	@ (800e5d8 <DbgTrace_TxCpltCallback+0x68>)
 800e5b0:	4619      	mov	r1, r3
 800e5b2:	6938      	ldr	r0, [r7, #16]
 800e5b4:	f7f2 fdd5 	bl	8001162 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800e5b8:	e008      	b.n	800e5cc <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800e5ba:	4b08      	ldr	r3, [pc, #32]	@ (800e5dc <DbgTrace_TxCpltCallback+0x6c>)
 800e5bc:	2201      	movs	r2, #1
 800e5be:	701a      	strb	r2, [r3, #0]
 800e5c0:	697b      	ldr	r3, [r7, #20]
 800e5c2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	f383 8810 	msr	PRIMASK, r3
}
 800e5ca:	bf00      	nop
}
 800e5cc:	bf00      	nop
 800e5ce:	3718      	adds	r7, #24
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}
 800e5d4:	20000b98 	.word	0x20000b98
 800e5d8:	0800e571 	.word	0x0800e571
 800e5dc:	200000a9 	.word	0x200000a9

0800e5e0 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800e5e6:	f7f2 fdb6 	bl	8001156 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800e5ea:	2302      	movs	r3, #2
 800e5ec:	9300      	str	r3, [sp, #0]
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e5f4:	4903      	ldr	r1, [pc, #12]	@ (800e604 <DbgTraceInit+0x24>)
 800e5f6:	4804      	ldr	r0, [pc, #16]	@ (800e608 <DbgTraceInit+0x28>)
 800e5f8:	f000 fe68 	bl	800f2cc <CircularQueue_Init>
#endif 
#endif
  return;
 800e5fc:	bf00      	nop
}
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
 800e602:	bf00      	nop
 800e604:	20000bb8 	.word	0x20000bb8
 800e608:	20000b98 	.word	0x20000b98

0800e60c <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b084      	sub	sp, #16
 800e610:	af00      	add	r7, sp, #0
 800e612:	60f8      	str	r0, [r7, #12]
 800e614:	60b9      	str	r1, [r7, #8]
 800e616:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800e618:	687a      	ldr	r2, [r7, #4]
 800e61a:	68b9      	ldr	r1, [r7, #8]
 800e61c:	68f8      	ldr	r0, [r7, #12]
 800e61e:	f000 f805 	bl	800e62c <DbgTraceWrite>
 800e622:	4603      	mov	r3, r0
}
 800e624:	4618      	mov	r0, r3
 800e626:	3710      	adds	r7, #16
 800e628:	46bd      	mov	sp, r7
 800e62a:	bd80      	pop	{r7, pc}

0800e62c <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800e62c:	b580      	push	{r7, lr}
 800e62e:	b08a      	sub	sp, #40	@ 0x28
 800e630:	af00      	add	r7, sp, #0
 800e632:	60f8      	str	r0, [r7, #12]
 800e634:	60b9      	str	r1, [r7, #8]
 800e636:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800e638:	2300      	movs	r3, #0
 800e63a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e63c:	f3ef 8310 	mrs	r3, PRIMASK
 800e640:	61bb      	str	r3, [r7, #24]
  return(result);
 800e642:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800e644:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e64c:	d102      	bne.n	800e654 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800e64e:	2300      	movs	r3, #0
 800e650:	627b      	str	r3, [r7, #36]	@ 0x24
 800e652:	e037      	b.n	800e6c4 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2b01      	cmp	r3, #1
 800e658:	d006      	beq.n	800e668 <DbgTraceWrite+0x3c>
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	2b02      	cmp	r3, #2
 800e65e:	d003      	beq.n	800e668 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800e660:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e664:	627b      	str	r3, [r7, #36]	@ 0x24
 800e666:	e02d      	b.n	800e6c4 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d02a      	beq.n	800e6c4 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800e672:	b672      	cpsid	i
}
 800e674:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	b29a      	uxth	r2, r3
 800e67a:	2301      	movs	r3, #1
 800e67c:	68b9      	ldr	r1, [r7, #8]
 800e67e:	4814      	ldr	r0, [pc, #80]	@ (800e6d0 <DbgTraceWrite+0xa4>)
 800e680:	f000 fe56 	bl	800f330 <CircularQueue_Add>
 800e684:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800e686:	69fb      	ldr	r3, [r7, #28]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d015      	beq.n	800e6b8 <DbgTraceWrite+0x8c>
 800e68c:	4b11      	ldr	r3, [pc, #68]	@ (800e6d4 <DbgTraceWrite+0xa8>)
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	b2db      	uxtb	r3, r3
 800e692:	2b00      	cmp	r3, #0
 800e694:	d010      	beq.n	800e6b8 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800e696:	4b0f      	ldr	r3, [pc, #60]	@ (800e6d4 <DbgTraceWrite+0xa8>)
 800e698:	2200      	movs	r2, #0
 800e69a:	701a      	strb	r2, [r3, #0]
 800e69c:	6a3b      	ldr	r3, [r7, #32]
 800e69e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	f383 8810 	msr	PRIMASK, r3
}
 800e6a6:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	b29b      	uxth	r3, r3
 800e6ac:	4a0a      	ldr	r2, [pc, #40]	@ (800e6d8 <DbgTraceWrite+0xac>)
 800e6ae:	4619      	mov	r1, r3
 800e6b0:	69f8      	ldr	r0, [r7, #28]
 800e6b2:	f7f2 fd56 	bl	8001162 <DbgOutputTraces>
 800e6b6:	e005      	b.n	800e6c4 <DbgTraceWrite+0x98>
 800e6b8:	6a3b      	ldr	r3, [r7, #32]
 800e6ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e6bc:	693b      	ldr	r3, [r7, #16]
 800e6be:	f383 8810 	msr	PRIMASK, r3
}
 800e6c2:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800e6c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e6c6:	4618      	mov	r0, r3
 800e6c8:	3728      	adds	r7, #40	@ 0x28
 800e6ca:	46bd      	mov	sp, r7
 800e6cc:	bd80      	pop	{r7, pc}
 800e6ce:	bf00      	nop
 800e6d0:	20000b98 	.word	0x20000b98
 800e6d4:	200000a9 	.word	0x200000a9
 800e6d8:	0800e571 	.word	0x0800e571

0800e6dc <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b082      	sub	sp, #8
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
 800e6e4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800e6e6:	683b      	ldr	r3, [r7, #0]
 800e6e8:	685b      	ldr	r3, [r3, #4]
 800e6ea:	4a08      	ldr	r2, [pc, #32]	@ (800e70c <hci_init+0x30>)
 800e6ec:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800e6ee:	4a08      	ldr	r2, [pc, #32]	@ (800e710 <hci_init+0x34>)
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800e6f4:	4806      	ldr	r0, [pc, #24]	@ (800e710 <hci_init+0x34>)
 800e6f6:	f000 f979 	bl	800e9ec <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800e6fa:	683b      	ldr	r3, [r7, #0]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4618      	mov	r0, r3
 800e700:	f000 f8da 	bl	800e8b8 <TlInit>

  return;
 800e704:	bf00      	nop
}
 800e706:	3708      	adds	r7, #8
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}
 800e70c:	20001be0 	.word	0x20001be0
 800e710:	20001bb8 	.word	0x20001bb8

0800e714 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800e71a:	4822      	ldr	r0, [pc, #136]	@ (800e7a4 <hci_user_evt_proc+0x90>)
 800e71c:	f000 fd28 	bl	800f170 <LST_is_empty>
 800e720:	4603      	mov	r3, r0
 800e722:	2b00      	cmp	r3, #0
 800e724:	d12b      	bne.n	800e77e <hci_user_evt_proc+0x6a>
 800e726:	4b20      	ldr	r3, [pc, #128]	@ (800e7a8 <hci_user_evt_proc+0x94>)
 800e728:	781b      	ldrb	r3, [r3, #0]
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d027      	beq.n	800e77e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800e72e:	f107 030c 	add.w	r3, r7, #12
 800e732:	4619      	mov	r1, r3
 800e734:	481b      	ldr	r0, [pc, #108]	@ (800e7a4 <hci_user_evt_proc+0x90>)
 800e736:	f000 fdaa 	bl	800f28e <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800e73a:	4b1c      	ldr	r3, [pc, #112]	@ (800e7ac <hci_user_evt_proc+0x98>)
 800e73c:	69db      	ldr	r3, [r3, #28]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d00c      	beq.n	800e75c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800e746:	2301      	movs	r3, #1
 800e748:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800e74a:	4b18      	ldr	r3, [pc, #96]	@ (800e7ac <hci_user_evt_proc+0x98>)
 800e74c:	69db      	ldr	r3, [r3, #28]
 800e74e:	1d3a      	adds	r2, r7, #4
 800e750:	4610      	mov	r0, r2
 800e752:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800e754:	793a      	ldrb	r2, [r7, #4]
 800e756:	4b14      	ldr	r3, [pc, #80]	@ (800e7a8 <hci_user_evt_proc+0x94>)
 800e758:	701a      	strb	r2, [r3, #0]
 800e75a:	e002      	b.n	800e762 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800e75c:	4b12      	ldr	r3, [pc, #72]	@ (800e7a8 <hci_user_evt_proc+0x94>)
 800e75e:	2201      	movs	r2, #1
 800e760:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800e762:	4b11      	ldr	r3, [pc, #68]	@ (800e7a8 <hci_user_evt_proc+0x94>)
 800e764:	781b      	ldrb	r3, [r3, #0]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d004      	beq.n	800e774 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	4618      	mov	r0, r3
 800e76e:	f001 fc4f 	bl	8010010 <TL_MM_EvtDone>
 800e772:	e004      	b.n	800e77e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	4619      	mov	r1, r3
 800e778:	480a      	ldr	r0, [pc, #40]	@ (800e7a4 <hci_user_evt_proc+0x90>)
 800e77a:	f000 fd1b 	bl	800f1b4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800e77e:	4809      	ldr	r0, [pc, #36]	@ (800e7a4 <hci_user_evt_proc+0x90>)
 800e780:	f000 fcf6 	bl	800f170 <LST_is_empty>
 800e784:	4603      	mov	r3, r0
 800e786:	2b00      	cmp	r3, #0
 800e788:	d107      	bne.n	800e79a <hci_user_evt_proc+0x86>
 800e78a:	4b07      	ldr	r3, [pc, #28]	@ (800e7a8 <hci_user_evt_proc+0x94>)
 800e78c:	781b      	ldrb	r3, [r3, #0]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d003      	beq.n	800e79a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800e792:	4804      	ldr	r0, [pc, #16]	@ (800e7a4 <hci_user_evt_proc+0x90>)
 800e794:	f7f5 feec 	bl	8004570 <hci_notify_asynch_evt>
  }


  return;
 800e798:	bf00      	nop
 800e79a:	bf00      	nop
}
 800e79c:	3710      	adds	r7, #16
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	bd80      	pop	{r7, pc}
 800e7a2:	bf00      	nop
 800e7a4:	20000288 	.word	0x20000288
 800e7a8:	20000294 	.word	0x20000294
 800e7ac:	20001bb8 	.word	0x20001bb8

0800e7b0 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800e7b0:	b580      	push	{r7, lr}
 800e7b2:	b088      	sub	sp, #32
 800e7b4:	af00      	add	r7, sp, #0
 800e7b6:	6078      	str	r0, [r7, #4]
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800e7bc:	2000      	movs	r0, #0
 800e7be:	f000 f8d1 	bl	800e964 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	885b      	ldrh	r3, [r3, #2]
 800e7ca:	b21b      	sxth	r3, r3
 800e7cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7d0:	b21a      	sxth	r2, r3
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	881b      	ldrh	r3, [r3, #0]
 800e7d6:	b21b      	sxth	r3, r3
 800e7d8:	029b      	lsls	r3, r3, #10
 800e7da:	b21b      	sxth	r3, r3
 800e7dc:	4313      	orrs	r3, r2
 800e7de:	b21b      	sxth	r3, r3
 800e7e0:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800e7e2:	4b33      	ldr	r3, [pc, #204]	@ (800e8b0 <hci_send_req+0x100>)
 800e7e4:	2201      	movs	r2, #1
 800e7e6:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	68db      	ldr	r3, [r3, #12]
 800e7ec:	b2d9      	uxtb	r1, r3
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	689a      	ldr	r2, [r3, #8]
 800e7f2:	8bbb      	ldrh	r3, [r7, #28]
 800e7f4:	4618      	mov	r0, r3
 800e7f6:	f000 f88f 	bl	800e918 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800e7fa:	e04e      	b.n	800e89a <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800e7fc:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800e800:	f7f5 fecd 	bl	800459e <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800e804:	e043      	b.n	800e88e <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800e806:	f107 030c 	add.w	r3, r7, #12
 800e80a:	4619      	mov	r1, r3
 800e80c:	4829      	ldr	r0, [pc, #164]	@ (800e8b4 <hci_send_req+0x104>)
 800e80e:	f000 fd3e 	bl	800f28e <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	7a5b      	ldrb	r3, [r3, #9]
 800e816:	2b0f      	cmp	r3, #15
 800e818:	d114      	bne.n	800e844 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	330b      	adds	r3, #11
 800e81e:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800e820:	693b      	ldr	r3, [r7, #16]
 800e822:	885b      	ldrh	r3, [r3, #2]
 800e824:	b29b      	uxth	r3, r3
 800e826:	8bba      	ldrh	r2, [r7, #28]
 800e828:	429a      	cmp	r2, r3
 800e82a:	d104      	bne.n	800e836 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	691b      	ldr	r3, [r3, #16]
 800e830:	693a      	ldr	r2, [r7, #16]
 800e832:	7812      	ldrb	r2, [r2, #0]
 800e834:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	785b      	ldrb	r3, [r3, #1]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d027      	beq.n	800e88e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800e83e:	2301      	movs	r3, #1
 800e840:	77fb      	strb	r3, [r7, #31]
 800e842:	e024      	b.n	800e88e <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	330b      	adds	r3, #11
 800e848:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800e84a:	69bb      	ldr	r3, [r7, #24]
 800e84c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800e850:	b29b      	uxth	r3, r3
 800e852:	8bba      	ldrh	r2, [r7, #28]
 800e854:	429a      	cmp	r2, r3
 800e856:	d114      	bne.n	800e882 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	7a9b      	ldrb	r3, [r3, #10]
 800e85c:	3b03      	subs	r3, #3
 800e85e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	695a      	ldr	r2, [r3, #20]
 800e864:	7dfb      	ldrb	r3, [r7, #23]
 800e866:	429a      	cmp	r2, r3
 800e868:	bfa8      	it	ge
 800e86a:	461a      	movge	r2, r3
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	6918      	ldr	r0, [r3, #16]
 800e874:	69bb      	ldr	r3, [r7, #24]
 800e876:	1cd9      	adds	r1, r3, #3
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	695b      	ldr	r3, [r3, #20]
 800e87c:	461a      	mov	r2, r3
 800e87e:	f003 f9c6 	bl	8011c0e <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800e882:	69bb      	ldr	r3, [r7, #24]
 800e884:	781b      	ldrb	r3, [r3, #0]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d001      	beq.n	800e88e <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800e88a:	2301      	movs	r3, #1
 800e88c:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800e88e:	4809      	ldr	r0, [pc, #36]	@ (800e8b4 <hci_send_req+0x104>)
 800e890:	f000 fc6e 	bl	800f170 <LST_is_empty>
 800e894:	4603      	mov	r3, r0
 800e896:	2b00      	cmp	r3, #0
 800e898:	d0b5      	beq.n	800e806 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800e89a:	7ffb      	ldrb	r3, [r7, #31]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d0ad      	beq.n	800e7fc <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800e8a0:	2001      	movs	r0, #1
 800e8a2:	f000 f85f 	bl	800e964 <NotifyCmdStatus>

  return 0;
 800e8a6:	2300      	movs	r3, #0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3720      	adds	r7, #32
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}
 800e8b0:	20001be4 	.word	0x20001be4
 800e8b4:	20001bd8 	.word	0x20001bd8

0800e8b8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b086      	sub	sp, #24
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800e8c0:	480f      	ldr	r0, [pc, #60]	@ (800e900 <TlInit+0x48>)
 800e8c2:	f000 fc45 	bl	800f150 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800e8c6:	4a0f      	ldr	r2, [pc, #60]	@ (800e904 <TlInit+0x4c>)
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800e8cc:	480e      	ldr	r0, [pc, #56]	@ (800e908 <TlInit+0x50>)
 800e8ce:	f000 fc3f 	bl	800f150 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800e8d2:	4b0e      	ldr	r3, [pc, #56]	@ (800e90c <TlInit+0x54>)
 800e8d4:	2201      	movs	r2, #1
 800e8d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800e8d8:	4b0d      	ldr	r3, [pc, #52]	@ (800e910 <TlInit+0x58>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d00a      	beq.n	800e8f6 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800e8e4:	4b0b      	ldr	r3, [pc, #44]	@ (800e914 <TlInit+0x5c>)
 800e8e6:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800e8e8:	4b09      	ldr	r3, [pc, #36]	@ (800e910 <TlInit+0x58>)
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	f107 0208 	add.w	r2, r7, #8
 800e8f0:	4610      	mov	r0, r2
 800e8f2:	4798      	blx	r3
  }

  return;
 800e8f4:	bf00      	nop
 800e8f6:	bf00      	nop
}
 800e8f8:	3718      	adds	r7, #24
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	bd80      	pop	{r7, pc}
 800e8fe:	bf00      	nop
 800e900:	20001bd8 	.word	0x20001bd8
 800e904:	20000290 	.word	0x20000290
 800e908:	20000288 	.word	0x20000288
 800e90c:	20000294 	.word	0x20000294
 800e910:	20001bb8 	.word	0x20001bb8
 800e914:	0800e9a5 	.word	0x0800e9a5

0800e918 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b082      	sub	sp, #8
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	4603      	mov	r3, r0
 800e920:	603a      	str	r2, [r7, #0]
 800e922:	80fb      	strh	r3, [r7, #6]
 800e924:	460b      	mov	r3, r1
 800e926:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800e928:	4b0c      	ldr	r3, [pc, #48]	@ (800e95c <SendCmd+0x44>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	88fa      	ldrh	r2, [r7, #6]
 800e92e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800e932:	4b0a      	ldr	r3, [pc, #40]	@ (800e95c <SendCmd+0x44>)
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	797a      	ldrb	r2, [r7, #5]
 800e938:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800e93a:	4b08      	ldr	r3, [pc, #32]	@ (800e95c <SendCmd+0x44>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	330c      	adds	r3, #12
 800e940:	797a      	ldrb	r2, [r7, #5]
 800e942:	6839      	ldr	r1, [r7, #0]
 800e944:	4618      	mov	r0, r3
 800e946:	f003 f962 	bl	8011c0e <memcpy>

  hciContext.io.Send(0,0);
 800e94a:	4b05      	ldr	r3, [pc, #20]	@ (800e960 <SendCmd+0x48>)
 800e94c:	691b      	ldr	r3, [r3, #16]
 800e94e:	2100      	movs	r1, #0
 800e950:	2000      	movs	r0, #0
 800e952:	4798      	blx	r3

  return;
 800e954:	bf00      	nop
}
 800e956:	3708      	adds	r7, #8
 800e958:	46bd      	mov	sp, r7
 800e95a:	bd80      	pop	{r7, pc}
 800e95c:	20000290 	.word	0x20000290
 800e960:	20001bb8 	.word	0x20001bb8

0800e964 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800e964:	b580      	push	{r7, lr}
 800e966:	b082      	sub	sp, #8
 800e968:	af00      	add	r7, sp, #0
 800e96a:	4603      	mov	r3, r0
 800e96c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800e96e:	79fb      	ldrb	r3, [r7, #7]
 800e970:	2b00      	cmp	r3, #0
 800e972:	d108      	bne.n	800e986 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800e974:	4b0a      	ldr	r3, [pc, #40]	@ (800e9a0 <NotifyCmdStatus+0x3c>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d00d      	beq.n	800e998 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800e97c:	4b08      	ldr	r3, [pc, #32]	@ (800e9a0 <NotifyCmdStatus+0x3c>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	2000      	movs	r0, #0
 800e982:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800e984:	e008      	b.n	800e998 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800e986:	4b06      	ldr	r3, [pc, #24]	@ (800e9a0 <NotifyCmdStatus+0x3c>)
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d004      	beq.n	800e998 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800e98e:	4b04      	ldr	r3, [pc, #16]	@ (800e9a0 <NotifyCmdStatus+0x3c>)
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	2001      	movs	r0, #1
 800e994:	4798      	blx	r3
  return;
 800e996:	bf00      	nop
 800e998:	bf00      	nop
}
 800e99a:	3708      	adds	r7, #8
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	20001be0 	.word	0x20001be0

0800e9a4 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b082      	sub	sp, #8
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	7a5b      	ldrb	r3, [r3, #9]
 800e9b0:	2b0f      	cmp	r3, #15
 800e9b2:	d003      	beq.n	800e9bc <TlEvtReceived+0x18>
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	7a5b      	ldrb	r3, [r3, #9]
 800e9b8:	2b0e      	cmp	r3, #14
 800e9ba:	d107      	bne.n	800e9cc <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800e9bc:	6879      	ldr	r1, [r7, #4]
 800e9be:	4809      	ldr	r0, [pc, #36]	@ (800e9e4 <TlEvtReceived+0x40>)
 800e9c0:	f000 fc1e 	bl	800f200 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	f7f5 fddf 	bl	8004588 <hci_cmd_resp_release>
 800e9ca:	e006      	b.n	800e9da <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800e9cc:	6879      	ldr	r1, [r7, #4]
 800e9ce:	4806      	ldr	r0, [pc, #24]	@ (800e9e8 <TlEvtReceived+0x44>)
 800e9d0:	f000 fc16 	bl	800f200 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800e9d4:	4804      	ldr	r0, [pc, #16]	@ (800e9e8 <TlEvtReceived+0x44>)
 800e9d6:	f7f5 fdcb 	bl	8004570 <hci_notify_asynch_evt>
  }

  return;
 800e9da:	bf00      	nop
}
 800e9dc:	3708      	adds	r7, #8
 800e9de:	46bd      	mov	sp, r7
 800e9e0:	bd80      	pop	{r7, pc}
 800e9e2:	bf00      	nop
 800e9e4:	20001bd8 	.word	0x20001bd8
 800e9e8:	20000288 	.word	0x20000288

0800e9ec <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b083      	sub	sp, #12
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	4a05      	ldr	r2, [pc, #20]	@ (800ea0c <hci_register_io_bus+0x20>)
 800e9f8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	4a04      	ldr	r2, [pc, #16]	@ (800ea10 <hci_register_io_bus+0x24>)
 800e9fe:	611a      	str	r2, [r3, #16]

  return;
 800ea00:	bf00      	nop
}
 800ea02:	370c      	adds	r7, #12
 800ea04:	46bd      	mov	sp, r7
 800ea06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea0a:	4770      	bx	lr
 800ea0c:	0800fd81 	.word	0x0800fd81
 800ea10:	0800fde9 	.word	0x0800fde9

0800ea14 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800ea14:	b580      	push	{r7, lr}
 800ea16:	b084      	sub	sp, #16
 800ea18:	af00      	add	r7, sp, #0
 800ea1a:	60f8      	str	r0, [r7, #12]
 800ea1c:	60b9      	str	r1, [r7, #8]
 800ea1e:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800ea20:	687a      	ldr	r2, [r7, #4]
 800ea22:	68b9      	ldr	r1, [r7, #8]
 800ea24:	68f8      	ldr	r0, [r7, #12]
 800ea26:	f003 f8f2 	bl	8011c0e <memcpy>
 800ea2a:	4603      	mov	r3, r0
}
 800ea2c:	4618      	mov	r0, r3
 800ea2e:	3710      	adds	r7, #16
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bd80      	pop	{r7, pc}

0800ea34 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b084      	sub	sp, #16
 800ea38:	af00      	add	r7, sp, #0
 800ea3a:	60f8      	str	r0, [r7, #12]
 800ea3c:	60b9      	str	r1, [r7, #8]
 800ea3e:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800ea40:	687a      	ldr	r2, [r7, #4]
 800ea42:	68b9      	ldr	r1, [r7, #8]
 800ea44:	68f8      	ldr	r0, [r7, #12]
 800ea46:	f003 f863 	bl	8011b10 <memset>
 800ea4a:	4603      	mov	r3, r0
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3710      	adds	r7, #16
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ea54:	b480      	push	{r7}
 800ea56:	b085      	sub	sp, #20
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ea5e:	4b0f      	ldr	r3, [pc, #60]	@ (800ea9c <OTP_Read+0x48>)
 800ea60:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ea62:	e002      	b.n	800ea6a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	3b08      	subs	r3, #8
 800ea68:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	3307      	adds	r3, #7
 800ea6e:	781b      	ldrb	r3, [r3, #0]
 800ea70:	79fa      	ldrb	r2, [r7, #7]
 800ea72:	429a      	cmp	r2, r3
 800ea74:	d003      	beq.n	800ea7e <OTP_Read+0x2a>
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	4a09      	ldr	r2, [pc, #36]	@ (800eaa0 <OTP_Read+0x4c>)
 800ea7a:	4293      	cmp	r3, r2
 800ea7c:	d1f2      	bne.n	800ea64 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	3307      	adds	r3, #7
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	79fa      	ldrb	r2, [r7, #7]
 800ea86:	429a      	cmp	r2, r3
 800ea88:	d001      	beq.n	800ea8e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3714      	adds	r7, #20
 800ea94:	46bd      	mov	sp, r7
 800ea96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea9a:	4770      	bx	lr
 800ea9c:	1fff73f8 	.word	0x1fff73f8
 800eaa0:	1fff7000 	.word	0x1fff7000

0800eaa4 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b08a      	sub	sp, #40	@ 0x28
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800eaac:	2300      	movs	r3, #0
 800eaae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	3301      	adds	r3, #1
 800eab6:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800eab8:	6a3b      	ldr	r3, [r7, #32]
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	2bff      	cmp	r3, #255	@ 0xff
 800eabe:	d14f      	bne.n	800eb60 <PeerToPeer_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800eac0:	6a3b      	ldr	r3, [r7, #32]
 800eac2:	3302      	adds	r3, #2
 800eac4:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800eac6:	69fb      	ldr	r3, [r7, #28]
 800eac8:	881b      	ldrh	r3, [r3, #0]
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	461a      	mov	r2, r3
 800eace:	f640 4301 	movw	r3, #3073	@ 0xc01
 800ead2:	429a      	cmp	r2, r3
 800ead4:	d140      	bne.n	800eb58 <PeerToPeer_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800ead6:	69fb      	ldr	r3, [r7, #28]
 800ead8:	3302      	adds	r3, #2
 800eada:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800eadc:	69bb      	ldr	r3, [r7, #24]
 800eade:	885b      	ldrh	r3, [r3, #2]
 800eae0:	b29b      	uxth	r3, r3
 800eae2:	461a      	mov	r2, r3
 800eae4:	4b22      	ldr	r3, [pc, #136]	@ (800eb70 <PeerToPeer_Event_Handler+0xcc>)
 800eae6:	889b      	ldrh	r3, [r3, #4]
 800eae8:	3302      	adds	r3, #2
 800eaea:	429a      	cmp	r2, r3
 800eaec:	d118      	bne.n	800eb20 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800eaf4:	69bb      	ldr	r3, [r7, #24]
 800eaf6:	7a1b      	ldrb	r3, [r3, #8]
 800eaf8:	f003 0301 	and.w	r3, r3, #1
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d007      	beq.n	800eb10 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800eb00:	2300      	movs	r3, #0
 800eb02:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800eb04:	f107 0308 	add.w	r3, r7, #8
 800eb08:	4618      	mov	r0, r3
 800eb0a:	f7f5 fd8b 	bl	8004624 <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 800eb0e:	e025      	b.n	800eb5c <PeerToPeer_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800eb10:	2301      	movs	r3, #1
 800eb12:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800eb14:	f107 0308 	add.w	r3, r7, #8
 800eb18:	4618      	mov	r0, r3
 800eb1a:	f7f5 fd83 	bl	8004624 <P2PS_STM_App_Notification>
        break;
 800eb1e:	e01d      	b.n	800eb5c <PeerToPeer_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800eb20:	69bb      	ldr	r3, [r7, #24]
 800eb22:	885b      	ldrh	r3, [r3, #2]
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	461a      	mov	r2, r3
 800eb28:	4b11      	ldr	r3, [pc, #68]	@ (800eb70 <PeerToPeer_Event_Handler+0xcc>)
 800eb2a:	885b      	ldrh	r3, [r3, #2]
 800eb2c:	3301      	adds	r3, #1
 800eb2e:	429a      	cmp	r2, r3
 800eb30:	d114      	bne.n	800eb5c <PeerToPeer_Event_Handler+0xb8>
              BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n");
 800eb32:	4810      	ldr	r0, [pc, #64]	@ (800eb74 <PeerToPeer_Event_Handler+0xd0>)
 800eb34:	f002 feea 	bl	801190c <puts>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800eb38:	2303      	movs	r3, #3
 800eb3a:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800eb3c:	69bb      	ldr	r3, [r7, #24]
 800eb3e:	88db      	ldrh	r3, [r3, #6]
 800eb40:	b29b      	uxth	r3, r3
 800eb42:	b2db      	uxtb	r3, r3
 800eb44:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800eb46:	69bb      	ldr	r3, [r7, #24]
 800eb48:	3308      	adds	r3, #8
 800eb4a:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800eb4c:	f107 0308 	add.w	r3, r7, #8
 800eb50:	4618      	mov	r0, r3
 800eb52:	f7f5 fd67 	bl	8004624 <P2PS_STM_App_Notification>
        break;
 800eb56:	e001      	b.n	800eb5c <PeerToPeer_Event_Handler+0xb8>

        default:
          break;
 800eb58:	bf00      	nop
 800eb5a:	e002      	b.n	800eb62 <PeerToPeer_Event_Handler+0xbe>
        break;
 800eb5c:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800eb5e:	e000      	b.n	800eb62 <PeerToPeer_Event_Handler+0xbe>

    default:
      break;
 800eb60:	bf00      	nop
  }

  return(return_value);
 800eb62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800eb66:	4618      	mov	r0, r3
 800eb68:	3728      	adds	r7, #40	@ 0x28
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}
 800eb6e:	bf00      	nop
 800eb70:	20000298 	.word	0x20000298
 800eb74:	0801512c 	.word	0x0801512c

0800eb78 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b08a      	sub	sp, #40	@ 0x28
 800eb7c:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800eb7e:	484a      	ldr	r0, [pc, #296]	@ (800eca8 <P2PS_STM_Init+0x130>)
 800eb80:	f001 f850 	bl	800fc24 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800eb84:	238f      	movs	r3, #143	@ 0x8f
 800eb86:	703b      	strb	r3, [r7, #0]
 800eb88:	23e5      	movs	r3, #229	@ 0xe5
 800eb8a:	707b      	strb	r3, [r7, #1]
 800eb8c:	23b3      	movs	r3, #179	@ 0xb3
 800eb8e:	70bb      	strb	r3, [r7, #2]
 800eb90:	23d5      	movs	r3, #213	@ 0xd5
 800eb92:	70fb      	strb	r3, [r7, #3]
 800eb94:	232e      	movs	r3, #46	@ 0x2e
 800eb96:	713b      	strb	r3, [r7, #4]
 800eb98:	237f      	movs	r3, #127	@ 0x7f
 800eb9a:	717b      	strb	r3, [r7, #5]
 800eb9c:	234a      	movs	r3, #74	@ 0x4a
 800eb9e:	71bb      	strb	r3, [r7, #6]
 800eba0:	2398      	movs	r3, #152	@ 0x98
 800eba2:	71fb      	strb	r3, [r7, #7]
 800eba4:	232a      	movs	r3, #42	@ 0x2a
 800eba6:	723b      	strb	r3, [r7, #8]
 800eba8:	2348      	movs	r3, #72	@ 0x48
 800ebaa:	727b      	strb	r3, [r7, #9]
 800ebac:	237a      	movs	r3, #122	@ 0x7a
 800ebae:	72bb      	strb	r3, [r7, #10]
 800ebb0:	23cc      	movs	r3, #204	@ 0xcc
 800ebb2:	72fb      	strb	r3, [r7, #11]
 800ebb4:	2340      	movs	r3, #64	@ 0x40
 800ebb6:	733b      	strb	r3, [r7, #12]
 800ebb8:	23fe      	movs	r3, #254	@ 0xfe
 800ebba:	737b      	strb	r3, [r7, #13]
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	73bb      	strb	r3, [r7, #14]
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800ebc4:	4639      	mov	r1, r7
 800ebc6:	4b39      	ldr	r3, [pc, #228]	@ (800ecac <P2PS_STM_Init+0x134>)
 800ebc8:	9300      	str	r3, [sp, #0]
 800ebca:	2306      	movs	r3, #6
 800ebcc:	2201      	movs	r2, #1
 800ebce:	2002      	movs	r0, #2
 800ebd0:	f7fe fef4 	bl	800d9bc <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800ebd4:	2319      	movs	r3, #25
 800ebd6:	703b      	strb	r3, [r7, #0]
 800ebd8:	23ed      	movs	r3, #237	@ 0xed
 800ebda:	707b      	strb	r3, [r7, #1]
 800ebdc:	2382      	movs	r3, #130	@ 0x82
 800ebde:	70bb      	strb	r3, [r7, #2]
 800ebe0:	23ae      	movs	r3, #174	@ 0xae
 800ebe2:	70fb      	strb	r3, [r7, #3]
 800ebe4:	23ed      	movs	r3, #237	@ 0xed
 800ebe6:	713b      	strb	r3, [r7, #4]
 800ebe8:	2321      	movs	r3, #33	@ 0x21
 800ebea:	717b      	strb	r3, [r7, #5]
 800ebec:	234c      	movs	r3, #76	@ 0x4c
 800ebee:	71bb      	strb	r3, [r7, #6]
 800ebf0:	239d      	movs	r3, #157	@ 0x9d
 800ebf2:	71fb      	strb	r3, [r7, #7]
 800ebf4:	2341      	movs	r3, #65	@ 0x41
 800ebf6:	723b      	strb	r3, [r7, #8]
 800ebf8:	2345      	movs	r3, #69	@ 0x45
 800ebfa:	727b      	strb	r3, [r7, #9]
 800ebfc:	2322      	movs	r3, #34	@ 0x22
 800ebfe:	72bb      	strb	r3, [r7, #10]
 800ec00:	238e      	movs	r3, #142	@ 0x8e
 800ec02:	72fb      	strb	r3, [r7, #11]
 800ec04:	2341      	movs	r3, #65	@ 0x41
 800ec06:	733b      	strb	r3, [r7, #12]
 800ec08:	23fe      	movs	r3, #254	@ 0xfe
 800ec0a:	737b      	strb	r3, [r7, #13]
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	73bb      	strb	r3, [r7, #14]
 800ec10:	2300      	movs	r3, #0
 800ec12:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800ec14:	4b25      	ldr	r3, [pc, #148]	@ (800ecac <P2PS_STM_Init+0x134>)
 800ec16:	8818      	ldrh	r0, [r3, #0]
 800ec18:	463a      	mov	r2, r7
 800ec1a:	4b25      	ldr	r3, [pc, #148]	@ (800ecb0 <P2PS_STM_Init+0x138>)
 800ec1c:	9305      	str	r3, [sp, #20]
 800ec1e:	2301      	movs	r3, #1
 800ec20:	9304      	str	r3, [sp, #16]
 800ec22:	230a      	movs	r3, #10
 800ec24:	9303      	str	r3, [sp, #12]
 800ec26:	2301      	movs	r3, #1
 800ec28:	9302      	str	r3, [sp, #8]
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	9301      	str	r3, [sp, #4]
 800ec2e:	2306      	movs	r3, #6
 800ec30:	9300      	str	r3, [sp, #0]
 800ec32:	2302      	movs	r3, #2
 800ec34:	2102      	movs	r1, #2
 800ec36:	f7fe ff97 	bl	800db68 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800ec3a:	2319      	movs	r3, #25
 800ec3c:	703b      	strb	r3, [r7, #0]
 800ec3e:	23ed      	movs	r3, #237	@ 0xed
 800ec40:	707b      	strb	r3, [r7, #1]
 800ec42:	2382      	movs	r3, #130	@ 0x82
 800ec44:	70bb      	strb	r3, [r7, #2]
 800ec46:	23ae      	movs	r3, #174	@ 0xae
 800ec48:	70fb      	strb	r3, [r7, #3]
 800ec4a:	23ed      	movs	r3, #237	@ 0xed
 800ec4c:	713b      	strb	r3, [r7, #4]
 800ec4e:	2321      	movs	r3, #33	@ 0x21
 800ec50:	717b      	strb	r3, [r7, #5]
 800ec52:	234c      	movs	r3, #76	@ 0x4c
 800ec54:	71bb      	strb	r3, [r7, #6]
 800ec56:	239d      	movs	r3, #157	@ 0x9d
 800ec58:	71fb      	strb	r3, [r7, #7]
 800ec5a:	2341      	movs	r3, #65	@ 0x41
 800ec5c:	723b      	strb	r3, [r7, #8]
 800ec5e:	2345      	movs	r3, #69	@ 0x45
 800ec60:	727b      	strb	r3, [r7, #9]
 800ec62:	2322      	movs	r3, #34	@ 0x22
 800ec64:	72bb      	strb	r3, [r7, #10]
 800ec66:	238e      	movs	r3, #142	@ 0x8e
 800ec68:	72fb      	strb	r3, [r7, #11]
 800ec6a:	2342      	movs	r3, #66	@ 0x42
 800ec6c:	733b      	strb	r3, [r7, #12]
 800ec6e:	23fe      	movs	r3, #254	@ 0xfe
 800ec70:	737b      	strb	r3, [r7, #13]
 800ec72:	2300      	movs	r3, #0
 800ec74:	73bb      	strb	r3, [r7, #14]
 800ec76:	2300      	movs	r3, #0
 800ec78:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800ec7a:	4b0c      	ldr	r3, [pc, #48]	@ (800ecac <P2PS_STM_Init+0x134>)
 800ec7c:	8818      	ldrh	r0, [r3, #0]
 800ec7e:	463a      	mov	r2, r7
 800ec80:	4b0c      	ldr	r3, [pc, #48]	@ (800ecb4 <P2PS_STM_Init+0x13c>)
 800ec82:	9305      	str	r3, [sp, #20]
 800ec84:	2301      	movs	r3, #1
 800ec86:	9304      	str	r3, [sp, #16]
 800ec88:	230a      	movs	r3, #10
 800ec8a:	9303      	str	r3, [sp, #12]
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	9302      	str	r3, [sp, #8]
 800ec90:	2300      	movs	r3, #0
 800ec92:	9301      	str	r3, [sp, #4]
 800ec94:	2310      	movs	r3, #16
 800ec96:	9300      	str	r3, [sp, #0]
 800ec98:	2302      	movs	r3, #2
 800ec9a:	2102      	movs	r1, #2
 800ec9c:	f7fe ff64 	bl	800db68 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800eca0:	bf00      	nop
}
 800eca2:	3710      	adds	r7, #16
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}
 800eca8:	0800eaa5 	.word	0x0800eaa5
 800ecac:	20000298 	.word	0x20000298
 800ecb0:	2000029a 	.word	0x2000029a
 800ecb4:	2000029c 	.word	0x2000029c

0800ecb8 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b086      	sub	sp, #24
 800ecbc:	af02      	add	r7, sp, #8
 800ecbe:	4603      	mov	r3, r0
 800ecc0:	6039      	str	r1, [r7, #0]
 800ecc2:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800ecc4:	2392      	movs	r3, #146	@ 0x92
 800ecc6:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800ecc8:	88fb      	ldrh	r3, [r7, #6]
 800ecca:	f64f 6242 	movw	r2, #65090	@ 0xfe42
 800ecce:	4293      	cmp	r3, r2
 800ecd0:	d10c      	bne.n	800ecec <P2PS_STM_App_Update_Char+0x34>
  {
    case P2P_NOTIFY_CHAR_UUID:
      
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800ecd2:	4b09      	ldr	r3, [pc, #36]	@ (800ecf8 <P2PS_STM_App_Update_Char+0x40>)
 800ecd4:	8818      	ldrh	r0, [r3, #0]
 800ecd6:	4b08      	ldr	r3, [pc, #32]	@ (800ecf8 <P2PS_STM_App_Update_Char+0x40>)
 800ecd8:	8899      	ldrh	r1, [r3, #4]
 800ecda:	683b      	ldr	r3, [r7, #0]
 800ecdc:	9300      	str	r3, [sp, #0]
 800ecde:	2302      	movs	r3, #2
 800ece0:	2200      	movs	r2, #0
 800ece2:	f7ff f849 	bl	800dd78 <aci_gatt_update_char_value>
 800ece6:	4603      	mov	r3, r0
 800ece8:	73fb      	strb	r3, [r7, #15]
                             aPeerToPeerContext.P2PNotifyServerToClientCharHdle,
                              0, /* charValOffset */
                             2, /* charValueLen */
                             (uint8_t *)  pPayload);
    
      break;
 800ecea:	e000      	b.n	800ecee <P2PS_STM_App_Update_Char+0x36>

    default:
      break;
 800ecec:	bf00      	nop
  }

  return result;
 800ecee:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	3710      	adds	r7, #16
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}
 800ecf8:	20000298 	.word	0x20000298

0800ecfc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b088      	sub	sp, #32
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ed04:	f107 030c 	add.w	r3, r7, #12
 800ed08:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800ed10:	69fb      	ldr	r3, [r7, #28]
 800ed12:	2137      	movs	r1, #55	@ 0x37
 800ed14:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800ed18:	f000 f94c 	bl	800efb4 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ed1c:	69fb      	ldr	r3, [r7, #28]
 800ed1e:	330b      	adds	r3, #11
 800ed20:	78db      	ldrb	r3, [r3, #3]
}
 800ed22:	4618      	mov	r0, r3
 800ed24:	3720      	adds	r7, #32
 800ed26:	46bd      	mov	sp, r7
 800ed28:	bd80      	pop	{r7, pc}

0800ed2a <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800ed2a:	b580      	push	{r7, lr}
 800ed2c:	b088      	sub	sp, #32
 800ed2e:	af00      	add	r7, sp, #0
 800ed30:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ed32:	f107 030c 	add.w	r3, r7, #12
 800ed36:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800ed3e:	69fb      	ldr	r3, [r7, #28]
 800ed40:	210f      	movs	r1, #15
 800ed42:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800ed46:	f000 f935 	bl	800efb4 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ed4a:	69fb      	ldr	r3, [r7, #28]
 800ed4c:	330b      	adds	r3, #11
 800ed4e:	78db      	ldrb	r3, [r3, #3]
}
 800ed50:	4618      	mov	r0, r3
 800ed52:	3720      	adds	r7, #32
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}

0800ed58 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b088      	sub	sp, #32
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ed60:	f107 030c 	add.w	r3, r7, #12
 800ed64:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800ed66:	69fb      	ldr	r3, [r7, #28]
 800ed68:	687a      	ldr	r2, [r7, #4]
 800ed6a:	2110      	movs	r1, #16
 800ed6c:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800ed70:	f000 f920 	bl	800efb4 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ed74:	69fb      	ldr	r3, [r7, #28]
 800ed76:	330b      	adds	r3, #11
 800ed78:	78db      	ldrb	r3, [r3, #3]
}
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	3720      	adds	r7, #32
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	bd80      	pop	{r7, pc}
	...

0800ed84 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800ed84:	b480      	push	{r7}
 800ed86:	b08b      	sub	sp, #44	@ 0x2c
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800ed90:	2300      	movs	r3, #0
 800ed92:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800ed94:	2300      	movs	r3, #0
 800ed96:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800ed98:	2300      	movs	r3, #0
 800ed9a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800eda0:	2300      	movs	r3, #0
 800eda2:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800eda4:	2300      	movs	r3, #0
 800eda6:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800eda8:	2300      	movs	r3, #0
 800edaa:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800edac:	4b4a      	ldr	r3, [pc, #296]	@ (800eed8 <SHCI_GetWirelessFwInfo+0x154>)
 800edae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edb0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800edb4:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800edb6:	693b      	ldr	r3, [r7, #16]
 800edb8:	009b      	lsls	r3, r3, #2
 800edba:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800edbe:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800edc6:	68bb      	ldr	r3, [r7, #8]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4a44      	ldr	r2, [pc, #272]	@ (800eedc <SHCI_GetWirelessFwInfo+0x158>)
 800edcc:	4293      	cmp	r3, r2
 800edce:	d10f      	bne.n	800edf0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800edd0:	68bb      	ldr	r3, [r7, #8]
 800edd2:	695b      	ldr	r3, [r3, #20]
 800edd4:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800edd6:	68bb      	ldr	r3, [r7, #8]
 800edd8:	699b      	ldr	r3, [r3, #24]
 800edda:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800eddc:	68bb      	ldr	r3, [r7, #8]
 800edde:	69db      	ldr	r3, [r3, #28]
 800ede0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800ede2:	68bb      	ldr	r3, [r7, #8]
 800ede4:	68db      	ldr	r3, [r3, #12]
 800ede6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800ede8:	68bb      	ldr	r3, [r7, #8]
 800edea:	691b      	ldr	r3, [r3, #16]
 800edec:	617b      	str	r3, [r7, #20]
 800edee:	e01a      	b.n	800ee26 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	009b      	lsls	r3, r3, #2
 800edf4:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800edf8:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800edfc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	691b      	ldr	r3, [r3, #16]
 800ee04:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	695b      	ldr	r3, [r3, #20]
 800ee0c:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	699b      	ldr	r3, [r3, #24]
 800ee14:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	685b      	ldr	r3, [r3, #4]
 800ee1c:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	689b      	ldr	r3, [r3, #8]
 800ee24:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ee26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee28:	0e1b      	lsrs	r3, r3, #24
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ee30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee32:	0c1b      	lsrs	r3, r3, #16
 800ee34:	b2da      	uxtb	r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ee3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee3c:	0a1b      	lsrs	r3, r3, #8
 800ee3e:	b2da      	uxtb	r2, r3
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800ee44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee46:	091b      	lsrs	r3, r3, #4
 800ee48:	b2db      	uxtb	r3, r3
 800ee4a:	f003 030f 	and.w	r3, r3, #15
 800ee4e:	b2da      	uxtb	r2, r3
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800ee54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee56:	b2db      	uxtb	r3, r3
 800ee58:	f003 030f 	and.w	r3, r3, #15
 800ee5c:	b2da      	uxtb	r2, r3
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ee62:	6a3b      	ldr	r3, [r7, #32]
 800ee64:	0e1b      	lsrs	r3, r3, #24
 800ee66:	b2da      	uxtb	r2, r3
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ee6c:	6a3b      	ldr	r3, [r7, #32]
 800ee6e:	0c1b      	lsrs	r3, r3, #16
 800ee70:	b2da      	uxtb	r2, r3
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800ee76:	6a3b      	ldr	r3, [r7, #32]
 800ee78:	0a1b      	lsrs	r3, r3, #8
 800ee7a:	b2da      	uxtb	r2, r3
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ee80:	6a3b      	ldr	r3, [r7, #32]
 800ee82:	b2da      	uxtb	r2, r3
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ee88:	69fb      	ldr	r3, [r7, #28]
 800ee8a:	b2da      	uxtb	r2, r3
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ee90:	69bb      	ldr	r3, [r7, #24]
 800ee92:	0e1b      	lsrs	r3, r3, #24
 800ee94:	b2da      	uxtb	r2, r3
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ee9a:	69bb      	ldr	r3, [r7, #24]
 800ee9c:	0c1b      	lsrs	r3, r3, #16
 800ee9e:	b2da      	uxtb	r2, r3
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800eea4:	69bb      	ldr	r3, [r7, #24]
 800eea6:	0a1b      	lsrs	r3, r3, #8
 800eea8:	b2da      	uxtb	r2, r3
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	0e1b      	lsrs	r3, r3, #24
 800eeb2:	b2da      	uxtb	r2, r3
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800eeb8:	697b      	ldr	r3, [r7, #20]
 800eeba:	0c1b      	lsrs	r3, r3, #16
 800eebc:	b2da      	uxtb	r2, r3
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800eec2:	697b      	ldr	r3, [r7, #20]
 800eec4:	b2da      	uxtb	r2, r3
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800eeca:	2300      	movs	r3, #0
}
 800eecc:	4618      	mov	r0, r3
 800eece:	372c      	adds	r7, #44	@ 0x2c
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr
 800eed8:	58004000 	.word	0x58004000
 800eedc:	a94656b9 	.word	0xa94656b9

0800eee0 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b082      	sub	sp, #8
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	685b      	ldr	r3, [r3, #4]
 800eeee:	4a08      	ldr	r2, [pc, #32]	@ (800ef10 <shci_init+0x30>)
 800eef0:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800eef2:	4a08      	ldr	r2, [pc, #32]	@ (800ef14 <shci_init+0x34>)
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800eef8:	4806      	ldr	r0, [pc, #24]	@ (800ef14 <shci_init+0x34>)
 800eefa:	f000 f915 	bl	800f128 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	681b      	ldr	r3, [r3, #0]
 800ef02:	4618      	mov	r0, r3
 800ef04:	f000 f898 	bl	800f038 <TlInit>

  return;
 800ef08:	bf00      	nop
}
 800ef0a:	3708      	adds	r7, #8
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}
 800ef10:	20001c08 	.word	0x20001c08
 800ef14:	20001be8 	.word	0x20001be8

0800ef18 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b084      	sub	sp, #16
 800ef1c:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800ef1e:	4822      	ldr	r0, [pc, #136]	@ (800efa8 <shci_user_evt_proc+0x90>)
 800ef20:	f000 f926 	bl	800f170 <LST_is_empty>
 800ef24:	4603      	mov	r3, r0
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d12b      	bne.n	800ef82 <shci_user_evt_proc+0x6a>
 800ef2a:	4b20      	ldr	r3, [pc, #128]	@ (800efac <shci_user_evt_proc+0x94>)
 800ef2c:	781b      	ldrb	r3, [r3, #0]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d027      	beq.n	800ef82 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ef32:	f107 030c 	add.w	r3, r7, #12
 800ef36:	4619      	mov	r1, r3
 800ef38:	481b      	ldr	r0, [pc, #108]	@ (800efa8 <shci_user_evt_proc+0x90>)
 800ef3a:	f000 f9a8 	bl	800f28e <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800ef3e:	4b1c      	ldr	r3, [pc, #112]	@ (800efb0 <shci_user_evt_proc+0x98>)
 800ef40:	69db      	ldr	r3, [r3, #28]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d00c      	beq.n	800ef60 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ef46:	68fb      	ldr	r3, [r7, #12]
 800ef48:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800ef4e:	4b18      	ldr	r3, [pc, #96]	@ (800efb0 <shci_user_evt_proc+0x98>)
 800ef50:	69db      	ldr	r3, [r3, #28]
 800ef52:	1d3a      	adds	r2, r7, #4
 800ef54:	4610      	mov	r0, r2
 800ef56:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800ef58:	793a      	ldrb	r2, [r7, #4]
 800ef5a:	4b14      	ldr	r3, [pc, #80]	@ (800efac <shci_user_evt_proc+0x94>)
 800ef5c:	701a      	strb	r2, [r3, #0]
 800ef5e:	e002      	b.n	800ef66 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800ef60:	4b12      	ldr	r3, [pc, #72]	@ (800efac <shci_user_evt_proc+0x94>)
 800ef62:	2201      	movs	r2, #1
 800ef64:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800ef66:	4b11      	ldr	r3, [pc, #68]	@ (800efac <shci_user_evt_proc+0x94>)
 800ef68:	781b      	ldrb	r3, [r3, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d004      	beq.n	800ef78 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	4618      	mov	r0, r3
 800ef72:	f001 f84d 	bl	8010010 <TL_MM_EvtDone>
 800ef76:	e004      	b.n	800ef82 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	4619      	mov	r1, r3
 800ef7c:	480a      	ldr	r0, [pc, #40]	@ (800efa8 <shci_user_evt_proc+0x90>)
 800ef7e:	f000 f919 	bl	800f1b4 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800ef82:	4809      	ldr	r0, [pc, #36]	@ (800efa8 <shci_user_evt_proc+0x90>)
 800ef84:	f000 f8f4 	bl	800f170 <LST_is_empty>
 800ef88:	4603      	mov	r3, r0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d107      	bne.n	800ef9e <shci_user_evt_proc+0x86>
 800ef8e:	4b07      	ldr	r3, [pc, #28]	@ (800efac <shci_user_evt_proc+0x94>)
 800ef90:	781b      	ldrb	r3, [r3, #0]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d003      	beq.n	800ef9e <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800ef96:	4804      	ldr	r0, [pc, #16]	@ (800efa8 <shci_user_evt_proc+0x90>)
 800ef98:	f7f2 fc28 	bl	80017ec <shci_notify_asynch_evt>
  }


  return;
 800ef9c:	bf00      	nop
 800ef9e:	bf00      	nop
}
 800efa0:	3710      	adds	r7, #16
 800efa2:	46bd      	mov	sp, r7
 800efa4:	bd80      	pop	{r7, pc}
 800efa6:	bf00      	nop
 800efa8:	200002ac 	.word	0x200002ac
 800efac:	200002bc 	.word	0x200002bc
 800efb0:	20001be8 	.word	0x20001be8

0800efb4 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b084      	sub	sp, #16
 800efb8:	af00      	add	r7, sp, #0
 800efba:	60ba      	str	r2, [r7, #8]
 800efbc:	607b      	str	r3, [r7, #4]
 800efbe:	4603      	mov	r3, r0
 800efc0:	81fb      	strh	r3, [r7, #14]
 800efc2:	460b      	mov	r3, r1
 800efc4:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800efc6:	2000      	movs	r0, #0
 800efc8:	f000 f868 	bl	800f09c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800efcc:	4b17      	ldr	r3, [pc, #92]	@ (800f02c <shci_send+0x78>)
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	89fa      	ldrh	r2, [r7, #14]
 800efd2:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800efd6:	4b15      	ldr	r3, [pc, #84]	@ (800f02c <shci_send+0x78>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	7b7a      	ldrb	r2, [r7, #13]
 800efdc:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800efde:	4b13      	ldr	r3, [pc, #76]	@ (800f02c <shci_send+0x78>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	330c      	adds	r3, #12
 800efe4:	7b7a      	ldrb	r2, [r7, #13]
 800efe6:	68b9      	ldr	r1, [r7, #8]
 800efe8:	4618      	mov	r0, r3
 800efea:	f002 fe10 	bl	8011c0e <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800efee:	4b10      	ldr	r3, [pc, #64]	@ (800f030 <shci_send+0x7c>)
 800eff0:	2201      	movs	r2, #1
 800eff2:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800eff4:	4b0f      	ldr	r3, [pc, #60]	@ (800f034 <shci_send+0x80>)
 800eff6:	691b      	ldr	r3, [r3, #16]
 800eff8:	2100      	movs	r1, #0
 800effa:	2000      	movs	r0, #0
 800effc:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800effe:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800f002:	f7f2 fc0a 	bl	800181a <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	f103 0008 	add.w	r0, r3, #8
 800f00c:	4b07      	ldr	r3, [pc, #28]	@ (800f02c <shci_send+0x78>)
 800f00e:	6819      	ldr	r1, [r3, #0]
 800f010:	4b06      	ldr	r3, [pc, #24]	@ (800f02c <shci_send+0x78>)
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	789b      	ldrb	r3, [r3, #2]
 800f016:	3303      	adds	r3, #3
 800f018:	461a      	mov	r2, r3
 800f01a:	f002 fdf8 	bl	8011c0e <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800f01e:	2001      	movs	r0, #1
 800f020:	f000 f83c 	bl	800f09c <Cmd_SetStatus>

  return;
 800f024:	bf00      	nop
}
 800f026:	3710      	adds	r7, #16
 800f028:	46bd      	mov	sp, r7
 800f02a:	bd80      	pop	{r7, pc}
 800f02c:	200002b8 	.word	0x200002b8
 800f030:	20001c0c 	.word	0x20001c0c
 800f034:	20001be8 	.word	0x20001be8

0800f038 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800f038:	b580      	push	{r7, lr}
 800f03a:	b086      	sub	sp, #24
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800f040:	4a10      	ldr	r2, [pc, #64]	@ (800f084 <TlInit+0x4c>)
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800f046:	4810      	ldr	r0, [pc, #64]	@ (800f088 <TlInit+0x50>)
 800f048:	f000 f882 	bl	800f150 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800f04c:	2001      	movs	r0, #1
 800f04e:	f000 f825 	bl	800f09c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800f052:	4b0e      	ldr	r3, [pc, #56]	@ (800f08c <TlInit+0x54>)
 800f054:	2201      	movs	r2, #1
 800f056:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800f058:	4b0d      	ldr	r3, [pc, #52]	@ (800f090 <TlInit+0x58>)
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d00c      	beq.n	800f07a <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800f064:	4b0b      	ldr	r3, [pc, #44]	@ (800f094 <TlInit+0x5c>)
 800f066:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800f068:	4b0b      	ldr	r3, [pc, #44]	@ (800f098 <TlInit+0x60>)
 800f06a:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800f06c:	4b08      	ldr	r3, [pc, #32]	@ (800f090 <TlInit+0x58>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	f107 020c 	add.w	r2, r7, #12
 800f074:	4610      	mov	r0, r2
 800f076:	4798      	blx	r3
  }

  return;
 800f078:	bf00      	nop
 800f07a:	bf00      	nop
}
 800f07c:	3718      	adds	r7, #24
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	200002b8 	.word	0x200002b8
 800f088:	200002ac 	.word	0x200002ac
 800f08c:	200002bc 	.word	0x200002bc
 800f090:	20001be8 	.word	0x20001be8
 800f094:	0800f0ed 	.word	0x0800f0ed
 800f098:	0800f105 	.word	0x0800f105

0800f09c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b082      	sub	sp, #8
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	4603      	mov	r3, r0
 800f0a4:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800f0a6:	79fb      	ldrb	r3, [r7, #7]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d10b      	bne.n	800f0c4 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800f0ac:	4b0d      	ldr	r3, [pc, #52]	@ (800f0e4 <Cmd_SetStatus+0x48>)
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d003      	beq.n	800f0bc <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800f0b4:	4b0b      	ldr	r3, [pc, #44]	@ (800f0e4 <Cmd_SetStatus+0x48>)
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	2000      	movs	r0, #0
 800f0ba:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800f0bc:	4b0a      	ldr	r3, [pc, #40]	@ (800f0e8 <Cmd_SetStatus+0x4c>)
 800f0be:	2200      	movs	r2, #0
 800f0c0:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800f0c2:	e00b      	b.n	800f0dc <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800f0c4:	4b08      	ldr	r3, [pc, #32]	@ (800f0e8 <Cmd_SetStatus+0x4c>)
 800f0c6:	2201      	movs	r2, #1
 800f0c8:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800f0ca:	4b06      	ldr	r3, [pc, #24]	@ (800f0e4 <Cmd_SetStatus+0x48>)
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d004      	beq.n	800f0dc <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800f0d2:	4b04      	ldr	r3, [pc, #16]	@ (800f0e4 <Cmd_SetStatus+0x48>)
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	2001      	movs	r0, #1
 800f0d8:	4798      	blx	r3
  return;
 800f0da:	bf00      	nop
 800f0dc:	bf00      	nop
}
 800f0de:	3708      	adds	r7, #8
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}
 800f0e4:	20001c08 	.word	0x20001c08
 800f0e8:	200002b4 	.word	0x200002b4

0800f0ec <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800f0ec:	b580      	push	{r7, lr}
 800f0ee:	b082      	sub	sp, #8
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800f0f4:	2000      	movs	r0, #0
 800f0f6:	f7f2 fb85 	bl	8001804 <shci_cmd_resp_release>

  return;
 800f0fa:	bf00      	nop
}
 800f0fc:	3708      	adds	r7, #8
 800f0fe:	46bd      	mov	sp, r7
 800f100:	bd80      	pop	{r7, pc}
	...

0800f104 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800f104:	b580      	push	{r7, lr}
 800f106:	b082      	sub	sp, #8
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800f10c:	6879      	ldr	r1, [r7, #4]
 800f10e:	4805      	ldr	r0, [pc, #20]	@ (800f124 <TlUserEvtReceived+0x20>)
 800f110:	f000 f876 	bl	800f200 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800f114:	4803      	ldr	r0, [pc, #12]	@ (800f124 <TlUserEvtReceived+0x20>)
 800f116:	f7f2 fb69 	bl	80017ec <shci_notify_asynch_evt>

  return;
 800f11a:	bf00      	nop
}
 800f11c:	3708      	adds	r7, #8
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}
 800f122:	bf00      	nop
 800f124:	200002ac 	.word	0x200002ac

0800f128 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800f128:	b480      	push	{r7}
 800f12a:	b083      	sub	sp, #12
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	4a05      	ldr	r2, [pc, #20]	@ (800f148 <shci_register_io_bus+0x20>)
 800f134:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	4a04      	ldr	r2, [pc, #16]	@ (800f14c <shci_register_io_bus+0x24>)
 800f13a:	611a      	str	r2, [r3, #16]

  return;
 800f13c:	bf00      	nop
}
 800f13e:	370c      	adds	r7, #12
 800f140:	46bd      	mov	sp, r7
 800f142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f146:	4770      	bx	lr
 800f148:	0800fe9d 	.word	0x0800fe9d
 800f14c:	0800fef1 	.word	0x0800fef1

0800f150 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	687a      	ldr	r2, [r7, #4]
 800f15c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	605a      	str	r2, [r3, #4]
}
 800f164:	bf00      	nop
 800f166:	370c      	adds	r7, #12
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr

0800f170 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800f170:	b480      	push	{r7}
 800f172:	b087      	sub	sp, #28
 800f174:	af00      	add	r7, sp, #0
 800f176:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f178:	f3ef 8310 	mrs	r3, PRIMASK
 800f17c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f17e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f180:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800f182:	b672      	cpsid	i
}
 800f184:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	687a      	ldr	r2, [r7, #4]
 800f18c:	429a      	cmp	r2, r3
 800f18e:	d102      	bne.n	800f196 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800f190:	2301      	movs	r3, #1
 800f192:	75fb      	strb	r3, [r7, #23]
 800f194:	e001      	b.n	800f19a <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800f196:	2300      	movs	r3, #0
 800f198:	75fb      	strb	r3, [r7, #23]
 800f19a:	693b      	ldr	r3, [r7, #16]
 800f19c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	f383 8810 	msr	PRIMASK, r3
}
 800f1a4:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800f1a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	371c      	adds	r7, #28
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b2:	4770      	bx	lr

0800f1b4 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800f1b4:	b480      	push	{r7}
 800f1b6:	b087      	sub	sp, #28
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
 800f1bc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f1be:	f3ef 8310 	mrs	r3, PRIMASK
 800f1c2:	60fb      	str	r3, [r7, #12]
  return(result);
 800f1c4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f1c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f1c8:	b672      	cpsid	i
}
 800f1ca:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	681a      	ldr	r2, [r3, #0]
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	687a      	ldr	r2, [r7, #4]
 800f1d8:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	683a      	ldr	r2, [r7, #0]
 800f1de:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	683a      	ldr	r2, [r7, #0]
 800f1e6:	605a      	str	r2, [r3, #4]
 800f1e8:	697b      	ldr	r3, [r7, #20]
 800f1ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f1ec:	693b      	ldr	r3, [r7, #16]
 800f1ee:	f383 8810 	msr	PRIMASK, r3
}
 800f1f2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800f1f4:	bf00      	nop
 800f1f6:	371c      	adds	r7, #28
 800f1f8:	46bd      	mov	sp, r7
 800f1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fe:	4770      	bx	lr

0800f200 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800f200:	b480      	push	{r7}
 800f202:	b087      	sub	sp, #28
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f20a:	f3ef 8310 	mrs	r3, PRIMASK
 800f20e:	60fb      	str	r3, [r7, #12]
  return(result);
 800f210:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f212:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f214:	b672      	cpsid	i
}
 800f216:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800f218:	683b      	ldr	r3, [r7, #0]
 800f21a:	687a      	ldr	r2, [r7, #4]
 800f21c:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	685a      	ldr	r2, [r3, #4]
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	683a      	ldr	r2, [r7, #0]
 800f22a:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800f22c:	683b      	ldr	r3, [r7, #0]
 800f22e:	685b      	ldr	r3, [r3, #4]
 800f230:	683a      	ldr	r2, [r7, #0]
 800f232:	601a      	str	r2, [r3, #0]
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f238:	693b      	ldr	r3, [r7, #16]
 800f23a:	f383 8810 	msr	PRIMASK, r3
}
 800f23e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800f240:	bf00      	nop
 800f242:	371c      	adds	r7, #28
 800f244:	46bd      	mov	sp, r7
 800f246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24a:	4770      	bx	lr

0800f24c <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800f24c:	b480      	push	{r7}
 800f24e:	b087      	sub	sp, #28
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f254:	f3ef 8310 	mrs	r3, PRIMASK
 800f258:	60fb      	str	r3, [r7, #12]
  return(result);
 800f25a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f25c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f25e:	b672      	cpsid	i
}
 800f260:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	685b      	ldr	r3, [r3, #4]
 800f266:	687a      	ldr	r2, [r7, #4]
 800f268:	6812      	ldr	r2, [r2, #0]
 800f26a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	687a      	ldr	r2, [r7, #4]
 800f272:	6852      	ldr	r2, [r2, #4]
 800f274:	605a      	str	r2, [r3, #4]
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f27a:	693b      	ldr	r3, [r7, #16]
 800f27c:	f383 8810 	msr	PRIMASK, r3
}
 800f280:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800f282:	bf00      	nop
 800f284:	371c      	adds	r7, #28
 800f286:	46bd      	mov	sp, r7
 800f288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f28c:	4770      	bx	lr

0800f28e <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800f28e:	b580      	push	{r7, lr}
 800f290:	b086      	sub	sp, #24
 800f292:	af00      	add	r7, sp, #0
 800f294:	6078      	str	r0, [r7, #4]
 800f296:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f298:	f3ef 8310 	mrs	r3, PRIMASK
 800f29c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f29e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800f2a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800f2a2:	b672      	cpsid	i
}
 800f2a4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	681a      	ldr	r2, [r3, #0]
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	f7ff ffca 	bl	800f24c <LST_remove_node>
 800f2b8:	697b      	ldr	r3, [r7, #20]
 800f2ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f2bc:	693b      	ldr	r3, [r7, #16]
 800f2be:	f383 8810 	msr	PRIMASK, r3
}
 800f2c2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800f2c4:	bf00      	nop
 800f2c6:	3718      	adds	r7, #24
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	bd80      	pop	{r7, pc}

0800f2cc <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800f2cc:	b480      	push	{r7}
 800f2ce:	b085      	sub	sp, #20
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	60f8      	str	r0, [r7, #12]
 800f2d4:	60b9      	str	r1, [r7, #8]
 800f2d6:	607a      	str	r2, [r7, #4]
 800f2d8:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	68ba      	ldr	r2, [r7, #8]
 800f2de:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	2200      	movs	r2, #0
 800f2e4:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800f2e6:	68fb      	ldr	r3, [r7, #12]
 800f2e8:	2200      	movs	r2, #0
 800f2ea:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	687a      	ldr	r2, [r7, #4]
 800f2fc:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	887a      	ldrh	r2, [r7, #2]
 800f302:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	7e3a      	ldrb	r2, [r7, #24]
 800f308:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800f30a:	7e3b      	ldrb	r3, [r7, #24]
 800f30c:	f003 0302 	and.w	r3, r3, #2
 800f310:	2b00      	cmp	r3, #0
 800f312:	d006      	beq.n	800f322 <CircularQueue_Init+0x56>
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	891b      	ldrh	r3, [r3, #8]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d002      	beq.n	800f322 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800f31c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f320:	e000      	b.n	800f324 <CircularQueue_Init+0x58>
  }
  return 0;
 800f322:	2300      	movs	r3, #0
}
 800f324:	4618      	mov	r0, r3
 800f326:	3714      	adds	r7, #20
 800f328:	46bd      	mov	sp, r7
 800f32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f32e:	4770      	bx	lr

0800f330 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b08e      	sub	sp, #56	@ 0x38
 800f334:	af00      	add	r7, sp, #0
 800f336:	60f8      	str	r0, [r7, #12]
 800f338:	60b9      	str	r1, [r7, #8]
 800f33a:	603b      	str	r3, [r7, #0]
 800f33c:	4613      	mov	r3, r2
 800f33e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800f340:	2300      	movs	r3, #0
 800f342:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800f344:	2300      	movs	r3, #0
 800f346:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800f348:	2300      	movs	r3, #0
 800f34a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800f34c:	2300      	movs	r3, #0
 800f34e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f350:	2300      	movs	r3, #0
 800f352:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800f354:	2300      	movs	r3, #0
 800f356:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800f358:	2300      	movs	r3, #0
 800f35a:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	891b      	ldrh	r3, [r3, #8]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d101      	bne.n	800f368 <CircularQueue_Add+0x38>
 800f364:	2302      	movs	r3, #2
 800f366:	e000      	b.n	800f36a <CircularQueue_Add+0x3a>
 800f368:	2300      	movs	r3, #0
 800f36a:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	695b      	ldr	r3, [r3, #20]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d029      	beq.n	800f3c8 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	891b      	ldrh	r3, [r3, #8]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d122      	bne.n	800f3c2 <CircularQueue_Add+0x92>
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681a      	ldr	r2, [r3, #0]
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	691b      	ldr	r3, [r3, #16]
 800f384:	4413      	add	r3, r2
 800f386:	781b      	ldrb	r3, [r3, #0]
 800f388:	4618      	mov	r0, r3
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	681a      	ldr	r2, [r3, #0]
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	691b      	ldr	r3, [r3, #16]
 800f392:	1c59      	adds	r1, r3, #1
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	4299      	cmp	r1, r3
 800f39a:	d306      	bcc.n	800f3aa <CircularQueue_Add+0x7a>
 800f39c:	68fb      	ldr	r3, [r7, #12]
 800f39e:	6919      	ldr	r1, [r3, #16]
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	685b      	ldr	r3, [r3, #4]
 800f3a4:	1acb      	subs	r3, r1, r3
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	e002      	b.n	800f3b0 <CircularQueue_Add+0x80>
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	691b      	ldr	r3, [r3, #16]
 800f3ae:	3301      	adds	r3, #1
 800f3b0:	4413      	add	r3, r2
 800f3b2:	781b      	ldrb	r3, [r3, #0]
 800f3b4:	021b      	lsls	r3, r3, #8
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	4403      	add	r3, r0
 800f3ba:	b29b      	uxth	r3, r3
 800f3bc:	3302      	adds	r3, #2
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	e001      	b.n	800f3c6 <CircularQueue_Add+0x96>
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	891b      	ldrh	r3, [r3, #8]
 800f3c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800f3c8:	68fb      	ldr	r3, [r7, #12]
 800f3ca:	891b      	ldrh	r3, [r3, #8]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d002      	beq.n	800f3d6 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	891b      	ldrh	r3, [r3, #8]
 800f3d4:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	691a      	ldr	r2, [r3, #16]
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	68db      	ldr	r3, [r3, #12]
 800f3de:	429a      	cmp	r2, r3
 800f3e0:	d307      	bcc.n	800f3f2 <CircularQueue_Add+0xc2>
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	685a      	ldr	r2, [r3, #4]
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	6919      	ldr	r1, [r3, #16]
 800f3ea:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f3ec:	440b      	add	r3, r1
 800f3ee:	1ad3      	subs	r3, r2, r3
 800f3f0:	e000      	b.n	800f3f4 <CircularQueue_Add+0xc4>
 800f3f2:	2300      	movs	r3, #0
 800f3f4:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800f3f6:	88fa      	ldrh	r2, [r7, #6]
 800f3f8:	7ffb      	ldrb	r3, [r7, #31]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	461a      	mov	r2, r3
 800f3fe:	683b      	ldr	r3, [r7, #0]
 800f400:	fb02 f303 	mul.w	r3, r2, r3
 800f404:	69ba      	ldr	r2, [r7, #24]
 800f406:	429a      	cmp	r2, r3
 800f408:	d80b      	bhi.n	800f422 <CircularQueue_Add+0xf2>
 800f40a:	88fa      	ldrh	r2, [r7, #6]
 800f40c:	7ffb      	ldrb	r3, [r7, #31]
 800f40e:	4413      	add	r3, r2
 800f410:	461a      	mov	r2, r3
 800f412:	69bb      	ldr	r3, [r7, #24]
 800f414:	fbb3 f1f2 	udiv	r1, r3, r2
 800f418:	fb01 f202 	mul.w	r2, r1, r2
 800f41c:	1a9b      	subs	r3, r3, r2
 800f41e:	b2db      	uxtb	r3, r3
 800f420:	e000      	b.n	800f424 <CircularQueue_Add+0xf4>
 800f422:	2300      	movs	r3, #0
 800f424:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800f426:	7dfa      	ldrb	r2, [r7, #23]
 800f428:	7ffb      	ldrb	r3, [r7, #31]
 800f42a:	429a      	cmp	r2, r3
 800f42c:	bf8c      	ite	hi
 800f42e:	2301      	movhi	r3, #1
 800f430:	2300      	movls	r3, #0
 800f432:	b2db      	uxtb	r3, r3
 800f434:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800f436:	7fbb      	ldrb	r3, [r7, #30]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d008      	beq.n	800f44e <CircularQueue_Add+0x11e>
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	7f1b      	ldrb	r3, [r3, #28]
 800f440:	f003 0301 	and.w	r3, r3, #1
 800f444:	2b00      	cmp	r3, #0
 800f446:	d002      	beq.n	800f44e <CircularQueue_Add+0x11e>
 800f448:	7dfb      	ldrb	r3, [r7, #23]
 800f44a:	b29b      	uxth	r3, r3
 800f44c:	e000      	b.n	800f450 <CircularQueue_Add+0x120>
 800f44e:	8bbb      	ldrh	r3, [r7, #28]
 800f450:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800f452:	7fbb      	ldrb	r3, [r7, #30]
 800f454:	2b00      	cmp	r3, #0
 800f456:	d008      	beq.n	800f46a <CircularQueue_Add+0x13a>
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	7f1b      	ldrb	r3, [r3, #28]
 800f45c:	f003 0302 	and.w	r3, r3, #2
 800f460:	2b00      	cmp	r3, #0
 800f462:	d002      	beq.n	800f46a <CircularQueue_Add+0x13a>
 800f464:	7ffb      	ldrb	r3, [r7, #31]
 800f466:	b29b      	uxth	r3, r3
 800f468:	e000      	b.n	800f46c <CircularQueue_Add+0x13c>
 800f46a:	8bbb      	ldrh	r3, [r7, #28]
 800f46c:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800f46e:	88fb      	ldrh	r3, [r7, #6]
 800f470:	2b00      	cmp	r3, #0
 800f472:	f000 817e 	beq.w	800f772 <CircularQueue_Add+0x442>
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	695a      	ldr	r2, [r3, #20]
 800f47a:	88f9      	ldrh	r1, [r7, #6]
 800f47c:	7ffb      	ldrb	r3, [r7, #31]
 800f47e:	440b      	add	r3, r1
 800f480:	4619      	mov	r1, r3
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	fb01 f303 	mul.w	r3, r1, r3
 800f488:	441a      	add	r2, r3
 800f48a:	8bbb      	ldrh	r3, [r7, #28]
 800f48c:	441a      	add	r2, r3
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	685b      	ldr	r3, [r3, #4]
 800f492:	429a      	cmp	r2, r3
 800f494:	f200 816d 	bhi.w	800f772 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800f498:	2300      	movs	r3, #0
 800f49a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f49c:	e14a      	b.n	800f734 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	691a      	ldr	r2, [r3, #16]
 800f4a2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f4a4:	441a      	add	r2, r3
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	685b      	ldr	r3, [r3, #4]
 800f4aa:	429a      	cmp	r2, r3
 800f4ac:	d307      	bcc.n	800f4be <CircularQueue_Add+0x18e>
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	691a      	ldr	r2, [r3, #16]
 800f4b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f4b4:	441a      	add	r2, r3
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	685b      	ldr	r3, [r3, #4]
 800f4ba:	1ad3      	subs	r3, r2, r3
 800f4bc:	e003      	b.n	800f4c6 <CircularQueue_Add+0x196>
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	691a      	ldr	r2, [r3, #16]
 800f4c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f4c4:	4413      	add	r3, r2
 800f4c6:	68fa      	ldr	r2, [r7, #12]
 800f4c8:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	691b      	ldr	r3, [r3, #16]
 800f4ce:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	891b      	ldrh	r3, [r3, #8]
 800f4d4:	2b00      	cmp	r3, #0
 800f4d6:	d130      	bne.n	800f53a <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	681a      	ldr	r2, [r3, #0]
 800f4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4de:	1c59      	adds	r1, r3, #1
 800f4e0:	6339      	str	r1, [r7, #48]	@ 0x30
 800f4e2:	4413      	add	r3, r2
 800f4e4:	88fa      	ldrh	r2, [r7, #6]
 800f4e6:	b2d2      	uxtb	r2, r2
 800f4e8:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	685b      	ldr	r3, [r3, #4]
 800f4ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4f0:	429a      	cmp	r2, r3
 800f4f2:	d304      	bcc.n	800f4fe <CircularQueue_Add+0x1ce>
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	685b      	ldr	r3, [r3, #4]
 800f4f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4fa:	1ad3      	subs	r3, r2, r3
 800f4fc:	e000      	b.n	800f500 <CircularQueue_Add+0x1d0>
 800f4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f500:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800f502:	88fb      	ldrh	r3, [r7, #6]
 800f504:	0a1b      	lsrs	r3, r3, #8
 800f506:	b298      	uxth	r0, r3
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	681a      	ldr	r2, [r3, #0]
 800f50c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f50e:	1c59      	adds	r1, r3, #1
 800f510:	6339      	str	r1, [r7, #48]	@ 0x30
 800f512:	4413      	add	r3, r2
 800f514:	b2c2      	uxtb	r2, r0
 800f516:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	685b      	ldr	r3, [r3, #4]
 800f51c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f51e:	429a      	cmp	r2, r3
 800f520:	d304      	bcc.n	800f52c <CircularQueue_Add+0x1fc>
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	685b      	ldr	r3, [r3, #4]
 800f526:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f528:	1ad3      	subs	r3, r2, r3
 800f52a:	e000      	b.n	800f52e <CircularQueue_Add+0x1fe>
 800f52c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f52e:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	695b      	ldr	r3, [r3, #20]
 800f534:	1c9a      	adds	r2, r3, #2
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800f53a:	88fa      	ldrh	r2, [r7, #6]
 800f53c:	68fb      	ldr	r3, [r7, #12]
 800f53e:	6859      	ldr	r1, [r3, #4]
 800f540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f542:	1acb      	subs	r3, r1, r3
 800f544:	4293      	cmp	r3, r2
 800f546:	bf28      	it	cs
 800f548:	4613      	movcs	r3, r2
 800f54a:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800f54c:	88fb      	ldrh	r3, [r7, #6]
 800f54e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f550:	429a      	cmp	r2, r3
 800f552:	d007      	beq.n	800f564 <CircularQueue_Add+0x234>
 800f554:	88fb      	ldrh	r3, [r7, #6]
 800f556:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f558:	429a      	cmp	r2, r3
 800f55a:	d225      	bcs.n	800f5a8 <CircularQueue_Add+0x278>
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	7f1b      	ldrb	r3, [r3, #28]
 800f560:	2b00      	cmp	r3, #0
 800f562:	d121      	bne.n	800f5a8 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	681a      	ldr	r2, [r3, #0]
 800f568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f56a:	18d0      	adds	r0, r2, r3
 800f56c:	88fb      	ldrh	r3, [r7, #6]
 800f56e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f570:	fb02 f303 	mul.w	r3, r2, r3
 800f574:	68ba      	ldr	r2, [r7, #8]
 800f576:	4413      	add	r3, r2
 800f578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f57a:	4619      	mov	r1, r3
 800f57c:	f002 fb47 	bl	8011c0e <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	695a      	ldr	r2, [r3, #20]
 800f584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f586:	441a      	add	r2, r3
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800f58c:	2300      	movs	r3, #0
 800f58e:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800f590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f592:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800f594:	88fa      	ldrh	r2, [r7, #6]
 800f596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f598:	1ad3      	subs	r3, r2, r3
 800f59a:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800f59c:	7ffb      	ldrb	r3, [r7, #31]
 800f59e:	b29a      	uxth	r2, r3
 800f5a0:	88fb      	ldrh	r3, [r7, #6]
 800f5a2:	4413      	add	r3, r2
 800f5a4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f5a6:	e0a4      	b.n	800f6f2 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800f5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f000 80a1 	beq.w	800f6f2 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	7f1b      	ldrb	r3, [r3, #28]
 800f5b4:	f003 0301 	and.w	r3, r3, #1
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d03a      	beq.n	800f632 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	891b      	ldrh	r3, [r3, #8]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d10d      	bne.n	800f5e0 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	681a      	ldr	r2, [r3, #0]
 800f5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ca:	3b02      	subs	r3, #2
 800f5cc:	4413      	add	r3, r2
 800f5ce:	22ff      	movs	r2, #255	@ 0xff
 800f5d0:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	681a      	ldr	r2, [r3, #0]
 800f5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d8:	3b01      	subs	r3, #1
 800f5da:	4413      	add	r3, r2
 800f5dc:	22ff      	movs	r2, #255	@ 0xff
 800f5de:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	695a      	ldr	r2, [r3, #20]
 800f5e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5e6:	441a      	add	r2, r3
 800f5e8:	68fb      	ldr	r3, [r7, #12]
 800f5ea:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800f5f0:	88fb      	ldrh	r3, [r7, #6]
 800f5f2:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800f5f4:	2300      	movs	r3, #0
 800f5f6:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	891b      	ldrh	r3, [r3, #8]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d16f      	bne.n	800f6e0 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681a      	ldr	r2, [r3, #0]
 800f604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f606:	1c59      	adds	r1, r3, #1
 800f608:	6339      	str	r1, [r7, #48]	@ 0x30
 800f60a:	4413      	add	r3, r2
 800f60c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f60e:	b2d2      	uxtb	r2, r2
 800f610:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f614:	0a18      	lsrs	r0, r3, #8
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	681a      	ldr	r2, [r3, #0]
 800f61a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f61c:	1c59      	adds	r1, r3, #1
 800f61e:	6339      	str	r1, [r7, #48]	@ 0x30
 800f620:	4413      	add	r3, r2
 800f622:	b2c2      	uxtb	r2, r0
 800f624:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	695b      	ldr	r3, [r3, #20]
 800f62a:	1c9a      	adds	r2, r3, #2
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	615a      	str	r2, [r3, #20]
 800f630:	e056      	b.n	800f6e0 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	7f1b      	ldrb	r3, [r3, #28]
 800f636:	f003 0302 	and.w	r3, r3, #2
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d050      	beq.n	800f6e0 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	891b      	ldrh	r3, [r3, #8]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d14a      	bne.n	800f6dc <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	681a      	ldr	r2, [r3, #0]
 800f64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f64c:	3b02      	subs	r3, #2
 800f64e:	4413      	add	r3, r2
 800f650:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f652:	b2d2      	uxtb	r2, r2
 800f654:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f658:	0a19      	lsrs	r1, r3, #8
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	681a      	ldr	r2, [r3, #0]
 800f65e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f660:	3b01      	subs	r3, #1
 800f662:	4413      	add	r3, r2
 800f664:	b2ca      	uxtb	r2, r1
 800f666:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	681a      	ldr	r2, [r3, #0]
 800f66c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f66e:	18d0      	adds	r0, r2, r3
 800f670:	88fb      	ldrh	r3, [r7, #6]
 800f672:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f674:	fb02 f303 	mul.w	r3, r2, r3
 800f678:	68ba      	ldr	r2, [r7, #8]
 800f67a:	4413      	add	r3, r2
 800f67c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f67e:	4619      	mov	r1, r3
 800f680:	f002 fac5 	bl	8011c0e <memcpy>
             q->byteCount += NbBytesToCopy; 
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	695a      	ldr	r2, [r3, #20]
 800f688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f68a:	441a      	add	r2, r3
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800f690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f692:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800f694:	88fa      	ldrh	r2, [r7, #6]
 800f696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f698:	1ad3      	subs	r3, r2, r3
 800f69a:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	699b      	ldr	r3, [r3, #24]
 800f6a0:	1c5a      	adds	r2, r3, #1
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	681a      	ldr	r2, [r3, #0]
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6b0:	1c59      	adds	r1, r3, #1
 800f6b2:	6339      	str	r1, [r7, #48]	@ 0x30
 800f6b4:	4413      	add	r3, r2
 800f6b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6b8:	b2d2      	uxtb	r2, r2
 800f6ba:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800f6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6be:	0a18      	lsrs	r0, r3, #8
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681a      	ldr	r2, [r3, #0]
 800f6c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6c6:	1c59      	adds	r1, r3, #1
 800f6c8:	6339      	str	r1, [r7, #48]	@ 0x30
 800f6ca:	4413      	add	r3, r2
 800f6cc:	b2c2      	uxtb	r2, r0
 800f6ce:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	695b      	ldr	r3, [r3, #20]
 800f6d4:	1c9a      	adds	r2, r3, #2
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	615a      	str	r2, [r3, #20]
 800f6da:	e001      	b.n	800f6e0 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800f6dc:	2300      	movs	r3, #0
 800f6de:	e049      	b.n	800f774 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800f6e0:	7ffb      	ldrb	r3, [r7, #31]
 800f6e2:	b29a      	uxth	r2, r3
 800f6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	4413      	add	r3, r2
 800f6ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	2200      	movs	r2, #0
 800f6f0:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800f6f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d015      	beq.n	800f724 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	681a      	ldr	r2, [r3, #0]
 800f6fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6fe:	18d0      	adds	r0, r2, r3
 800f700:	88fb      	ldrh	r3, [r7, #6]
 800f702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f704:	fb03 f202 	mul.w	r2, r3, r2
 800f708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f70a:	4413      	add	r3, r2
 800f70c:	68ba      	ldr	r2, [r7, #8]
 800f70e:	4413      	add	r3, r2
 800f710:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f712:	4619      	mov	r1, r3
 800f714:	f002 fa7b 	bl	8011c0e <memcpy>
        q->byteCount += NbBytesToCopy;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	695a      	ldr	r2, [r3, #20]
 800f71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f71e:	441a      	add	r2, r3
 800f720:	68fb      	ldr	r3, [r7, #12]
 800f722:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	699b      	ldr	r3, [r3, #24]
 800f728:	1c5a      	adds	r2, r3, #1
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800f72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f730:	3301      	adds	r3, #1
 800f732:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f734:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f736:	683b      	ldr	r3, [r7, #0]
 800f738:	429a      	cmp	r2, r3
 800f73a:	f4ff aeb0 	bcc.w	800f49e <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	681a      	ldr	r2, [r3, #0]
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	6919      	ldr	r1, [r3, #16]
 800f746:	7ffb      	ldrb	r3, [r7, #31]
 800f748:	4419      	add	r1, r3
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	685b      	ldr	r3, [r3, #4]
 800f74e:	4299      	cmp	r1, r3
 800f750:	d307      	bcc.n	800f762 <CircularQueue_Add+0x432>
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	6919      	ldr	r1, [r3, #16]
 800f756:	7ffb      	ldrb	r3, [r7, #31]
 800f758:	4419      	add	r1, r3
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	685b      	ldr	r3, [r3, #4]
 800f75e:	1acb      	subs	r3, r1, r3
 800f760:	e003      	b.n	800f76a <CircularQueue_Add+0x43a>
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	6919      	ldr	r1, [r3, #16]
 800f766:	7ffb      	ldrb	r3, [r7, #31]
 800f768:	440b      	add	r3, r1
 800f76a:	4413      	add	r3, r2
 800f76c:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800f76e:	6a3b      	ldr	r3, [r7, #32]
 800f770:	e000      	b.n	800f774 <CircularQueue_Add+0x444>
    return NULL;
 800f772:	2300      	movs	r3, #0
}
 800f774:	4618      	mov	r0, r3
 800f776:	3738      	adds	r7, #56	@ 0x38
 800f778:	46bd      	mov	sp, r7
 800f77a:	bd80      	pop	{r7, pc}

0800f77c <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800f77c:	b480      	push	{r7}
 800f77e:	b085      	sub	sp, #20
 800f780:	af00      	add	r7, sp, #0
 800f782:	6078      	str	r0, [r7, #4]
 800f784:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f786:	2300      	movs	r3, #0
 800f788:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800f78a:	2300      	movs	r3, #0
 800f78c:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	891b      	ldrh	r3, [r3, #8]
 800f792:	2b00      	cmp	r3, #0
 800f794:	d101      	bne.n	800f79a <CircularQueue_Remove+0x1e>
 800f796:	2302      	movs	r3, #2
 800f798:	e000      	b.n	800f79c <CircularQueue_Remove+0x20>
 800f79a:	2300      	movs	r3, #0
 800f79c:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800f79e:	2300      	movs	r3, #0
 800f7a0:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	695b      	ldr	r3, [r3, #20]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	f000 80ca 	beq.w	800f940 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	891b      	ldrh	r3, [r3, #8]
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	d120      	bne.n	800f7f6 <CircularQueue_Remove+0x7a>
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	681a      	ldr	r2, [r3, #0]
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	68db      	ldr	r3, [r3, #12]
 800f7bc:	4413      	add	r3, r2
 800f7be:	781b      	ldrb	r3, [r3, #0]
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681a      	ldr	r2, [r3, #0]
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	68db      	ldr	r3, [r3, #12]
 800f7ca:	1c59      	adds	r1, r3, #1
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	685b      	ldr	r3, [r3, #4]
 800f7d0:	4299      	cmp	r1, r3
 800f7d2:	d306      	bcc.n	800f7e2 <CircularQueue_Remove+0x66>
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	68d9      	ldr	r1, [r3, #12]
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	685b      	ldr	r3, [r3, #4]
 800f7dc:	1acb      	subs	r3, r1, r3
 800f7de:	3301      	adds	r3, #1
 800f7e0:	e002      	b.n	800f7e8 <CircularQueue_Remove+0x6c>
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	68db      	ldr	r3, [r3, #12]
 800f7e6:	3301      	adds	r3, #1
 800f7e8:	4413      	add	r3, r2
 800f7ea:	781b      	ldrb	r3, [r3, #0]
 800f7ec:	021b      	lsls	r3, r3, #8
 800f7ee:	b29b      	uxth	r3, r3
 800f7f0:	4403      	add	r3, r0
 800f7f2:	b29b      	uxth	r3, r3
 800f7f4:	e001      	b.n	800f7fa <CircularQueue_Remove+0x7e>
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	891b      	ldrh	r3, [r3, #8]
 800f7fa:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	7f1b      	ldrb	r3, [r3, #28]
 800f800:	f003 0301 	and.w	r3, r3, #1
 800f804:	2b00      	cmp	r3, #0
 800f806:	d056      	beq.n	800f8b6 <CircularQueue_Remove+0x13a>
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	7f1b      	ldrb	r3, [r3, #28]
 800f80c:	f003 0302 	and.w	r3, r3, #2
 800f810:	2b00      	cmp	r3, #0
 800f812:	d150      	bne.n	800f8b6 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f814:	897b      	ldrh	r3, [r7, #10]
 800f816:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f81a:	4293      	cmp	r3, r2
 800f81c:	d103      	bne.n	800f826 <CircularQueue_Remove+0xaa>
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	891b      	ldrh	r3, [r3, #8]
 800f822:	2b00      	cmp	r3, #0
 800f824:	d012      	beq.n	800f84c <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	68da      	ldr	r2, [r3, #12]
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f82e:	429a      	cmp	r2, r3
 800f830:	d941      	bls.n	800f8b6 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	891b      	ldrh	r3, [r3, #8]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d03d      	beq.n	800f8b6 <CircularQueue_Remove+0x13a>
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	685a      	ldr	r2, [r3, #4]
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	1ad3      	subs	r3, r2, r3
 800f844:	687a      	ldr	r2, [r7, #4]
 800f846:	8912      	ldrh	r2, [r2, #8]
 800f848:	4293      	cmp	r3, r2
 800f84a:	d234      	bcs.n	800f8b6 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	695a      	ldr	r2, [r3, #20]
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	68d9      	ldr	r1, [r3, #12]
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	685b      	ldr	r3, [r3, #4]
 800f858:	1acb      	subs	r3, r1, r3
 800f85a:	441a      	add	r2, r3
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	2200      	movs	r2, #0
 800f864:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	891b      	ldrh	r3, [r3, #8]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d120      	bne.n	800f8b0 <CircularQueue_Remove+0x134>
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	681a      	ldr	r2, [r3, #0]
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	68db      	ldr	r3, [r3, #12]
 800f876:	4413      	add	r3, r2
 800f878:	781b      	ldrb	r3, [r3, #0]
 800f87a:	4618      	mov	r0, r3
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681a      	ldr	r2, [r3, #0]
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	68db      	ldr	r3, [r3, #12]
 800f884:	1c59      	adds	r1, r3, #1
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	685b      	ldr	r3, [r3, #4]
 800f88a:	4299      	cmp	r1, r3
 800f88c:	d306      	bcc.n	800f89c <CircularQueue_Remove+0x120>
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	68d9      	ldr	r1, [r3, #12]
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	685b      	ldr	r3, [r3, #4]
 800f896:	1acb      	subs	r3, r1, r3
 800f898:	3301      	adds	r3, #1
 800f89a:	e002      	b.n	800f8a2 <CircularQueue_Remove+0x126>
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	68db      	ldr	r3, [r3, #12]
 800f8a0:	3301      	adds	r3, #1
 800f8a2:	4413      	add	r3, r2
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	021b      	lsls	r3, r3, #8
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	4403      	add	r3, r0
 800f8ac:	b29b      	uxth	r3, r3
 800f8ae:	e001      	b.n	800f8b4 <CircularQueue_Remove+0x138>
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	891b      	ldrh	r3, [r3, #8]
 800f8b4:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681a      	ldr	r2, [r3, #0]
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	68d9      	ldr	r1, [r3, #12]
 800f8be:	7a7b      	ldrb	r3, [r7, #9]
 800f8c0:	4419      	add	r1, r3
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	685b      	ldr	r3, [r3, #4]
 800f8c6:	4299      	cmp	r1, r3
 800f8c8:	d307      	bcc.n	800f8da <CircularQueue_Remove+0x15e>
 800f8ca:	687b      	ldr	r3, [r7, #4]
 800f8cc:	68d9      	ldr	r1, [r3, #12]
 800f8ce:	7a7b      	ldrb	r3, [r7, #9]
 800f8d0:	4419      	add	r1, r3
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	685b      	ldr	r3, [r3, #4]
 800f8d6:	1acb      	subs	r3, r1, r3
 800f8d8:	e003      	b.n	800f8e2 <CircularQueue_Remove+0x166>
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	68d9      	ldr	r1, [r3, #12]
 800f8de:	7a7b      	ldrb	r3, [r7, #9]
 800f8e0:	440b      	add	r3, r1
 800f8e2:	4413      	add	r3, r2
 800f8e4:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	695b      	ldr	r3, [r3, #20]
 800f8ea:	8979      	ldrh	r1, [r7, #10]
 800f8ec:	7a7a      	ldrb	r2, [r7, #9]
 800f8ee:	440a      	add	r2, r1
 800f8f0:	1a9a      	subs	r2, r3, r2
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	695b      	ldr	r3, [r3, #20]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d01b      	beq.n	800f936 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	68da      	ldr	r2, [r3, #12]
 800f902:	897b      	ldrh	r3, [r7, #10]
 800f904:	441a      	add	r2, r3
 800f906:	7a7b      	ldrb	r3, [r7, #9]
 800f908:	441a      	add	r2, r3
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	685b      	ldr	r3, [r3, #4]
 800f90e:	429a      	cmp	r2, r3
 800f910:	d309      	bcc.n	800f926 <CircularQueue_Remove+0x1aa>
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	68da      	ldr	r2, [r3, #12]
 800f916:	897b      	ldrh	r3, [r7, #10]
 800f918:	441a      	add	r2, r3
 800f91a:	7a7b      	ldrb	r3, [r7, #9]
 800f91c:	441a      	add	r2, r3
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	685b      	ldr	r3, [r3, #4]
 800f922:	1ad3      	subs	r3, r2, r3
 800f924:	e005      	b.n	800f932 <CircularQueue_Remove+0x1b6>
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	68da      	ldr	r2, [r3, #12]
 800f92a:	897b      	ldrh	r3, [r7, #10]
 800f92c:	441a      	add	r2, r3
 800f92e:	7a7b      	ldrb	r3, [r7, #9]
 800f930:	4413      	add	r3, r2
 800f932:	687a      	ldr	r2, [r7, #4]
 800f934:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	699b      	ldr	r3, [r3, #24]
 800f93a:	1e5a      	subs	r2, r3, #1
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800f940:	683b      	ldr	r3, [r7, #0]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d002      	beq.n	800f94c <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800f946:	683b      	ldr	r3, [r7, #0]
 800f948:	897a      	ldrh	r2, [r7, #10]
 800f94a:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800f94c:	68fb      	ldr	r3, [r7, #12]
}
 800f94e:	4618      	mov	r0, r3
 800f950:	3714      	adds	r7, #20
 800f952:	46bd      	mov	sp, r7
 800f954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f958:	4770      	bx	lr

0800f95a <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800f95a:	b480      	push	{r7}
 800f95c:	b087      	sub	sp, #28
 800f95e:	af00      	add	r7, sp, #0
 800f960:	6078      	str	r0, [r7, #4]
 800f962:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800f964:	2300      	movs	r3, #0
 800f966:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800f968:	2300      	movs	r3, #0
 800f96a:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	891b      	ldrh	r3, [r3, #8]
 800f970:	2b00      	cmp	r3, #0
 800f972:	d101      	bne.n	800f978 <CircularQueue_Sense+0x1e>
 800f974:	2302      	movs	r3, #2
 800f976:	e000      	b.n	800f97a <CircularQueue_Sense+0x20>
 800f978:	2300      	movs	r3, #0
 800f97a:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800f97c:	2300      	movs	r3, #0
 800f97e:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800f980:	2300      	movs	r3, #0
 800f982:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	695b      	ldr	r3, [r3, #20]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	f000 808e 	beq.w	800faaa <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	68db      	ldr	r3, [r3, #12]
 800f992:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	891b      	ldrh	r3, [r3, #8]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d120      	bne.n	800f9de <CircularQueue_Sense+0x84>
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	681a      	ldr	r2, [r3, #0]
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	68db      	ldr	r3, [r3, #12]
 800f9a4:	4413      	add	r3, r2
 800f9a6:	781b      	ldrb	r3, [r3, #0]
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	681a      	ldr	r2, [r3, #0]
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	68db      	ldr	r3, [r3, #12]
 800f9b2:	1c59      	adds	r1, r3, #1
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	685b      	ldr	r3, [r3, #4]
 800f9b8:	4299      	cmp	r1, r3
 800f9ba:	d306      	bcc.n	800f9ca <CircularQueue_Sense+0x70>
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	68d9      	ldr	r1, [r3, #12]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	685b      	ldr	r3, [r3, #4]
 800f9c4:	1acb      	subs	r3, r1, r3
 800f9c6:	3301      	adds	r3, #1
 800f9c8:	e002      	b.n	800f9d0 <CircularQueue_Sense+0x76>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	68db      	ldr	r3, [r3, #12]
 800f9ce:	3301      	adds	r3, #1
 800f9d0:	4413      	add	r3, r2
 800f9d2:	781b      	ldrb	r3, [r3, #0]
 800f9d4:	021b      	lsls	r3, r3, #8
 800f9d6:	b29b      	uxth	r3, r3
 800f9d8:	4403      	add	r3, r0
 800f9da:	b29b      	uxth	r3, r3
 800f9dc:	e001      	b.n	800f9e2 <CircularQueue_Sense+0x88>
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	891b      	ldrh	r3, [r3, #8]
 800f9e2:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	7f1b      	ldrb	r3, [r3, #28]
 800f9e8:	f003 0301 	and.w	r3, r3, #1
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d047      	beq.n	800fa80 <CircularQueue_Sense+0x126>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	7f1b      	ldrb	r3, [r3, #28]
 800f9f4:	f003 0302 	and.w	r3, r3, #2
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d141      	bne.n	800fa80 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800f9fc:	8a7b      	ldrh	r3, [r7, #18]
 800f9fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fa02:	4293      	cmp	r3, r2
 800fa04:	d103      	bne.n	800fa0e <CircularQueue_Sense+0xb4>
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	891b      	ldrh	r3, [r3, #8]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d012      	beq.n	800fa34 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	68da      	ldr	r2, [r3, #12]
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800fa16:	429a      	cmp	r2, r3
 800fa18:	d932      	bls.n	800fa80 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	891b      	ldrh	r3, [r3, #8]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d02e      	beq.n	800fa80 <CircularQueue_Sense+0x126>
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	685a      	ldr	r2, [r3, #4]
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	68db      	ldr	r3, [r3, #12]
 800fa2a:	1ad3      	subs	r3, r2, r3
 800fa2c:	687a      	ldr	r2, [r7, #4]
 800fa2e:	8912      	ldrh	r2, [r2, #8]
 800fa30:	4293      	cmp	r3, r2
 800fa32:	d225      	bcs.n	800fa80 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800fa34:	2300      	movs	r3, #0
 800fa36:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	891b      	ldrh	r3, [r3, #8]
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d11c      	bne.n	800fa7a <CircularQueue_Sense+0x120>
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681a      	ldr	r2, [r3, #0]
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	4413      	add	r3, r2
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681a      	ldr	r2, [r3, #0]
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	1c59      	adds	r1, r3, #1
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	685b      	ldr	r3, [r3, #4]
 800fa58:	4299      	cmp	r1, r3
 800fa5a:	d305      	bcc.n	800fa68 <CircularQueue_Sense+0x10e>
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	685b      	ldr	r3, [r3, #4]
 800fa60:	68f9      	ldr	r1, [r7, #12]
 800fa62:	1acb      	subs	r3, r1, r3
 800fa64:	3301      	adds	r3, #1
 800fa66:	e001      	b.n	800fa6c <CircularQueue_Sense+0x112>
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	3301      	adds	r3, #1
 800fa6c:	4413      	add	r3, r2
 800fa6e:	781b      	ldrb	r3, [r3, #0]
 800fa70:	021b      	lsls	r3, r3, #8
 800fa72:	b29b      	uxth	r3, r3
 800fa74:	4403      	add	r3, r0
 800fa76:	b29b      	uxth	r3, r3
 800fa78:	e001      	b.n	800fa7e <CircularQueue_Sense+0x124>
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	891b      	ldrh	r3, [r3, #8]
 800fa7e:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681a      	ldr	r2, [r3, #0]
 800fa84:	7af9      	ldrb	r1, [r7, #11]
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	4419      	add	r1, r3
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	685b      	ldr	r3, [r3, #4]
 800fa8e:	4299      	cmp	r1, r3
 800fa90:	d306      	bcc.n	800faa0 <CircularQueue_Sense+0x146>
 800fa92:	7af9      	ldrb	r1, [r7, #11]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	4419      	add	r1, r3
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	685b      	ldr	r3, [r3, #4]
 800fa9c:	1acb      	subs	r3, r1, r3
 800fa9e:	e002      	b.n	800faa6 <CircularQueue_Sense+0x14c>
 800faa0:	7af9      	ldrb	r1, [r7, #11]
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	440b      	add	r3, r1
 800faa6:	4413      	add	r3, r2
 800faa8:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800faaa:	683b      	ldr	r3, [r7, #0]
 800faac:	2b00      	cmp	r3, #0
 800faae:	d002      	beq.n	800fab6 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800fab0:	683b      	ldr	r3, [r7, #0]
 800fab2:	8a7a      	ldrh	r2, [r7, #18]
 800fab4:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800fab6:	697b      	ldr	r3, [r7, #20]
}
 800fab8:	4618      	mov	r0, r3
 800faba:	371c      	adds	r7, #28
 800fabc:	46bd      	mov	sp, r7
 800fabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac2:	4770      	bx	lr

0800fac4 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800fac4:	b480      	push	{r7}
 800fac6:	af00      	add	r7, sp, #0
  return;
 800fac8:	bf00      	nop
}
 800faca:	46bd      	mov	sp, r7
 800facc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad0:	4770      	bx	lr

0800fad2 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800fad2:	b480      	push	{r7}
 800fad4:	af00      	add	r7, sp, #0
  return;
 800fad6:	bf00      	nop
}
 800fad8:	46bd      	mov	sp, r7
 800fada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fade:	4770      	bx	lr

0800fae0 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800fae0:	b480      	push	{r7}
 800fae2:	af00      	add	r7, sp, #0
  return;
 800fae4:	bf00      	nop
}
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr

0800faee <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800faee:	b480      	push	{r7}
 800faf0:	af00      	add	r7, sp, #0
  return;
 800faf2:	bf00      	nop
}
 800faf4:	46bd      	mov	sp, r7
 800faf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafa:	4770      	bx	lr

0800fafc <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800fafc:	b480      	push	{r7}
 800fafe:	af00      	add	r7, sp, #0
  return;
 800fb00:	bf00      	nop
}
 800fb02:	46bd      	mov	sp, r7
 800fb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb08:	4770      	bx	lr

0800fb0a <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800fb0a:	b480      	push	{r7}
 800fb0c:	af00      	add	r7, sp, #0
  return;
 800fb0e:	bf00      	nop
}
 800fb10:	46bd      	mov	sp, r7
 800fb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb16:	4770      	bx	lr

0800fb18 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800fb18:	b480      	push	{r7}
 800fb1a:	af00      	add	r7, sp, #0
  return;
 800fb1c:	bf00      	nop
}
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb24:	4770      	bx	lr

0800fb26 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800fb26:	b480      	push	{r7}
 800fb28:	af00      	add	r7, sp, #0
  return;
 800fb2a:	bf00      	nop
}
 800fb2c:	46bd      	mov	sp, r7
 800fb2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb32:	4770      	bx	lr

0800fb34 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800fb34:	b480      	push	{r7}
 800fb36:	af00      	add	r7, sp, #0
  return;
 800fb38:	bf00      	nop
}
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb40:	4770      	bx	lr

0800fb42 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800fb42:	b480      	push	{r7}
 800fb44:	af00      	add	r7, sp, #0
  return;
 800fb46:	bf00      	nop
}
 800fb48:	46bd      	mov	sp, r7
 800fb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb4e:	4770      	bx	lr

0800fb50 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800fb50:	b480      	push	{r7}
 800fb52:	af00      	add	r7, sp, #0
  return;
 800fb54:	bf00      	nop
}
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr

0800fb5e <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800fb5e:	b480      	push	{r7}
 800fb60:	af00      	add	r7, sp, #0
  return;
 800fb62:	bf00      	nop
}
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	af00      	add	r7, sp, #0
  return;
 800fb70:	bf00      	nop
}
 800fb72:	46bd      	mov	sp, r7
 800fb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb78:	4770      	bx	lr

0800fb7a <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800fb7a:	b480      	push	{r7}
 800fb7c:	af00      	add	r7, sp, #0
  return;
 800fb7e:	bf00      	nop
}
 800fb80:	46bd      	mov	sp, r7
 800fb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb86:	4770      	bx	lr

0800fb88 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800fb88:	b480      	push	{r7}
 800fb8a:	af00      	add	r7, sp, #0
  return;
 800fb8c:	bf00      	nop
}
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb94:	4770      	bx	lr

0800fb96 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800fb96:	b480      	push	{r7}
 800fb98:	af00      	add	r7, sp, #0
  return;
 800fb9a:	bf00      	nop
}
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba2:	4770      	bx	lr

0800fba4 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800fba4:	b480      	push	{r7}
 800fba6:	af00      	add	r7, sp, #0
  return;
 800fba8:	bf00      	nop
}
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb0:	4770      	bx	lr
	...

0800fbb4 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800fbb8:	4b04      	ldr	r3, [pc, #16]	@ (800fbcc <SVCCTL_Init+0x18>)
 800fbba:	2200      	movs	r2, #0
 800fbbc:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800fbbe:	4b04      	ldr	r3, [pc, #16]	@ (800fbd0 <SVCCTL_Init+0x1c>)
 800fbc0:	2200      	movs	r2, #0
 800fbc2:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800fbc4:	f000 f806 	bl	800fbd4 <SVCCTL_SvcInit>

  return;
 800fbc8:	bf00      	nop
}
 800fbca:	bd80      	pop	{r7, pc}
 800fbcc:	200002a0 	.word	0x200002a0
 800fbd0:	200002a8 	.word	0x200002a8

0800fbd4 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800fbd4:	b580      	push	{r7, lr}
 800fbd6:	af00      	add	r7, sp, #0
  BAS_Init();
 800fbd8:	f7ff ff74 	bl	800fac4 <BAS_Init>

  BLS_Init();
 800fbdc:	f7ff ff79 	bl	800fad2 <BLS_Init>

  CRS_STM_Init();
 800fbe0:	f7ff ff7e 	bl	800fae0 <CRS_STM_Init>

  DIS_Init();
 800fbe4:	f7ff ff83 	bl	800faee <DIS_Init>

  EDS_STM_Init();
 800fbe8:	f7ff ff88 	bl	800fafc <EDS_STM_Init>

  HIDS_Init();
 800fbec:	f7ff ff8d 	bl	800fb0a <HIDS_Init>

  HRS_Init();
 800fbf0:	f7ff ff92 	bl	800fb18 <HRS_Init>

  HTS_Init();
 800fbf4:	f7ff ff97 	bl	800fb26 <HTS_Init>

  IAS_Init();
 800fbf8:	f7ff ff9c 	bl	800fb34 <IAS_Init>

  LLS_Init();
 800fbfc:	f7ff ffa1 	bl	800fb42 <LLS_Init>

  TPS_Init();
 800fc00:	f7ff ffa6 	bl	800fb50 <TPS_Init>

  MOTENV_STM_Init();
 800fc04:	f7ff ffab 	bl	800fb5e <MOTENV_STM_Init>

  P2PS_STM_Init();
 800fc08:	f7fe ffb6 	bl	800eb78 <P2PS_STM_Init>

  ZDD_STM_Init();
 800fc0c:	f7ff ffae 	bl	800fb6c <ZDD_STM_Init>

  OTAS_STM_Init();
 800fc10:	f7ff ffb3 	bl	800fb7a <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800fc14:	f7ff ffbf 	bl	800fb96 <BVOPUS_STM_Init>

  MESH_Init();
 800fc18:	f7ff ffb6 	bl	800fb88 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800fc1c:	f7ff ffc2 	bl	800fba4 <SVCCTL_InitCustomSvc>
  
  return;
 800fc20:	bf00      	nop
}
 800fc22:	bd80      	pop	{r7, pc}

0800fc24 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800fc24:	b480      	push	{r7}
 800fc26:	b083      	sub	sp, #12
 800fc28:	af00      	add	r7, sp, #0
 800fc2a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800fc2c:	4b09      	ldr	r3, [pc, #36]	@ (800fc54 <SVCCTL_RegisterSvcHandler+0x30>)
 800fc2e:	791b      	ldrb	r3, [r3, #4]
 800fc30:	4619      	mov	r1, r3
 800fc32:	4a08      	ldr	r2, [pc, #32]	@ (800fc54 <SVCCTL_RegisterSvcHandler+0x30>)
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800fc3a:	4b06      	ldr	r3, [pc, #24]	@ (800fc54 <SVCCTL_RegisterSvcHandler+0x30>)
 800fc3c:	791b      	ldrb	r3, [r3, #4]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	b2da      	uxtb	r2, r3
 800fc42:	4b04      	ldr	r3, [pc, #16]	@ (800fc54 <SVCCTL_RegisterSvcHandler+0x30>)
 800fc44:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800fc46:	bf00      	nop
}
 800fc48:	370c      	adds	r7, #12
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc50:	4770      	bx	lr
 800fc52:	bf00      	nop
 800fc54:	200002a0 	.word	0x200002a0

0800fc58 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b086      	sub	sp, #24
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	3301      	adds	r3, #1
 800fc64:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800fc66:	2300      	movs	r3, #0
 800fc68:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	781b      	ldrb	r3, [r3, #0]
 800fc6e:	2bff      	cmp	r3, #255	@ 0xff
 800fc70:	d125      	bne.n	800fcbe <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800fc72:	693b      	ldr	r3, [r7, #16]
 800fc74:	3302      	adds	r3, #2
 800fc76:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	881b      	ldrh	r3, [r3, #0]
 800fc7c:	b29b      	uxth	r3, r3
 800fc7e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800fc82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fc86:	d118      	bne.n	800fcba <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800fc88:	2300      	movs	r3, #0
 800fc8a:	757b      	strb	r3, [r7, #21]
 800fc8c:	e00d      	b.n	800fcaa <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800fc8e:	7d7b      	ldrb	r3, [r7, #21]
 800fc90:	4a1a      	ldr	r2, [pc, #104]	@ (800fcfc <SVCCTL_UserEvtRx+0xa4>)
 800fc92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc96:	6878      	ldr	r0, [r7, #4]
 800fc98:	4798      	blx	r3
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800fc9e:	7dfb      	ldrb	r3, [r7, #23]
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d108      	bne.n	800fcb6 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800fca4:	7d7b      	ldrb	r3, [r7, #21]
 800fca6:	3301      	adds	r3, #1
 800fca8:	757b      	strb	r3, [r7, #21]
 800fcaa:	4b14      	ldr	r3, [pc, #80]	@ (800fcfc <SVCCTL_UserEvtRx+0xa4>)
 800fcac:	791b      	ldrb	r3, [r3, #4]
 800fcae:	7d7a      	ldrb	r2, [r7, #21]
 800fcb0:	429a      	cmp	r2, r3
 800fcb2:	d3ec      	bcc.n	800fc8e <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800fcb4:	e002      	b.n	800fcbc <SVCCTL_UserEvtRx+0x64>
              break;
 800fcb6:	bf00      	nop
          break;
 800fcb8:	e000      	b.n	800fcbc <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800fcba:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800fcbc:	e000      	b.n	800fcc0 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800fcbe:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800fcc0:	7dfb      	ldrb	r3, [r7, #23]
 800fcc2:	2b02      	cmp	r3, #2
 800fcc4:	d00f      	beq.n	800fce6 <SVCCTL_UserEvtRx+0x8e>
 800fcc6:	2b02      	cmp	r3, #2
 800fcc8:	dc10      	bgt.n	800fcec <SVCCTL_UserEvtRx+0x94>
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d002      	beq.n	800fcd4 <SVCCTL_UserEvtRx+0x7c>
 800fcce:	2b01      	cmp	r3, #1
 800fcd0:	d006      	beq.n	800fce0 <SVCCTL_UserEvtRx+0x88>
 800fcd2:	e00b      	b.n	800fcec <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f7f3 fda5 	bl	8003824 <SVCCTL_App_Notification>
 800fcda:	4603      	mov	r3, r0
 800fcdc:	75bb      	strb	r3, [r7, #22]
      break;
 800fcde:	e008      	b.n	800fcf2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800fce0:	2301      	movs	r3, #1
 800fce2:	75bb      	strb	r3, [r7, #22]
      break;
 800fce4:	e005      	b.n	800fcf2 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800fce6:	2300      	movs	r3, #0
 800fce8:	75bb      	strb	r3, [r7, #22]
      break;
 800fcea:	e002      	b.n	800fcf2 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800fcec:	2301      	movs	r3, #1
 800fcee:	75bb      	strb	r3, [r7, #22]
      break;
 800fcf0:	bf00      	nop
  }

  return (return_status);
 800fcf2:	7dbb      	ldrb	r3, [r7, #22]
}
 800fcf4:	4618      	mov	r0, r3
 800fcf6:	3718      	adds	r7, #24
 800fcf8:	46bd      	mov	sp, r7
 800fcfa:	bd80      	pop	{r7, pc}
 800fcfc:	200002a0 	.word	0x200002a0

0800fd00 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800fd04:	f7f4 ff2e 	bl	8004b64 <HW_IPCC_Enable>

  return;
 800fd08:	bf00      	nop
}
 800fd0a:	bd80      	pop	{r7, pc}

0800fd0c <TL_Init>:


void TL_Init( void )
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800fd10:	4b10      	ldr	r3, [pc, #64]	@ (800fd54 <TL_Init+0x48>)
 800fd12:	4a11      	ldr	r2, [pc, #68]	@ (800fd58 <TL_Init+0x4c>)
 800fd14:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800fd16:	4b0f      	ldr	r3, [pc, #60]	@ (800fd54 <TL_Init+0x48>)
 800fd18:	4a10      	ldr	r2, [pc, #64]	@ (800fd5c <TL_Init+0x50>)
 800fd1a:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800fd1c:	4b0d      	ldr	r3, [pc, #52]	@ (800fd54 <TL_Init+0x48>)
 800fd1e:	4a10      	ldr	r2, [pc, #64]	@ (800fd60 <TL_Init+0x54>)
 800fd20:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800fd22:	4b0c      	ldr	r3, [pc, #48]	@ (800fd54 <TL_Init+0x48>)
 800fd24:	4a0f      	ldr	r2, [pc, #60]	@ (800fd64 <TL_Init+0x58>)
 800fd26:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800fd28:	4b0a      	ldr	r3, [pc, #40]	@ (800fd54 <TL_Init+0x48>)
 800fd2a:	4a0f      	ldr	r2, [pc, #60]	@ (800fd68 <TL_Init+0x5c>)
 800fd2c:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800fd2e:	4b09      	ldr	r3, [pc, #36]	@ (800fd54 <TL_Init+0x48>)
 800fd30:	4a0e      	ldr	r2, [pc, #56]	@ (800fd6c <TL_Init+0x60>)
 800fd32:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800fd34:	4b07      	ldr	r3, [pc, #28]	@ (800fd54 <TL_Init+0x48>)
 800fd36:	4a0e      	ldr	r2, [pc, #56]	@ (800fd70 <TL_Init+0x64>)
 800fd38:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800fd3a:	4b06      	ldr	r3, [pc, #24]	@ (800fd54 <TL_Init+0x48>)
 800fd3c:	4a0d      	ldr	r2, [pc, #52]	@ (800fd74 <TL_Init+0x68>)
 800fd3e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800fd40:	4b04      	ldr	r3, [pc, #16]	@ (800fd54 <TL_Init+0x48>)
 800fd42:	4a0d      	ldr	r2, [pc, #52]	@ (800fd78 <TL_Init+0x6c>)
 800fd44:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800fd46:	4b03      	ldr	r3, [pc, #12]	@ (800fd54 <TL_Init+0x48>)
 800fd48:	4a0c      	ldr	r2, [pc, #48]	@ (800fd7c <TL_Init+0x70>)
 800fd4a:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800fd4c:	f7f4 ff1e 	bl	8004b8c <HW_IPCC_Init>

  return;
 800fd50:	bf00      	nop
}
 800fd52:	bd80      	pop	{r7, pc}
 800fd54:	20030000 	.word	0x20030000
 800fd58:	20030134 	.word	0x20030134
 800fd5c:	20030154 	.word	0x20030154
 800fd60:	20030164 	.word	0x20030164
 800fd64:	20030174 	.word	0x20030174
 800fd68:	2003017c 	.word	0x2003017c
 800fd6c:	20030184 	.word	0x20030184
 800fd70:	2003018c 	.word	0x2003018c
 800fd74:	200301a8 	.word	0x200301a8
 800fd78:	200301ac 	.word	0x200301ac
 800fd7c:	200301b8 	.word	0x200301b8

0800fd80 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b084      	sub	sp, #16
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800fd8c:	4811      	ldr	r0, [pc, #68]	@ (800fdd4 <TL_BLE_Init+0x54>)
 800fd8e:	f7ff f9df 	bl	800f150 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800fd92:	4b11      	ldr	r3, [pc, #68]	@ (800fdd8 <TL_BLE_Init+0x58>)
 800fd94:	685b      	ldr	r3, [r3, #4]
 800fd96:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800fd98:	68fb      	ldr	r3, [r7, #12]
 800fd9a:	689a      	ldr	r2, [r3, #8]
 800fd9c:	68bb      	ldr	r3, [r7, #8]
 800fd9e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	68da      	ldr	r2, [r3, #12]
 800fda4:	68bb      	ldr	r3, [r7, #8]
 800fda6:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800fda8:	68bb      	ldr	r3, [r7, #8]
 800fdaa:	4a0c      	ldr	r2, [pc, #48]	@ (800fddc <TL_BLE_Init+0x5c>)
 800fdac:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	4a08      	ldr	r2, [pc, #32]	@ (800fdd4 <TL_BLE_Init+0x54>)
 800fdb2:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800fdb4:	f7f4 ff00 	bl	8004bb8 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	681b      	ldr	r3, [r3, #0]
 800fdbc:	4a08      	ldr	r2, [pc, #32]	@ (800fde0 <TL_BLE_Init+0x60>)
 800fdbe:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	685b      	ldr	r3, [r3, #4]
 800fdc4:	4a07      	ldr	r2, [pc, #28]	@ (800fde4 <TL_BLE_Init+0x64>)
 800fdc6:	6013      	str	r3, [r2, #0]

  return 0;
 800fdc8:	2300      	movs	r3, #0
}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3710      	adds	r7, #16
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	bd80      	pop	{r7, pc}
 800fdd2:	bf00      	nop
 800fdd4:	200301d4 	.word	0x200301d4
 800fdd8:	20030000 	.word	0x20030000
 800fddc:	20030a58 	.word	0x20030a58
 800fde0:	20001c18 	.word	0x20001c18
 800fde4:	20001c1c 	.word	0x20001c1c

0800fde8 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800fde8:	b580      	push	{r7, lr}
 800fdea:	b082      	sub	sp, #8
 800fdec:	af00      	add	r7, sp, #0
 800fdee:	6078      	str	r0, [r7, #4]
 800fdf0:	460b      	mov	r3, r1
 800fdf2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800fdf4:	4b09      	ldr	r3, [pc, #36]	@ (800fe1c <TL_BLE_SendCmd+0x34>)
 800fdf6:	685b      	ldr	r3, [r3, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	2201      	movs	r2, #1
 800fdfc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800fdfe:	4b07      	ldr	r3, [pc, #28]	@ (800fe1c <TL_BLE_SendCmd+0x34>)
 800fe00:	685b      	ldr	r3, [r3, #4]
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	4619      	mov	r1, r3
 800fe06:	2001      	movs	r0, #1
 800fe08:	f000 f970 	bl	80100ec <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800fe0c:	f7f4 feee 	bl	8004bec <HW_IPCC_BLE_SendCmd>

  return 0;
 800fe10:	2300      	movs	r3, #0
}
 800fe12:	4618      	mov	r0, r3
 800fe14:	3708      	adds	r7, #8
 800fe16:	46bd      	mov	sp, r7
 800fe18:	bd80      	pop	{r7, pc}
 800fe1a:	bf00      	nop
 800fe1c:	20030000 	.word	0x20030000

0800fe20 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b082      	sub	sp, #8
 800fe24:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800fe26:	e01c      	b.n	800fe62 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800fe28:	1d3b      	adds	r3, r7, #4
 800fe2a:	4619      	mov	r1, r3
 800fe2c:	4812      	ldr	r0, [pc, #72]	@ (800fe78 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800fe2e:	f7ff fa2e 	bl	800f28e <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	7a5b      	ldrb	r3, [r3, #9]
 800fe36:	2b0f      	cmp	r3, #15
 800fe38:	d003      	beq.n	800fe42 <HW_IPCC_BLE_RxEvtNot+0x22>
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	7a5b      	ldrb	r3, [r3, #9]
 800fe3e:	2b0e      	cmp	r3, #14
 800fe40:	d105      	bne.n	800fe4e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	4619      	mov	r1, r3
 800fe46:	2002      	movs	r0, #2
 800fe48:	f000 f950 	bl	80100ec <OutputDbgTrace>
 800fe4c:	e004      	b.n	800fe58 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	4619      	mov	r1, r3
 800fe52:	2005      	movs	r0, #5
 800fe54:	f000 f94a 	bl	80100ec <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800fe58:	4b08      	ldr	r3, [pc, #32]	@ (800fe7c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	687a      	ldr	r2, [r7, #4]
 800fe5e:	4610      	mov	r0, r2
 800fe60:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800fe62:	4805      	ldr	r0, [pc, #20]	@ (800fe78 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800fe64:	f7ff f984 	bl	800f170 <LST_is_empty>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d0dc      	beq.n	800fe28 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800fe6e:	bf00      	nop
}
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
 800fe76:	bf00      	nop
 800fe78:	200301d4 	.word	0x200301d4
 800fe7c:	20001c18 	.word	0x20001c18

0800fe80 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 800fe84:	2100      	movs	r1, #0
 800fe86:	2004      	movs	r0, #4
 800fe88:	f000 f930 	bl	80100ec <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 800fe8c:	4b02      	ldr	r3, [pc, #8]	@ (800fe98 <HW_IPCC_BLE_AclDataAckNot+0x18>)
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	4798      	blx	r3
       
  return;
 800fe92:	bf00      	nop
}
 800fe94:	bd80      	pop	{r7, pc}
 800fe96:	bf00      	nop
 800fe98:	20001c1c 	.word	0x20001c1c

0800fe9c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b084      	sub	sp, #16
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800fea8:	480d      	ldr	r0, [pc, #52]	@ (800fee0 <TL_SYS_Init+0x44>)
 800feaa:	f7ff f951 	bl	800f150 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800feae:	4b0d      	ldr	r3, [pc, #52]	@ (800fee4 <TL_SYS_Init+0x48>)
 800feb0:	68db      	ldr	r3, [r3, #12]
 800feb2:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800feb4:	68fb      	ldr	r3, [r7, #12]
 800feb6:	689a      	ldr	r2, [r3, #8]
 800feb8:	68bb      	ldr	r3, [r7, #8]
 800feba:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800febc:	68bb      	ldr	r3, [r7, #8]
 800febe:	4a08      	ldr	r2, [pc, #32]	@ (800fee0 <TL_SYS_Init+0x44>)
 800fec0:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800fec2:	f7f4 fec5 	bl	8004c50 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	681b      	ldr	r3, [r3, #0]
 800feca:	4a07      	ldr	r2, [pc, #28]	@ (800fee8 <TL_SYS_Init+0x4c>)
 800fecc:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	4a06      	ldr	r2, [pc, #24]	@ (800feec <TL_SYS_Init+0x50>)
 800fed4:	6013      	str	r3, [r2, #0]

  return 0;
 800fed6:	2300      	movs	r3, #0
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3710      	adds	r7, #16
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}
 800fee0:	200301dc 	.word	0x200301dc
 800fee4:	20030000 	.word	0x20030000
 800fee8:	20001c20 	.word	0x20001c20
 800feec:	20001c24 	.word	0x20001c24

0800fef0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b082      	sub	sp, #8
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
 800fef8:	460b      	mov	r3, r1
 800fefa:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800fefc:	4b09      	ldr	r3, [pc, #36]	@ (800ff24 <TL_SYS_SendCmd+0x34>)
 800fefe:	68db      	ldr	r3, [r3, #12]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	2210      	movs	r2, #16
 800ff04:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800ff06:	4b07      	ldr	r3, [pc, #28]	@ (800ff24 <TL_SYS_SendCmd+0x34>)
 800ff08:	68db      	ldr	r3, [r3, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	4619      	mov	r1, r3
 800ff0e:	2006      	movs	r0, #6
 800ff10:	f000 f8ec 	bl	80100ec <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800ff14:	f7f4 feb6 	bl	8004c84 <HW_IPCC_SYS_SendCmd>

  return 0;
 800ff18:	2300      	movs	r3, #0
}
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	3708      	adds	r7, #8
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	bd80      	pop	{r7, pc}
 800ff22:	bf00      	nop
 800ff24:	20030000 	.word	0x20030000

0800ff28 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800ff28:	b580      	push	{r7, lr}
 800ff2a:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800ff2c:	4b07      	ldr	r3, [pc, #28]	@ (800ff4c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800ff2e:	68db      	ldr	r3, [r3, #12]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	4619      	mov	r1, r3
 800ff34:	2007      	movs	r0, #7
 800ff36:	f000 f8d9 	bl	80100ec <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800ff3a:	4b05      	ldr	r3, [pc, #20]	@ (800ff50 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	4a03      	ldr	r2, [pc, #12]	@ (800ff4c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800ff40:	68d2      	ldr	r2, [r2, #12]
 800ff42:	6812      	ldr	r2, [r2, #0]
 800ff44:	4610      	mov	r0, r2
 800ff46:	4798      	blx	r3

  return;
 800ff48:	bf00      	nop
}
 800ff4a:	bd80      	pop	{r7, pc}
 800ff4c:	20030000 	.word	0x20030000
 800ff50:	20001c20 	.word	0x20001c20

0800ff54 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b082      	sub	sp, #8
 800ff58:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800ff5a:	e00e      	b.n	800ff7a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800ff5c:	1d3b      	adds	r3, r7, #4
 800ff5e:	4619      	mov	r1, r3
 800ff60:	480b      	ldr	r0, [pc, #44]	@ (800ff90 <HW_IPCC_SYS_EvtNot+0x3c>)
 800ff62:	f7ff f994 	bl	800f28e <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	4619      	mov	r1, r3
 800ff6a:	2008      	movs	r0, #8
 800ff6c:	f000 f8be 	bl	80100ec <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800ff70:	4b08      	ldr	r3, [pc, #32]	@ (800ff94 <HW_IPCC_SYS_EvtNot+0x40>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	687a      	ldr	r2, [r7, #4]
 800ff76:	4610      	mov	r0, r2
 800ff78:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800ff7a:	4805      	ldr	r0, [pc, #20]	@ (800ff90 <HW_IPCC_SYS_EvtNot+0x3c>)
 800ff7c:	f7ff f8f8 	bl	800f170 <LST_is_empty>
 800ff80:	4603      	mov	r3, r0
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d0ea      	beq.n	800ff5c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800ff86:	bf00      	nop
}
 800ff88:	3708      	adds	r7, #8
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}
 800ff8e:	bf00      	nop
 800ff90:	200301dc 	.word	0x200301dc
 800ff94:	20001c24 	.word	0x20001c24

0800ff98 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800ff98:	b580      	push	{r7, lr}
 800ff9a:	b082      	sub	sp, #8
 800ff9c:	af00      	add	r7, sp, #0
 800ff9e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800ffa0:	4817      	ldr	r0, [pc, #92]	@ (8010000 <TL_MM_Init+0x68>)
 800ffa2:	f7ff f8d5 	bl	800f150 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800ffa6:	4817      	ldr	r0, [pc, #92]	@ (8010004 <TL_MM_Init+0x6c>)
 800ffa8:	f7ff f8d2 	bl	800f150 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800ffac:	4b16      	ldr	r3, [pc, #88]	@ (8010008 <TL_MM_Init+0x70>)
 800ffae:	691b      	ldr	r3, [r3, #16]
 800ffb0:	4a16      	ldr	r2, [pc, #88]	@ (801000c <TL_MM_Init+0x74>)
 800ffb2:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800ffb4:	4b15      	ldr	r3, [pc, #84]	@ (801000c <TL_MM_Init+0x74>)
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	687a      	ldr	r2, [r7, #4]
 800ffba:	6892      	ldr	r2, [r2, #8]
 800ffbc:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800ffbe:	4b13      	ldr	r3, [pc, #76]	@ (801000c <TL_MM_Init+0x74>)
 800ffc0:	681b      	ldr	r3, [r3, #0]
 800ffc2:	687a      	ldr	r2, [r7, #4]
 800ffc4:	68d2      	ldr	r2, [r2, #12]
 800ffc6:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800ffc8:	4b10      	ldr	r3, [pc, #64]	@ (801000c <TL_MM_Init+0x74>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	4a0c      	ldr	r2, [pc, #48]	@ (8010000 <TL_MM_Init+0x68>)
 800ffce:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800ffd0:	4b0e      	ldr	r3, [pc, #56]	@ (801000c <TL_MM_Init+0x74>)
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	687a      	ldr	r2, [r7, #4]
 800ffd6:	6812      	ldr	r2, [r2, #0]
 800ffd8:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800ffda:	4b0c      	ldr	r3, [pc, #48]	@ (801000c <TL_MM_Init+0x74>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	687a      	ldr	r2, [r7, #4]
 800ffe0:	6852      	ldr	r2, [r2, #4]
 800ffe2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800ffe4:	4b09      	ldr	r3, [pc, #36]	@ (801000c <TL_MM_Init+0x74>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	687a      	ldr	r2, [r7, #4]
 800ffea:	6912      	ldr	r2, [r2, #16]
 800ffec:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800ffee:	4b07      	ldr	r3, [pc, #28]	@ (801000c <TL_MM_Init+0x74>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	687a      	ldr	r2, [r7, #4]
 800fff4:	6952      	ldr	r2, [r2, #20]
 800fff6:	619a      	str	r2, [r3, #24]

  return;
 800fff8:	bf00      	nop
}
 800fffa:	3708      	adds	r7, #8
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}
 8010000:	200301c4 	.word	0x200301c4
 8010004:	20001c10 	.word	0x20001c10
 8010008:	20030000 	.word	0x20030000
 801000c:	20001c28 	.word	0x20001c28

08010010 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b082      	sub	sp, #8
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8010018:	6879      	ldr	r1, [r7, #4]
 801001a:	4807      	ldr	r0, [pc, #28]	@ (8010038 <TL_MM_EvtDone+0x28>)
 801001c:	f7ff f8f0 	bl	800f200 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8010020:	6879      	ldr	r1, [r7, #4]
 8010022:	2000      	movs	r0, #0
 8010024:	f000 f862 	bl	80100ec <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8010028:	4804      	ldr	r0, [pc, #16]	@ (801003c <TL_MM_EvtDone+0x2c>)
 801002a:	f7f4 fe71 	bl	8004d10 <HW_IPCC_MM_SendFreeBuf>

  return;
 801002e:	bf00      	nop
}
 8010030:	3708      	adds	r7, #8
 8010032:	46bd      	mov	sp, r7
 8010034:	bd80      	pop	{r7, pc}
 8010036:	bf00      	nop
 8010038:	20001c10 	.word	0x20001c10
 801003c:	08010041 	.word	0x08010041

08010040 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b082      	sub	sp, #8
 8010044:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8010046:	e00c      	b.n	8010062 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8010048:	1d3b      	adds	r3, r7, #4
 801004a:	4619      	mov	r1, r3
 801004c:	480a      	ldr	r0, [pc, #40]	@ (8010078 <SendFreeBuf+0x38>)
 801004e:	f7ff f91e 	bl	800f28e <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8010052:	4b0a      	ldr	r3, [pc, #40]	@ (801007c <SendFreeBuf+0x3c>)
 8010054:	691b      	ldr	r3, [r3, #16]
 8010056:	691b      	ldr	r3, [r3, #16]
 8010058:	687a      	ldr	r2, [r7, #4]
 801005a:	4611      	mov	r1, r2
 801005c:	4618      	mov	r0, r3
 801005e:	f7ff f8cf 	bl	800f200 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8010062:	4805      	ldr	r0, [pc, #20]	@ (8010078 <SendFreeBuf+0x38>)
 8010064:	f7ff f884 	bl	800f170 <LST_is_empty>
 8010068:	4603      	mov	r3, r0
 801006a:	2b00      	cmp	r3, #0
 801006c:	d0ec      	beq.n	8010048 <SendFreeBuf+0x8>
  }

  return;
 801006e:	bf00      	nop
}
 8010070:	3708      	adds	r7, #8
 8010072:	46bd      	mov	sp, r7
 8010074:	bd80      	pop	{r7, pc}
 8010076:	bf00      	nop
 8010078:	20001c10 	.word	0x20001c10
 801007c:	20030000 	.word	0x20030000

08010080 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8010080:	b580      	push	{r7, lr}
 8010082:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8010084:	4805      	ldr	r0, [pc, #20]	@ (801009c <TL_TRACES_Init+0x1c>)
 8010086:	f7ff f863 	bl	800f150 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 801008a:	4b05      	ldr	r3, [pc, #20]	@ (80100a0 <TL_TRACES_Init+0x20>)
 801008c:	695b      	ldr	r3, [r3, #20]
 801008e:	4a03      	ldr	r2, [pc, #12]	@ (801009c <TL_TRACES_Init+0x1c>)
 8010090:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8010092:	f7f4 fe8f 	bl	8004db4 <HW_IPCC_TRACES_Init>

  return;
 8010096:	bf00      	nop
}
 8010098:	bd80      	pop	{r7, pc}
 801009a:	bf00      	nop
 801009c:	200301cc 	.word	0x200301cc
 80100a0:	20030000 	.word	0x20030000

080100a4 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b082      	sub	sp, #8
 80100a8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80100aa:	e008      	b.n	80100be <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 80100ac:	1d3b      	adds	r3, r7, #4
 80100ae:	4619      	mov	r1, r3
 80100b0:	4808      	ldr	r0, [pc, #32]	@ (80100d4 <HW_IPCC_TRACES_EvtNot+0x30>)
 80100b2:	f7ff f8ec 	bl	800f28e <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	4618      	mov	r0, r3
 80100ba:	f000 f80d 	bl	80100d8 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 80100be:	4805      	ldr	r0, [pc, #20]	@ (80100d4 <HW_IPCC_TRACES_EvtNot+0x30>)
 80100c0:	f7ff f856 	bl	800f170 <LST_is_empty>
 80100c4:	4603      	mov	r3, r0
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d0f0      	beq.n	80100ac <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 80100ca:	bf00      	nop
}
 80100cc:	3708      	adds	r7, #8
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd80      	pop	{r7, pc}
 80100d2:	bf00      	nop
 80100d4:	200301cc 	.word	0x200301cc

080100d8 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80100d8:	b480      	push	{r7}
 80100da:	b083      	sub	sp, #12
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 80100e0:	bf00      	nop
 80100e2:	370c      	adds	r7, #12
 80100e4:	46bd      	mov	sp, r7
 80100e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ea:	4770      	bx	lr

080100ec <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 80100ec:	b480      	push	{r7}
 80100ee:	b087      	sub	sp, #28
 80100f0:	af00      	add	r7, sp, #0
 80100f2:	4603      	mov	r3, r0
 80100f4:	6039      	str	r1, [r7, #0]
 80100f6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 80100f8:	79fb      	ldrb	r3, [r7, #7]
 80100fa:	2b08      	cmp	r3, #8
 80100fc:	d84c      	bhi.n	8010198 <OutputDbgTrace+0xac>
 80100fe:	a201      	add	r2, pc, #4	@ (adr r2, 8010104 <OutputDbgTrace+0x18>)
 8010100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010104:	08010129 	.word	0x08010129
 8010108:	0801014d 	.word	0x0801014d
 801010c:	08010159 	.word	0x08010159
 8010110:	08010153 	.word	0x08010153
 8010114:	08010199 	.word	0x08010199
 8010118:	0801016d 	.word	0x0801016d
 801011c:	08010179 	.word	0x08010179
 8010120:	0801017f 	.word	0x0801017f
 8010124:	0801018d 	.word	0x0801018d
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010128:	683b      	ldr	r3, [r7, #0]
 801012a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801012c:	697b      	ldr	r3, [r7, #20]
 801012e:	7a5b      	ldrb	r3, [r3, #9]
 8010130:	2bff      	cmp	r3, #255	@ 0xff
 8010132:	d005      	beq.n	8010140 <OutputDbgTrace+0x54>
 8010134:	2bff      	cmp	r3, #255	@ 0xff
 8010136:	dc05      	bgt.n	8010144 <OutputDbgTrace+0x58>
 8010138:	2b0e      	cmp	r3, #14
 801013a:	d005      	beq.n	8010148 <OutputDbgTrace+0x5c>
 801013c:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 801013e:	e001      	b.n	8010144 <OutputDbgTrace+0x58>
      break;
 8010140:	bf00      	nop
 8010142:	e02a      	b.n	801019a <OutputDbgTrace+0xae>
      break;
 8010144:	bf00      	nop
 8010146:	e028      	b.n	801019a <OutputDbgTrace+0xae>
      break;
 8010148:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 801014a:	e026      	b.n	801019a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801014c:	683b      	ldr	r3, [r7, #0]
 801014e:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 8010150:	e023      	b.n	801019a <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 8010156:	e020      	b.n	801019a <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801015c:	697b      	ldr	r3, [r7, #20]
 801015e:	7a5b      	ldrb	r3, [r3, #9]
 8010160:	2b0e      	cmp	r3, #14
 8010162:	d001      	beq.n	8010168 <OutputDbgTrace+0x7c>
 8010164:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 8010166:	e000      	b.n	801016a <OutputDbgTrace+0x7e>
      break;
 8010168:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 801016a:	e016      	b.n	801019a <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801016c:	683b      	ldr	r3, [r7, #0]
 801016e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8010170:	697b      	ldr	r3, [r7, #20]
 8010172:	7a5b      	ldrb	r3, [r3, #9]
 8010174:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010176:	e010      	b.n	801019a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8010178:	683b      	ldr	r3, [r7, #0]
 801017a:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 801017c:	e00d      	b.n	801019a <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 8010182:	693b      	ldr	r3, [r7, #16]
 8010184:	785b      	ldrb	r3, [r3, #1]
 8010186:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 8010188:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 801018a:	e006      	b.n	801019a <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801018c:	683b      	ldr	r3, [r7, #0]
 801018e:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8010190:	697b      	ldr	r3, [r7, #20]
 8010192:	7a5b      	ldrb	r3, [r3, #9]
 8010194:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 8010196:	e000      	b.n	801019a <OutputDbgTrace+0xae>
    
  default:
    break;
 8010198:	bf00      	nop
  }
  
  return;
 801019a:	bf00      	nop
}
 801019c:	371c      	adds	r7, #28
 801019e:	46bd      	mov	sp, r7
 80101a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101a4:	4770      	bx	lr
 80101a6:	bf00      	nop

080101a8 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b082      	sub	sp, #8
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	681b      	ldr	r3, [r3, #0]
 80101b4:	4a22      	ldr	r2, [pc, #136]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101b6:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	685b      	ldr	r3, [r3, #4]
 80101bc:	4a20      	ldr	r2, [pc, #128]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101be:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	689b      	ldr	r3, [r3, #8]
 80101c4:	4a1e      	ldr	r2, [pc, #120]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101c6:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	68db      	ldr	r3, [r3, #12]
 80101cc:	4a1c      	ldr	r2, [pc, #112]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101ce:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	691b      	ldr	r3, [r3, #16]
 80101d4:	4a1a      	ldr	r2, [pc, #104]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101d6:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	695b      	ldr	r3, [r3, #20]
 80101dc:	4a18      	ldr	r2, [pc, #96]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101de:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	699b      	ldr	r3, [r3, #24]
 80101e4:	4a16      	ldr	r2, [pc, #88]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101e6:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	69db      	ldr	r3, [r3, #28]
 80101ec:	4a14      	ldr	r2, [pc, #80]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101ee:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	6a1b      	ldr	r3, [r3, #32]
 80101f4:	4a12      	ldr	r2, [pc, #72]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101f6:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101fc:	4a10      	ldr	r2, [pc, #64]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 80101fe:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8010200:	687b      	ldr	r3, [r7, #4]
 8010202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010204:	4a0e      	ldr	r2, [pc, #56]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 8010206:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8010208:	4b0e      	ldr	r3, [pc, #56]	@ (8010244 <UTIL_LCD_SetFuncDriver+0x9c>)
 801020a:	2200      	movs	r2, #0
 801020c:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 801020e:	4b0d      	ldr	r3, [pc, #52]	@ (8010244 <UTIL_LCD_SetFuncDriver+0x9c>)
 8010210:	2200      	movs	r2, #0
 8010212:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8010214:	4b0a      	ldr	r3, [pc, #40]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 8010216:	69db      	ldr	r3, [r3, #28]
 8010218:	4a0b      	ldr	r2, [pc, #44]	@ (8010248 <UTIL_LCD_SetFuncDriver+0xa0>)
 801021a:	4611      	mov	r1, r2
 801021c:	2000      	movs	r0, #0
 801021e:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8010220:	4b07      	ldr	r3, [pc, #28]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 8010222:	6a1b      	ldr	r3, [r3, #32]
 8010224:	4a09      	ldr	r2, [pc, #36]	@ (801024c <UTIL_LCD_SetFuncDriver+0xa4>)
 8010226:	4611      	mov	r1, r2
 8010228:	2000      	movs	r0, #0
 801022a:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 801022c:	4b04      	ldr	r3, [pc, #16]	@ (8010240 <UTIL_LCD_SetFuncDriver+0x98>)
 801022e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010230:	4a07      	ldr	r2, [pc, #28]	@ (8010250 <UTIL_LCD_SetFuncDriver+0xa8>)
 8010232:	4611      	mov	r1, r2
 8010234:	2000      	movs	r0, #0
 8010236:	4798      	blx	r3
}
 8010238:	bf00      	nop
 801023a:	3708      	adds	r7, #8
 801023c:	46bd      	mov	sp, r7
 801023e:	bd80      	pop	{r7, pc}
 8010240:	20001c6c 	.word	0x20001c6c
 8010244:	20001c2c 	.word	0x20001c2c
 8010248:	20001c40 	.word	0x20001c40
 801024c:	20001c44 	.word	0x20001c44
 8010250:	20001c48 	.word	0x20001c48

08010254 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 8010254:	b580      	push	{r7, lr}
 8010256:	b082      	sub	sp, #8
 8010258:	af00      	add	r7, sp, #0
 801025a:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 801025c:	4a09      	ldr	r2, [pc, #36]	@ (8010284 <UTIL_LCD_SetDevice+0x30>)
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 8010262:	4b09      	ldr	r3, [pc, #36]	@ (8010288 <UTIL_LCD_SetDevice+0x34>)
 8010264:	69db      	ldr	r3, [r3, #28]
 8010266:	4a09      	ldr	r2, [pc, #36]	@ (801028c <UTIL_LCD_SetDevice+0x38>)
 8010268:	4611      	mov	r1, r2
 801026a:	6878      	ldr	r0, [r7, #4]
 801026c:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 801026e:	4b06      	ldr	r3, [pc, #24]	@ (8010288 <UTIL_LCD_SetDevice+0x34>)
 8010270:	6a1b      	ldr	r3, [r3, #32]
 8010272:	4a07      	ldr	r2, [pc, #28]	@ (8010290 <UTIL_LCD_SetDevice+0x3c>)
 8010274:	4611      	mov	r1, r2
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	4798      	blx	r3
}
 801027a:	bf00      	nop
 801027c:	3708      	adds	r7, #8
 801027e:	46bd      	mov	sp, r7
 8010280:	bd80      	pop	{r7, pc}
 8010282:	bf00      	nop
 8010284:	20001c2c 	.word	0x20001c2c
 8010288:	20001c6c 	.word	0x20001c6c
 801028c:	20001c40 	.word	0x20001c40
 8010290:	20001c44 	.word	0x20001c44

08010294 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8010294:	b480      	push	{r7}
 8010296:	b083      	sub	sp, #12
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 801029c:	4b06      	ldr	r3, [pc, #24]	@ (80102b8 <UTIL_LCD_SetTextColor+0x24>)
 801029e:	68db      	ldr	r3, [r3, #12]
 80102a0:	4a05      	ldr	r2, [pc, #20]	@ (80102b8 <UTIL_LCD_SetTextColor+0x24>)
 80102a2:	015b      	lsls	r3, r3, #5
 80102a4:	4413      	add	r3, r2
 80102a6:	687a      	ldr	r2, [r7, #4]
 80102a8:	601a      	str	r2, [r3, #0]
}
 80102aa:	bf00      	nop
 80102ac:	370c      	adds	r7, #12
 80102ae:	46bd      	mov	sp, r7
 80102b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102b4:	4770      	bx	lr
 80102b6:	bf00      	nop
 80102b8:	20001c2c 	.word	0x20001c2c

080102bc <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 80102bc:	b480      	push	{r7}
 80102be:	b083      	sub	sp, #12
 80102c0:	af00      	add	r7, sp, #0
 80102c2:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 80102c4:	4b06      	ldr	r3, [pc, #24]	@ (80102e0 <UTIL_LCD_SetBackColor+0x24>)
 80102c6:	68db      	ldr	r3, [r3, #12]
 80102c8:	4a05      	ldr	r2, [pc, #20]	@ (80102e0 <UTIL_LCD_SetBackColor+0x24>)
 80102ca:	015b      	lsls	r3, r3, #5
 80102cc:	4413      	add	r3, r2
 80102ce:	3304      	adds	r3, #4
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	601a      	str	r2, [r3, #0]
}
 80102d4:	bf00      	nop
 80102d6:	370c      	adds	r7, #12
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr
 80102e0:	20001c2c 	.word	0x20001c2c

080102e4 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 80102e4:	b480      	push	{r7}
 80102e6:	b083      	sub	sp, #12
 80102e8:	af00      	add	r7, sp, #0
 80102ea:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 80102ec:	4b06      	ldr	r3, [pc, #24]	@ (8010308 <UTIL_LCD_SetFont+0x24>)
 80102ee:	68db      	ldr	r3, [r3, #12]
 80102f0:	4a05      	ldr	r2, [pc, #20]	@ (8010308 <UTIL_LCD_SetFont+0x24>)
 80102f2:	015b      	lsls	r3, r3, #5
 80102f4:	4413      	add	r3, r2
 80102f6:	3308      	adds	r3, #8
 80102f8:	687a      	ldr	r2, [r7, #4]
 80102fa:	601a      	str	r2, [r3, #0]
}
 80102fc:	bf00      	nop
 80102fe:	370c      	adds	r7, #12
 8010300:	46bd      	mov	sp, r7
 8010302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010306:	4770      	bx	lr
 8010308:	20001c2c 	.word	0x20001c2c

0801030c <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 801030c:	b480      	push	{r7}
 801030e:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 8010310:	4b05      	ldr	r3, [pc, #20]	@ (8010328 <UTIL_LCD_GetFont+0x1c>)
 8010312:	68db      	ldr	r3, [r3, #12]
 8010314:	4a04      	ldr	r2, [pc, #16]	@ (8010328 <UTIL_LCD_GetFont+0x1c>)
 8010316:	015b      	lsls	r3, r3, #5
 8010318:	4413      	add	r3, r2
 801031a:	3308      	adds	r3, #8
 801031c:	681b      	ldr	r3, [r3, #0]
}
 801031e:	4618      	mov	r0, r3
 8010320:	46bd      	mov	sp, r7
 8010322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010326:	4770      	bx	lr
 8010328:	20001c2c 	.word	0x20001c2c

0801032c <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 801032c:	b590      	push	{r4, r7, lr}
 801032e:	b087      	sub	sp, #28
 8010330:	af02      	add	r7, sp, #8
 8010332:	60f8      	str	r0, [r7, #12]
 8010334:	60b9      	str	r1, [r7, #8]
 8010336:	607a      	str	r2, [r7, #4]
 8010338:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 801033a:	4b08      	ldr	r3, [pc, #32]	@ (801035c <UTIL_LCD_FillRGBRect+0x30>)
 801033c:	685c      	ldr	r4, [r3, #4]
 801033e:	4b08      	ldr	r3, [pc, #32]	@ (8010360 <UTIL_LCD_FillRGBRect+0x34>)
 8010340:	6918      	ldr	r0, [r3, #16]
 8010342:	6a3b      	ldr	r3, [r7, #32]
 8010344:	9301      	str	r3, [sp, #4]
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	9300      	str	r3, [sp, #0]
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	68ba      	ldr	r2, [r7, #8]
 801034e:	68f9      	ldr	r1, [r7, #12]
 8010350:	47a0      	blx	r4
}
 8010352:	bf00      	nop
 8010354:	3714      	adds	r7, #20
 8010356:	46bd      	mov	sp, r7
 8010358:	bd90      	pop	{r4, r7, pc}
 801035a:	bf00      	nop
 801035c:	20001c6c 	.word	0x20001c6c
 8010360:	20001c2c 	.word	0x20001c2c

08010364 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8010364:	b580      	push	{r7, lr}
 8010366:	b084      	sub	sp, #16
 8010368:	af00      	add	r7, sp, #0
 801036a:	60f8      	str	r0, [r7, #12]
 801036c:	60b9      	str	r1, [r7, #8]
 801036e:	4613      	mov	r3, r2
 8010370:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8010372:	4b16      	ldr	r3, [pc, #88]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 8010374:	68db      	ldr	r3, [r3, #12]
 8010376:	4a15      	ldr	r2, [pc, #84]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 8010378:	015b      	lsls	r3, r3, #5
 801037a:	4413      	add	r3, r2
 801037c:	3308      	adds	r3, #8
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	681a      	ldr	r2, [r3, #0]
 8010382:	79fb      	ldrb	r3, [r7, #7]
 8010384:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8010386:	4911      	ldr	r1, [pc, #68]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 8010388:	68c9      	ldr	r1, [r1, #12]
 801038a:	4810      	ldr	r0, [pc, #64]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 801038c:	0149      	lsls	r1, r1, #5
 801038e:	4401      	add	r1, r0
 8010390:	3108      	adds	r1, #8
 8010392:	6809      	ldr	r1, [r1, #0]
 8010394:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8010396:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 801039a:	4b0c      	ldr	r3, [pc, #48]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 801039c:	68db      	ldr	r3, [r3, #12]
 801039e:	480b      	ldr	r0, [pc, #44]	@ (80103cc <UTIL_LCD_DisplayChar+0x68>)
 80103a0:	015b      	lsls	r3, r3, #5
 80103a2:	4403      	add	r3, r0
 80103a4:	3308      	adds	r3, #8
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	889b      	ldrh	r3, [r3, #4]
 80103aa:	3307      	adds	r3, #7
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	da00      	bge.n	80103b2 <UTIL_LCD_DisplayChar+0x4e>
 80103b0:	3307      	adds	r3, #7
 80103b2:	10db      	asrs	r3, r3, #3
 80103b4:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 80103b8:	4413      	add	r3, r2
 80103ba:	461a      	mov	r2, r3
 80103bc:	68b9      	ldr	r1, [r7, #8]
 80103be:	68f8      	ldr	r0, [r7, #12]
 80103c0:	f000 f8b4 	bl	801052c <DrawChar>
}
 80103c4:	bf00      	nop
 80103c6:	3710      	adds	r7, #16
 80103c8:	46bd      	mov	sp, r7
 80103ca:	bd80      	pop	{r7, pc}
 80103cc:	20001c2c 	.word	0x20001c2c

080103d0 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80103d0:	b580      	push	{r7, lr}
 80103d2:	b08a      	sub	sp, #40	@ 0x28
 80103d4:	af00      	add	r7, sp, #0
 80103d6:	60f8      	str	r0, [r7, #12]
 80103d8:	60b9      	str	r1, [r7, #8]
 80103da:	607a      	str	r2, [r7, #4]
 80103dc:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 80103de:	2301      	movs	r3, #1
 80103e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80103e2:	2300      	movs	r3, #0
 80103e4:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 80103e6:	2300      	movs	r3, #0
 80103e8:	61fb      	str	r3, [r7, #28]
 80103ea:	2300      	movs	r3, #0
 80103ec:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80103f2:	e002      	b.n	80103fa <UTIL_LCD_DisplayStringAt+0x2a>
 80103f4:	69fb      	ldr	r3, [r7, #28]
 80103f6:	3301      	adds	r3, #1
 80103f8:	61fb      	str	r3, [r7, #28]
 80103fa:	69bb      	ldr	r3, [r7, #24]
 80103fc:	1c5a      	adds	r2, r3, #1
 80103fe:	61ba      	str	r2, [r7, #24]
 8010400:	781b      	ldrb	r3, [r3, #0]
 8010402:	2b00      	cmp	r3, #0
 8010404:	d1f6      	bne.n	80103f4 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 8010406:	4b48      	ldr	r3, [pc, #288]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 8010408:	695b      	ldr	r3, [r3, #20]
 801040a:	4a47      	ldr	r2, [pc, #284]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 801040c:	68d2      	ldr	r2, [r2, #12]
 801040e:	4946      	ldr	r1, [pc, #280]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 8010410:	0152      	lsls	r2, r2, #5
 8010412:	440a      	add	r2, r1
 8010414:	3208      	adds	r2, #8
 8010416:	6812      	ldr	r2, [r2, #0]
 8010418:	8892      	ldrh	r2, [r2, #4]
 801041a:	fbb3 f3f2 	udiv	r3, r3, r2
 801041e:	617b      	str	r3, [r7, #20]

  switch (Mode)
 8010420:	78fb      	ldrb	r3, [r7, #3]
 8010422:	2b03      	cmp	r3, #3
 8010424:	d018      	beq.n	8010458 <UTIL_LCD_DisplayStringAt+0x88>
 8010426:	2b03      	cmp	r3, #3
 8010428:	dc2a      	bgt.n	8010480 <UTIL_LCD_DisplayStringAt+0xb0>
 801042a:	2b01      	cmp	r3, #1
 801042c:	d002      	beq.n	8010434 <UTIL_LCD_DisplayStringAt+0x64>
 801042e:	2b02      	cmp	r3, #2
 8010430:	d015      	beq.n	801045e <UTIL_LCD_DisplayStringAt+0x8e>
 8010432:	e025      	b.n	8010480 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8010434:	697a      	ldr	r2, [r7, #20]
 8010436:	69fb      	ldr	r3, [r7, #28]
 8010438:	1ad3      	subs	r3, r2, r3
 801043a:	4a3b      	ldr	r2, [pc, #236]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 801043c:	68d2      	ldr	r2, [r2, #12]
 801043e:	493a      	ldr	r1, [pc, #232]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 8010440:	0152      	lsls	r2, r2, #5
 8010442:	440a      	add	r2, r1
 8010444:	3208      	adds	r2, #8
 8010446:	6812      	ldr	r2, [r2, #0]
 8010448:	8892      	ldrh	r2, [r2, #4]
 801044a:	fb02 f303 	mul.w	r3, r2, r3
 801044e:	085b      	lsrs	r3, r3, #1
 8010450:	68fa      	ldr	r2, [r7, #12]
 8010452:	4413      	add	r3, r2
 8010454:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010456:	e016      	b.n	8010486 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801045c:	e013      	b.n	8010486 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 801045e:	697a      	ldr	r2, [r7, #20]
 8010460:	69fb      	ldr	r3, [r7, #28]
 8010462:	1ad3      	subs	r3, r2, r3
 8010464:	4a30      	ldr	r2, [pc, #192]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 8010466:	68d2      	ldr	r2, [r2, #12]
 8010468:	492f      	ldr	r1, [pc, #188]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 801046a:	0152      	lsls	r2, r2, #5
 801046c:	440a      	add	r2, r1
 801046e:	3208      	adds	r2, #8
 8010470:	6812      	ldr	r2, [r2, #0]
 8010472:	8892      	ldrh	r2, [r2, #4]
 8010474:	fb03 f202 	mul.w	r2, r3, r2
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	1ad3      	subs	r3, r2, r3
 801047c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801047e:	e002      	b.n	8010486 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8010484:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8010486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010488:	2b00      	cmp	r3, #0
 801048a:	d003      	beq.n	8010494 <UTIL_LCD_DisplayStringAt+0xc4>
 801048c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801048e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010492:	d31b      	bcc.n	80104cc <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8010494:	2301      	movs	r3, #1
 8010496:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8010498:	e018      	b.n	80104cc <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	781b      	ldrb	r3, [r3, #0]
 801049e:	461a      	mov	r2, r3
 80104a0:	68b9      	ldr	r1, [r7, #8]
 80104a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80104a4:	f7ff ff5e 	bl	8010364 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 80104a8:	4b1f      	ldr	r3, [pc, #124]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104aa:	68db      	ldr	r3, [r3, #12]
 80104ac:	4a1e      	ldr	r2, [pc, #120]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104ae:	015b      	lsls	r3, r3, #5
 80104b0:	4413      	add	r3, r2
 80104b2:	3308      	adds	r3, #8
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	889b      	ldrh	r3, [r3, #4]
 80104b8:	461a      	mov	r2, r3
 80104ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104bc:	4413      	add	r3, r2
 80104be:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	3301      	adds	r3, #1
 80104c4:	607b      	str	r3, [r7, #4]
    i++;
 80104c6:	6a3b      	ldr	r3, [r7, #32]
 80104c8:	3301      	adds	r3, #1
 80104ca:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	781b      	ldrb	r3, [r3, #0]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	bf14      	ite	ne
 80104d4:	2301      	movne	r3, #1
 80104d6:	2300      	moveq	r3, #0
 80104d8:	b2da      	uxtb	r2, r3
 80104da:	4b13      	ldr	r3, [pc, #76]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104dc:	6959      	ldr	r1, [r3, #20]
 80104de:	4b12      	ldr	r3, [pc, #72]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104e0:	68db      	ldr	r3, [r3, #12]
 80104e2:	4811      	ldr	r0, [pc, #68]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104e4:	015b      	lsls	r3, r3, #5
 80104e6:	4403      	add	r3, r0
 80104e8:	3308      	adds	r3, #8
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	889b      	ldrh	r3, [r3, #4]
 80104ee:	4618      	mov	r0, r3
 80104f0:	6a3b      	ldr	r3, [r7, #32]
 80104f2:	fb00 f303 	mul.w	r3, r0, r3
 80104f6:	1acb      	subs	r3, r1, r3
 80104f8:	b29b      	uxth	r3, r3
 80104fa:	490b      	ldr	r1, [pc, #44]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 80104fc:	68c9      	ldr	r1, [r1, #12]
 80104fe:	480a      	ldr	r0, [pc, #40]	@ (8010528 <UTIL_LCD_DisplayStringAt+0x158>)
 8010500:	0149      	lsls	r1, r1, #5
 8010502:	4401      	add	r1, r0
 8010504:	3108      	adds	r1, #8
 8010506:	6809      	ldr	r1, [r1, #0]
 8010508:	8889      	ldrh	r1, [r1, #4]
 801050a:	428b      	cmp	r3, r1
 801050c:	bf2c      	ite	cs
 801050e:	2301      	movcs	r3, #1
 8010510:	2300      	movcc	r3, #0
 8010512:	b2db      	uxtb	r3, r3
 8010514:	4013      	ands	r3, r2
 8010516:	b2db      	uxtb	r3, r3
 8010518:	2b00      	cmp	r3, #0
 801051a:	d1be      	bne.n	801049a <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 801051c:	bf00      	nop
 801051e:	bf00      	nop
 8010520:	3728      	adds	r7, #40	@ 0x28
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
 8010526:	bf00      	nop
 8010528:	20001c2c 	.word	0x20001c2c

0801052c <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b0b2      	sub	sp, #200	@ 0xc8
 8010530:	af02      	add	r7, sp, #8
 8010532:	60f8      	str	r0, [r7, #12]
 8010534:	60b9      	str	r1, [r7, #8]
 8010536:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 8010538:	2300      	movs	r3, #0
 801053a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801053e:	2300      	movs	r3, #0
 8010540:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8010544:	4ba5      	ldr	r3, [pc, #660]	@ (80107dc <DrawChar+0x2b0>)
 8010546:	68db      	ldr	r3, [r3, #12]
 8010548:	4aa4      	ldr	r2, [pc, #656]	@ (80107dc <DrawChar+0x2b0>)
 801054a:	015b      	lsls	r3, r3, #5
 801054c:	4413      	add	r3, r2
 801054e:	3308      	adds	r3, #8
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	88db      	ldrh	r3, [r3, #6]
 8010554:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8010558:	4ba0      	ldr	r3, [pc, #640]	@ (80107dc <DrawChar+0x2b0>)
 801055a:	68db      	ldr	r3, [r3, #12]
 801055c:	4a9f      	ldr	r2, [pc, #636]	@ (80107dc <DrawChar+0x2b0>)
 801055e:	015b      	lsls	r3, r3, #5
 8010560:	4413      	add	r3, r2
 8010562:	3308      	adds	r3, #8
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	889b      	ldrh	r3, [r3, #4]
 8010568:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 801056c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010570:	3307      	adds	r3, #7
 8010572:	f023 0207 	bic.w	r2, r3, #7
 8010576:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801057a:	1ad3      	subs	r3, r2, r3
 801057c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8010580:	2300      	movs	r3, #0
 8010582:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8010586:	e11c      	b.n	80107c2 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8010588:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801058c:	3307      	adds	r3, #7
 801058e:	08db      	lsrs	r3, r3, #3
 8010590:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8010594:	fb02 f303 	mul.w	r3, r2, r3
 8010598:	687a      	ldr	r2, [r7, #4]
 801059a:	4413      	add	r3, r2
 801059c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 80105a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80105a4:	3307      	adds	r3, #7
 80105a6:	08db      	lsrs	r3, r3, #3
 80105a8:	2b01      	cmp	r3, #1
 80105aa:	d002      	beq.n	80105b2 <DrawChar+0x86>
 80105ac:	2b02      	cmp	r3, #2
 80105ae:	d006      	beq.n	80105be <DrawChar+0x92>
 80105b0:	e011      	b.n	80105d6 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 80105b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80105b6:	781b      	ldrb	r3, [r3, #0]
 80105b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80105bc:	e01d      	b.n	80105fa <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80105be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	021b      	lsls	r3, r3, #8
 80105c6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80105ca:	3201      	adds	r2, #1
 80105cc:	7812      	ldrb	r2, [r2, #0]
 80105ce:	4313      	orrs	r3, r2
 80105d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80105d4:	e011      	b.n	80105fa <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80105d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80105da:	781b      	ldrb	r3, [r3, #0]
 80105dc:	041a      	lsls	r2, r3, #16
 80105de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80105e2:	3301      	adds	r3, #1
 80105e4:	781b      	ldrb	r3, [r3, #0]
 80105e6:	021b      	lsls	r3, r3, #8
 80105e8:	4313      	orrs	r3, r2
 80105ea:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80105ee:	3202      	adds	r2, #2
 80105f0:	7812      	ldrb	r2, [r2, #0]
 80105f2:	4313      	orrs	r3, r2
 80105f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80105f8:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80105fa:	4b78      	ldr	r3, [pc, #480]	@ (80107dc <DrawChar+0x2b0>)
 80105fc:	68db      	ldr	r3, [r3, #12]
 80105fe:	4a77      	ldr	r2, [pc, #476]	@ (80107dc <DrawChar+0x2b0>)
 8010600:	015b      	lsls	r3, r3, #5
 8010602:	4413      	add	r3, r2
 8010604:	331c      	adds	r3, #28
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	2b02      	cmp	r3, #2
 801060a:	f040 808c 	bne.w	8010726 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 801060e:	2300      	movs	r3, #0
 8010610:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010614:	e074      	b.n	8010700 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 8010616:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801061a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801061e:	1ad2      	subs	r2, r2, r3
 8010620:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8010624:	4413      	add	r3, r2
 8010626:	3b01      	subs	r3, #1
 8010628:	2201      	movs	r2, #1
 801062a:	fa02 f303 	lsl.w	r3, r2, r3
 801062e:	461a      	mov	r2, r3
 8010630:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8010634:	4013      	ands	r3, r2
 8010636:	2b00      	cmp	r3, #0
 8010638:	d02d      	beq.n	8010696 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 801063a:	4b68      	ldr	r3, [pc, #416]	@ (80107dc <DrawChar+0x2b0>)
 801063c:	68db      	ldr	r3, [r3, #12]
 801063e:	4a67      	ldr	r2, [pc, #412]	@ (80107dc <DrawChar+0x2b0>)
 8010640:	015b      	lsls	r3, r3, #5
 8010642:	4413      	add	r3, r2
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	08db      	lsrs	r3, r3, #3
 8010648:	b29b      	uxth	r3, r3
 801064a:	f003 031f 	and.w	r3, r3, #31
 801064e:	b29a      	uxth	r2, r3
 8010650:	4b62      	ldr	r3, [pc, #392]	@ (80107dc <DrawChar+0x2b0>)
 8010652:	68db      	ldr	r3, [r3, #12]
 8010654:	4961      	ldr	r1, [pc, #388]	@ (80107dc <DrawChar+0x2b0>)
 8010656:	015b      	lsls	r3, r3, #5
 8010658:	440b      	add	r3, r1
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	0a9b      	lsrs	r3, r3, #10
 801065e:	b29b      	uxth	r3, r3
 8010660:	015b      	lsls	r3, r3, #5
 8010662:	b29b      	uxth	r3, r3
 8010664:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8010668:	b29b      	uxth	r3, r3
 801066a:	4313      	orrs	r3, r2
 801066c:	b29a      	uxth	r2, r3
 801066e:	4b5b      	ldr	r3, [pc, #364]	@ (80107dc <DrawChar+0x2b0>)
 8010670:	68db      	ldr	r3, [r3, #12]
 8010672:	495a      	ldr	r1, [pc, #360]	@ (80107dc <DrawChar+0x2b0>)
 8010674:	015b      	lsls	r3, r3, #5
 8010676:	440b      	add	r3, r1
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	0cdb      	lsrs	r3, r3, #19
 801067c:	b29b      	uxth	r3, r3
 801067e:	02db      	lsls	r3, r3, #11
 8010680:	b29b      	uxth	r3, r3
 8010682:	4313      	orrs	r3, r2
 8010684:	b29a      	uxth	r2, r3
 8010686:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801068a:	005b      	lsls	r3, r3, #1
 801068c:	33c0      	adds	r3, #192	@ 0xc0
 801068e:	443b      	add	r3, r7
 8010690:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8010694:	e02f      	b.n	80106f6 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8010696:	4b51      	ldr	r3, [pc, #324]	@ (80107dc <DrawChar+0x2b0>)
 8010698:	68db      	ldr	r3, [r3, #12]
 801069a:	4a50      	ldr	r2, [pc, #320]	@ (80107dc <DrawChar+0x2b0>)
 801069c:	015b      	lsls	r3, r3, #5
 801069e:	4413      	add	r3, r2
 80106a0:	3304      	adds	r3, #4
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	08db      	lsrs	r3, r3, #3
 80106a6:	b29b      	uxth	r3, r3
 80106a8:	f003 031f 	and.w	r3, r3, #31
 80106ac:	b29a      	uxth	r2, r3
 80106ae:	4b4b      	ldr	r3, [pc, #300]	@ (80107dc <DrawChar+0x2b0>)
 80106b0:	68db      	ldr	r3, [r3, #12]
 80106b2:	494a      	ldr	r1, [pc, #296]	@ (80107dc <DrawChar+0x2b0>)
 80106b4:	015b      	lsls	r3, r3, #5
 80106b6:	440b      	add	r3, r1
 80106b8:	3304      	adds	r3, #4
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	0a9b      	lsrs	r3, r3, #10
 80106be:	b29b      	uxth	r3, r3
 80106c0:	015b      	lsls	r3, r3, #5
 80106c2:	b29b      	uxth	r3, r3
 80106c4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80106c8:	b29b      	uxth	r3, r3
 80106ca:	4313      	orrs	r3, r2
 80106cc:	b29a      	uxth	r2, r3
 80106ce:	4b43      	ldr	r3, [pc, #268]	@ (80107dc <DrawChar+0x2b0>)
 80106d0:	68db      	ldr	r3, [r3, #12]
 80106d2:	4942      	ldr	r1, [pc, #264]	@ (80107dc <DrawChar+0x2b0>)
 80106d4:	015b      	lsls	r3, r3, #5
 80106d6:	440b      	add	r3, r1
 80106d8:	3304      	adds	r3, #4
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	0cdb      	lsrs	r3, r3, #19
 80106de:	b29b      	uxth	r3, r3
 80106e0:	02db      	lsls	r3, r3, #11
 80106e2:	b29b      	uxth	r3, r3
 80106e4:	4313      	orrs	r3, r2
 80106e6:	b29a      	uxth	r2, r3
 80106e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80106ec:	005b      	lsls	r3, r3, #1
 80106ee:	33c0      	adds	r3, #192	@ 0xc0
 80106f0:	443b      	add	r3, r7
 80106f2:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80106f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80106fa:	3301      	adds	r3, #1
 80106fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010700:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010704:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010708:	429a      	cmp	r2, r3
 801070a:	d384      	bcc.n	8010616 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 801070c:	68b9      	ldr	r1, [r7, #8]
 801070e:	1c4b      	adds	r3, r1, #1
 8010710:	60bb      	str	r3, [r7, #8]
 8010712:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 8010716:	2301      	movs	r3, #1
 8010718:	9300      	str	r3, [sp, #0]
 801071a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801071e:	68f8      	ldr	r0, [r7, #12]
 8010720:	f7ff fe04 	bl	801032c <UTIL_LCD_FillRGBRect>
 8010724:	e048      	b.n	80107b8 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 8010726:	2300      	movs	r3, #0
 8010728:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801072c:	e032      	b.n	8010794 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 801072e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8010732:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010736:	1ad2      	subs	r2, r2, r3
 8010738:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801073c:	4413      	add	r3, r2
 801073e:	3b01      	subs	r3, #1
 8010740:	2201      	movs	r2, #1
 8010742:	fa02 f303 	lsl.w	r3, r2, r3
 8010746:	461a      	mov	r2, r3
 8010748:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801074c:	4013      	ands	r3, r2
 801074e:	2b00      	cmp	r3, #0
 8010750:	d00d      	beq.n	801076e <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8010752:	4b22      	ldr	r3, [pc, #136]	@ (80107dc <DrawChar+0x2b0>)
 8010754:	68db      	ldr	r3, [r3, #12]
 8010756:	4a21      	ldr	r2, [pc, #132]	@ (80107dc <DrawChar+0x2b0>)
 8010758:	015b      	lsls	r3, r3, #5
 801075a:	4413      	add	r3, r2
 801075c:	681a      	ldr	r2, [r3, #0]
 801075e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010762:	009b      	lsls	r3, r3, #2
 8010764:	33c0      	adds	r3, #192	@ 0xc0
 8010766:	443b      	add	r3, r7
 8010768:	f843 2cac 	str.w	r2, [r3, #-172]
 801076c:	e00d      	b.n	801078a <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 801076e:	4b1b      	ldr	r3, [pc, #108]	@ (80107dc <DrawChar+0x2b0>)
 8010770:	68db      	ldr	r3, [r3, #12]
 8010772:	4a1a      	ldr	r2, [pc, #104]	@ (80107dc <DrawChar+0x2b0>)
 8010774:	015b      	lsls	r3, r3, #5
 8010776:	4413      	add	r3, r2
 8010778:	3304      	adds	r3, #4
 801077a:	681a      	ldr	r2, [r3, #0]
 801077c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8010780:	009b      	lsls	r3, r3, #2
 8010782:	33c0      	adds	r3, #192	@ 0xc0
 8010784:	443b      	add	r3, r7
 8010786:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801078a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801078e:	3301      	adds	r3, #1
 8010790:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010794:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8010798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801079c:	429a      	cmp	r2, r3
 801079e:	d3c6      	bcc.n	801072e <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 80107a0:	68b9      	ldr	r1, [r7, #8]
 80107a2:	1c4b      	adds	r3, r1, #1
 80107a4:	60bb      	str	r3, [r7, #8]
 80107a6:	f107 0214 	add.w	r2, r7, #20
 80107aa:	2301      	movs	r3, #1
 80107ac:	9300      	str	r3, [sp, #0]
 80107ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80107b2:	68f8      	ldr	r0, [r7, #12]
 80107b4:	f7ff fdba 	bl	801032c <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 80107b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80107bc:	3301      	adds	r3, #1
 80107be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80107c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80107c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80107ca:	429a      	cmp	r2, r3
 80107cc:	f4ff aedc 	bcc.w	8010588 <DrawChar+0x5c>
    }
  }
}
 80107d0:	bf00      	nop
 80107d2:	bf00      	nop
 80107d4:	37c0      	adds	r7, #192	@ 0xc0
 80107d6:	46bd      	mov	sp, r7
 80107d8:	bd80      	pop	{r7, pc}
 80107da:	bf00      	nop
 80107dc:	20001c2c 	.word	0x20001c2c

080107e0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80107e0:	b480      	push	{r7}
 80107e2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80107e4:	4b05      	ldr	r3, [pc, #20]	@ (80107fc <UTIL_LPM_Init+0x1c>)
 80107e6:	2200      	movs	r2, #0
 80107e8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80107ea:	4b05      	ldr	r3, [pc, #20]	@ (8010800 <UTIL_LPM_Init+0x20>)
 80107ec:	2200      	movs	r2, #0
 80107ee:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80107f0:	bf00      	nop
 80107f2:	46bd      	mov	sp, r7
 80107f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f8:	4770      	bx	lr
 80107fa:	bf00      	nop
 80107fc:	20001c98 	.word	0x20001c98
 8010800:	20001c9c 	.word	0x20001c9c

08010804 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8010804:	b480      	push	{r7}
 8010806:	b087      	sub	sp, #28
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
 801080c:	460b      	mov	r3, r1
 801080e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010810:	f3ef 8310 	mrs	r3, PRIMASK
 8010814:	613b      	str	r3, [r7, #16]
  return(result);
 8010816:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8010818:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801081a:	b672      	cpsid	i
}
 801081c:	bf00      	nop
  
  switch(state)
 801081e:	78fb      	ldrb	r3, [r7, #3]
 8010820:	2b00      	cmp	r3, #0
 8010822:	d008      	beq.n	8010836 <UTIL_LPM_SetOffMode+0x32>
 8010824:	2b01      	cmp	r3, #1
 8010826:	d10e      	bne.n	8010846 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8010828:	4b0d      	ldr	r3, [pc, #52]	@ (8010860 <UTIL_LPM_SetOffMode+0x5c>)
 801082a:	681a      	ldr	r2, [r3, #0]
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	4313      	orrs	r3, r2
 8010830:	4a0b      	ldr	r2, [pc, #44]	@ (8010860 <UTIL_LPM_SetOffMode+0x5c>)
 8010832:	6013      	str	r3, [r2, #0]
      break;
 8010834:	e008      	b.n	8010848 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	43da      	mvns	r2, r3
 801083a:	4b09      	ldr	r3, [pc, #36]	@ (8010860 <UTIL_LPM_SetOffMode+0x5c>)
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	4013      	ands	r3, r2
 8010840:	4a07      	ldr	r2, [pc, #28]	@ (8010860 <UTIL_LPM_SetOffMode+0x5c>)
 8010842:	6013      	str	r3, [r2, #0]
      break;
 8010844:	e000      	b.n	8010848 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8010846:	bf00      	nop
 8010848:	697b      	ldr	r3, [r7, #20]
 801084a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	f383 8810 	msr	PRIMASK, r3
}
 8010852:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8010854:	bf00      	nop
 8010856:	371c      	adds	r7, #28
 8010858:	46bd      	mov	sp, r7
 801085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085e:	4770      	bx	lr
 8010860:	20001c9c 	.word	0x20001c9c

08010864 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8010864:	b580      	push	{r7, lr}
 8010866:	b094      	sub	sp, #80	@ 0x50
 8010868:	af00      	add	r7, sp, #0
 801086a:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 801086c:	4b89      	ldr	r3, [pc, #548]	@ (8010a94 <UTIL_SEQ_Run+0x230>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 8010872:	4b88      	ldr	r3, [pc, #544]	@ (8010a94 <UTIL_SEQ_Run+0x230>)
 8010874:	681a      	ldr	r2, [r3, #0]
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	4013      	ands	r3, r2
 801087a:	4a86      	ldr	r2, [pc, #536]	@ (8010a94 <UTIL_SEQ_Run+0x230>)
 801087c:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 801087e:	4b86      	ldr	r3, [pc, #536]	@ (8010a98 <UTIL_SEQ_Run+0x234>)
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 8010884:	4b85      	ldr	r3, [pc, #532]	@ (8010a9c <UTIL_SEQ_Run+0x238>)
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 801088a:	4b85      	ldr	r3, [pc, #532]	@ (8010aa0 <UTIL_SEQ_Run+0x23c>)
 801088c:	681b      	ldr	r3, [r3, #0]
 801088e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 8010890:	4b84      	ldr	r3, [pc, #528]	@ (8010aa4 <UTIL_SEQ_Run+0x240>)
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8010896:	e112      	b.n	8010abe <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 8010898:	2300      	movs	r3, #0
 801089a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801089c:	e002      	b.n	80108a4 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 801089e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108a0:	3301      	adds	r3, #1
 80108a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80108a4:	4a80      	ldr	r2, [pc, #512]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80108a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108a8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80108ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108ae:	401a      	ands	r2, r3
 80108b0:	4b78      	ldr	r3, [pc, #480]	@ (8010a94 <UTIL_SEQ_Run+0x230>)
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	4013      	ands	r3, r2
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	d0f1      	beq.n	801089e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80108ba:	4a7b      	ldr	r2, [pc, #492]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80108bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108be:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80108c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108c4:	401a      	ands	r2, r3
 80108c6:	4b73      	ldr	r3, [pc, #460]	@ (8010a94 <UTIL_SEQ_Run+0x230>)
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	4013      	ands	r3, r2
 80108cc:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80108ce:	4a76      	ldr	r2, [pc, #472]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80108d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108d2:	00db      	lsls	r3, r3, #3
 80108d4:	4413      	add	r3, r2
 80108d6:	685a      	ldr	r2, [r3, #4]
 80108d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80108da:	4013      	ands	r3, r2
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d106      	bne.n	80108ee <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80108e0:	4a71      	ldr	r2, [pc, #452]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80108e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108e4:	00db      	lsls	r3, r3, #3
 80108e6:	4413      	add	r3, r2
 80108e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80108ec:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 80108ee:	4b6a      	ldr	r3, [pc, #424]	@ (8010a98 <UTIL_SEQ_Run+0x234>)
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 80108f4:	4a6c      	ldr	r2, [pc, #432]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80108f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108f8:	00db      	lsls	r3, r3, #3
 80108fa:	4413      	add	r3, r2
 80108fc:	685b      	ldr	r3, [r3, #4]
 80108fe:	43da      	mvns	r2, r3
 8010900:	4b6a      	ldr	r3, [pc, #424]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	4313      	orrs	r3, r2
 8010906:	4a69      	ldr	r2, [pc, #420]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 8010908:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 801090a:	4b68      	ldr	r3, [pc, #416]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	43db      	mvns	r3, r3
 8010910:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010912:	4013      	ands	r3, r2
 8010914:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 8010916:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010918:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801091a:	4013      	ands	r3, r2
 801091c:	2b00      	cmp	r3, #0
 801091e:	d003      	beq.n	8010928 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 8010920:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010924:	4013      	ands	r3, r2
 8010926:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 8010928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801092a:	2b00      	cmp	r3, #0
 801092c:	d102      	bne.n	8010934 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 801092e:	4b5f      	ldr	r3, [pc, #380]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 8010930:	2200      	movs	r2, #0
 8010932:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8010934:	4a5c      	ldr	r2, [pc, #368]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 8010936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010938:	00db      	lsls	r3, r3, #3
 801093a:	4413      	add	r3, r2
 801093c:	685a      	ldr	r2, [r3, #4]
 801093e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010940:	4013      	ands	r3, r2
 8010942:	4618      	mov	r0, r3
 8010944:	f000 fa43 	bl	8010dce <SEQ_BitPosition>
 8010948:	4603      	mov	r3, r0
 801094a:	461a      	mov	r2, r3
 801094c:	4b58      	ldr	r3, [pc, #352]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 801094e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010950:	f3ef 8310 	mrs	r3, PRIMASK
 8010954:	61fb      	str	r3, [r7, #28]
  return(result);
 8010956:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010958:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 801095a:	b672      	cpsid	i
}
 801095c:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 801095e:	4b54      	ldr	r3, [pc, #336]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	2201      	movs	r2, #1
 8010964:	fa02 f303 	lsl.w	r3, r2, r3
 8010968:	43da      	mvns	r2, r3
 801096a:	4b4b      	ldr	r3, [pc, #300]	@ (8010a98 <UTIL_SEQ_Run+0x234>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	4013      	ands	r3, r2
 8010970:	4a49      	ldr	r2, [pc, #292]	@ (8010a98 <UTIL_SEQ_Run+0x234>)
 8010972:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8010974:	2301      	movs	r3, #1
 8010976:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010978:	e013      	b.n	80109a2 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 801097a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801097c:	3b01      	subs	r3, #1
 801097e:	4a4a      	ldr	r2, [pc, #296]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 8010980:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8010984:	4b4a      	ldr	r3, [pc, #296]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	2201      	movs	r2, #1
 801098a:	fa02 f303 	lsl.w	r3, r2, r3
 801098e:	43da      	mvns	r2, r3
 8010990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010992:	3b01      	subs	r3, #1
 8010994:	400a      	ands	r2, r1
 8010996:	4944      	ldr	r1, [pc, #272]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 8010998:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801099c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801099e:	3b01      	subs	r3, #1
 80109a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80109a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d1e8      	bne.n	801097a <UTIL_SEQ_Run+0x116>
 80109a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109aa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80109ac:	69bb      	ldr	r3, [r7, #24]
 80109ae:	f383 8810 	msr	PRIMASK, r3
}
 80109b2:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 80109b4:	4b3e      	ldr	r3, [pc, #248]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	4618      	mov	r0, r3
 80109ba:	f000 f9e9 	bl	8010d90 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 80109be:	4b3c      	ldr	r3, [pc, #240]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	2b1f      	cmp	r3, #31
 80109c4:	d878      	bhi.n	8010ab8 <UTIL_SEQ_Run+0x254>
 80109c6:	4b3a      	ldr	r3, [pc, #232]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	4a3a      	ldr	r2, [pc, #232]	@ (8010ab4 <UTIL_SEQ_Run+0x250>)
 80109cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	d071      	beq.n	8010ab8 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 80109d4:	2300      	movs	r3, #0
 80109d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80109d8:	e01e      	b.n	8010a18 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 80109da:	4a33      	ldr	r2, [pc, #204]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80109dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109de:	00db      	lsls	r3, r3, #3
 80109e0:	4413      	add	r3, r2
 80109e2:	685a      	ldr	r2, [r3, #4]
 80109e4:	4b32      	ldr	r3, [pc, #200]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 80109e6:	681b      	ldr	r3, [r3, #0]
 80109e8:	2101      	movs	r1, #1
 80109ea:	fa01 f303 	lsl.w	r3, r1, r3
 80109ee:	43db      	mvns	r3, r3
 80109f0:	401a      	ands	r2, r3
 80109f2:	492d      	ldr	r1, [pc, #180]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80109f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80109f6:	00db      	lsls	r3, r3, #3
 80109f8:	440b      	add	r3, r1
 80109fa:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 80109fc:	4a2a      	ldr	r2, [pc, #168]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 80109fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a00:	00db      	lsls	r3, r3, #3
 8010a02:	4413      	add	r3, r2
 8010a04:	685a      	ldr	r2, [r3, #4]
 8010a06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a08:	009b      	lsls	r3, r3, #2
 8010a0a:	3350      	adds	r3, #80	@ 0x50
 8010a0c:	443b      	add	r3, r7
 8010a0e:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8010a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a14:	3301      	adds	r3, #1
 8010a16:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d0dd      	beq.n	80109da <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 8010a1e:	4b24      	ldr	r3, [pc, #144]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 8010a20:	681b      	ldr	r3, [r3, #0]
 8010a22:	4a24      	ldr	r2, [pc, #144]	@ (8010ab4 <UTIL_SEQ_Run+0x250>)
 8010a24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010a28:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a2e:	e013      	b.n	8010a58 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 8010a30:	4a1d      	ldr	r2, [pc, #116]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 8010a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a34:	00db      	lsls	r3, r3, #3
 8010a36:	4413      	add	r3, r2
 8010a38:	685a      	ldr	r2, [r3, #4]
 8010a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a3c:	009b      	lsls	r3, r3, #2
 8010a3e:	3350      	adds	r3, #80	@ 0x50
 8010a40:	443b      	add	r3, r7
 8010a42:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010a46:	401a      	ands	r2, r3
 8010a48:	4917      	ldr	r1, [pc, #92]	@ (8010aa8 <UTIL_SEQ_Run+0x244>)
 8010a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a4c:	00db      	lsls	r3, r3, #3
 8010a4e:	440b      	add	r3, r1
 8010a50:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 8010a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a54:	3301      	adds	r3, #1
 8010a56:	633b      	str	r3, [r7, #48]	@ 0x30
 8010a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d0e8      	beq.n	8010a30 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 8010a5e:	4b14      	ldr	r3, [pc, #80]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4618      	mov	r0, r3
 8010a64:	f000 f99e 	bl	8010da4 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 8010a68:	4b0b      	ldr	r3, [pc, #44]	@ (8010a98 <UTIL_SEQ_Run+0x234>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 8010a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8010a9c <UTIL_SEQ_Run+0x238>)
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 8010a74:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa0 <UTIL_SEQ_Run+0x23c>)
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 8010a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8010aa4 <UTIL_SEQ_Run+0x240>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 8010a80:	4b0b      	ldr	r3, [pc, #44]	@ (8010ab0 <UTIL_SEQ_Run+0x24c>)
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	2201      	movs	r2, #1
 8010a86:	409a      	lsls	r2, r3
 8010a88:	4b08      	ldr	r3, [pc, #32]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	4313      	orrs	r3, r2
 8010a8e:	4a07      	ldr	r2, [pc, #28]	@ (8010aac <UTIL_SEQ_Run+0x248>)
 8010a90:	6013      	str	r3, [r2, #0]
 8010a92:	e014      	b.n	8010abe <UTIL_SEQ_Run+0x25a>
 8010a94:	200000b8 	.word	0x200000b8
 8010a98:	20001ca0 	.word	0x20001ca0
 8010a9c:	20001ca4 	.word	0x20001ca4
 8010aa0:	200000b4 	.word	0x200000b4
 8010aa4:	20001ca8 	.word	0x20001ca8
 8010aa8:	20001d30 	.word	0x20001d30
 8010aac:	20001d38 	.word	0x20001d38
 8010ab0:	20001cac 	.word	0x20001cac
 8010ab4:	20001cb0 	.word	0x20001cb0
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 8010ab8:	2000      	movs	r0, #0
 8010aba:	f000 f97d 	bl	8010db8 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8010abe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ac0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ac2:	401a      	ands	r2, r3
 8010ac4:	4b22      	ldr	r3, [pc, #136]	@ (8010b50 <UTIL_SEQ_Run+0x2ec>)
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	4013      	ands	r3, r2
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d005      	beq.n	8010ada <UTIL_SEQ_Run+0x276>
 8010ace:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010ad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ad2:	4013      	ands	r3, r2
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	f43f aedf 	beq.w	8010898 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8010ada:	4b1e      	ldr	r3, [pc, #120]	@ (8010b54 <UTIL_SEQ_Run+0x2f0>)
 8010adc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010ae0:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 8010ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8010b58 <UTIL_SEQ_Run+0x2f4>)
 8010ae4:	681a      	ldr	r2, [r3, #0]
 8010ae6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010ae8:	4013      	ands	r3, r2
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d129      	bne.n	8010b42 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 8010aee:	f000 f941 	bl	8010d74 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010af2:	f3ef 8310 	mrs	r3, PRIMASK
 8010af6:	617b      	str	r3, [r7, #20]
  return(result);
 8010af8:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8010afa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8010afc:	b672      	cpsid	i
}
 8010afe:	bf00      	nop
        local_taskset = TaskSet;
 8010b00:	4b16      	ldr	r3, [pc, #88]	@ (8010b5c <UTIL_SEQ_Run+0x2f8>)
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 8010b06:	4b16      	ldr	r3, [pc, #88]	@ (8010b60 <UTIL_SEQ_Run+0x2fc>)
 8010b08:	681b      	ldr	r3, [r3, #0]
 8010b0a:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 8010b0c:	4b15      	ldr	r3, [pc, #84]	@ (8010b64 <UTIL_SEQ_Run+0x300>)
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8010b12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b16:	401a      	ands	r2, r3
 8010b18:	4b0d      	ldr	r3, [pc, #52]	@ (8010b50 <UTIL_SEQ_Run+0x2ec>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	4013      	ands	r3, r2
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d107      	bne.n	8010b32 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 8010b22:	4b0d      	ldr	r3, [pc, #52]	@ (8010b58 <UTIL_SEQ_Run+0x2f4>)
 8010b24:	681a      	ldr	r2, [r3, #0]
 8010b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010b28:	4013      	ands	r3, r2
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d101      	bne.n	8010b32 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 8010b2e:	f7f0 fe56 	bl	80017de <UTIL_SEQ_Idle>
 8010b32:	6a3b      	ldr	r3, [r7, #32]
 8010b34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	f383 8810 	msr	PRIMASK, r3
}
 8010b3c:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 8010b3e:	f000 f920 	bl	8010d82 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 8010b42:	4a03      	ldr	r2, [pc, #12]	@ (8010b50 <UTIL_SEQ_Run+0x2ec>)
 8010b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b46:	6013      	str	r3, [r2, #0]

    return;
 8010b48:	bf00      	nop
}
 8010b4a:	3750      	adds	r7, #80	@ 0x50
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	200000b8 	.word	0x200000b8
 8010b54:	20001cac 	.word	0x20001cac
 8010b58:	20001ca8 	.word	0x20001ca8
 8010b5c:	20001ca0 	.word	0x20001ca0
 8010b60:	20001ca4 	.word	0x20001ca4
 8010b64:	200000b4 	.word	0x200000b4

08010b68 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8010b68:	b580      	push	{r7, lr}
 8010b6a:	b088      	sub	sp, #32
 8010b6c:	af00      	add	r7, sp, #0
 8010b6e:	60f8      	str	r0, [r7, #12]
 8010b70:	60b9      	str	r1, [r7, #8]
 8010b72:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010b74:	f3ef 8310 	mrs	r3, PRIMASK
 8010b78:	617b      	str	r3, [r7, #20]
  return(result);
 8010b7a:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8010b7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8010b7e:	b672      	cpsid	i
}
 8010b80:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8010b82:	68f8      	ldr	r0, [r7, #12]
 8010b84:	f000 f923 	bl	8010dce <SEQ_BitPosition>
 8010b88:	4603      	mov	r3, r0
 8010b8a:	4619      	mov	r1, r3
 8010b8c:	4a06      	ldr	r2, [pc, #24]	@ (8010ba8 <UTIL_SEQ_RegTask+0x40>)
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010b94:	69fb      	ldr	r3, [r7, #28]
 8010b96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010b98:	69bb      	ldr	r3, [r7, #24]
 8010b9a:	f383 8810 	msr	PRIMASK, r3
}
 8010b9e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 8010ba0:	bf00      	nop
}
 8010ba2:	3720      	adds	r7, #32
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	20001cb0 	.word	0x20001cb0

08010bac <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 8010bac:	b480      	push	{r7}
 8010bae:	b087      	sub	sp, #28
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
 8010bb4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010bb6:	f3ef 8310 	mrs	r3, PRIMASK
 8010bba:	60fb      	str	r3, [r7, #12]
  return(result);
 8010bbc:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010bbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010bc0:	b672      	cpsid	i
}
 8010bc2:	bf00      	nop

    TaskSet |= TaskId_bm;
 8010bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8010bfc <UTIL_SEQ_SetTask+0x50>)
 8010bc6:	681a      	ldr	r2, [r3, #0]
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	4313      	orrs	r3, r2
 8010bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8010bfc <UTIL_SEQ_SetTask+0x50>)
 8010bce:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 8010bd0:	4a0b      	ldr	r2, [pc, #44]	@ (8010c00 <UTIL_SEQ_SetTask+0x54>)
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	431a      	orrs	r2, r3
 8010bdc:	4908      	ldr	r1, [pc, #32]	@ (8010c00 <UTIL_SEQ_SetTask+0x54>)
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8010be4:	697b      	ldr	r3, [r7, #20]
 8010be6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010be8:	693b      	ldr	r3, [r7, #16]
 8010bea:	f383 8810 	msr	PRIMASK, r3
}
 8010bee:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010bf0:	bf00      	nop
}
 8010bf2:	371c      	adds	r7, #28
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfa:	4770      	bx	lr
 8010bfc:	20001ca0 	.word	0x20001ca0
 8010c00:	20001d30 	.word	0x20001d30

08010c04 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8010c04:	b480      	push	{r7}
 8010c06:	b087      	sub	sp, #28
 8010c08:	af00      	add	r7, sp, #0
 8010c0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c0c:	f3ef 8310 	mrs	r3, PRIMASK
 8010c10:	60fb      	str	r3, [r7, #12]
  return(result);
 8010c12:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010c14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010c16:	b672      	cpsid	i
}
 8010c18:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	43da      	mvns	r2, r3
 8010c1e:	4b08      	ldr	r3, [pc, #32]	@ (8010c40 <UTIL_SEQ_PauseTask+0x3c>)
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	4013      	ands	r3, r2
 8010c24:	4a06      	ldr	r2, [pc, #24]	@ (8010c40 <UTIL_SEQ_PauseTask+0x3c>)
 8010c26:	6013      	str	r3, [r2, #0]
 8010c28:	697b      	ldr	r3, [r7, #20]
 8010c2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010c2c:	693b      	ldr	r3, [r7, #16]
 8010c2e:	f383 8810 	msr	PRIMASK, r3
}
 8010c32:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010c34:	bf00      	nop
}
 8010c36:	371c      	adds	r7, #28
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c3e:	4770      	bx	lr
 8010c40:	200000b4 	.word	0x200000b4

08010c44 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 8010c44:	b480      	push	{r7}
 8010c46:	b087      	sub	sp, #28
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c4c:	f3ef 8310 	mrs	r3, PRIMASK
 8010c50:	60fb      	str	r3, [r7, #12]
  return(result);
 8010c52:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010c54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010c56:	b672      	cpsid	i
}
 8010c58:	bf00      	nop

    TaskMask |= TaskId_bm;
 8010c5a:	4b09      	ldr	r3, [pc, #36]	@ (8010c80 <UTIL_SEQ_ResumeTask+0x3c>)
 8010c5c:	681a      	ldr	r2, [r3, #0]
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	4313      	orrs	r3, r2
 8010c62:	4a07      	ldr	r2, [pc, #28]	@ (8010c80 <UTIL_SEQ_ResumeTask+0x3c>)
 8010c64:	6013      	str	r3, [r2, #0]
 8010c66:	697b      	ldr	r3, [r7, #20]
 8010c68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010c6a:	693b      	ldr	r3, [r7, #16]
 8010c6c:	f383 8810 	msr	PRIMASK, r3
}
 8010c70:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010c72:	bf00      	nop
}
 8010c74:	371c      	adds	r7, #28
 8010c76:	46bd      	mov	sp, r7
 8010c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c7c:	4770      	bx	lr
 8010c7e:	bf00      	nop
 8010c80:	200000b4 	.word	0x200000b4

08010c84 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8010c84:	b480      	push	{r7}
 8010c86:	b087      	sub	sp, #28
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010c8c:	f3ef 8310 	mrs	r3, PRIMASK
 8010c90:	60fb      	str	r3, [r7, #12]
  return(result);
 8010c92:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010c94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010c96:	b672      	cpsid	i
}
 8010c98:	bf00      	nop

    EvtSet |= EvtId_bm;
 8010c9a:	4b09      	ldr	r3, [pc, #36]	@ (8010cc0 <UTIL_SEQ_SetEvt+0x3c>)
 8010c9c:	681a      	ldr	r2, [r3, #0]
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	4313      	orrs	r3, r2
 8010ca2:	4a07      	ldr	r2, [pc, #28]	@ (8010cc0 <UTIL_SEQ_SetEvt+0x3c>)
 8010ca4:	6013      	str	r3, [r2, #0]
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010caa:	693b      	ldr	r3, [r7, #16]
 8010cac:	f383 8810 	msr	PRIMASK, r3
}
 8010cb0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 8010cb2:	bf00      	nop
}
 8010cb4:	371c      	adds	r7, #28
 8010cb6:	46bd      	mov	sp, r7
 8010cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cbc:	4770      	bx	lr
 8010cbe:	bf00      	nop
 8010cc0:	20001ca4 	.word	0x20001ca4

08010cc4 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8010cc4:	b580      	push	{r7, lr}
 8010cc6:	b088      	sub	sp, #32
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 8010ccc:	4b1f      	ldr	r3, [pc, #124]	@ (8010d4c <UTIL_SEQ_WaitEvt+0x88>)
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8010cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8010d4c <UTIL_SEQ_WaitEvt+0x88>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010cda:	d102      	bne.n	8010ce2 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 8010cdc:	2300      	movs	r3, #0
 8010cde:	61fb      	str	r3, [r7, #28]
 8010ce0:	e005      	b.n	8010cee <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8010ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8010d4c <UTIL_SEQ_WaitEvt+0x88>)
 8010ce4:	681b      	ldr	r3, [r3, #0]
 8010ce6:	2201      	movs	r2, #1
 8010ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8010cec:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 8010cee:	4b18      	ldr	r3, [pc, #96]	@ (8010d50 <UTIL_SEQ_WaitEvt+0x8c>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 8010cf4:	4a16      	ldr	r2, [pc, #88]	@ (8010d50 <UTIL_SEQ_WaitEvt+0x8c>)
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 8010cfa:	e003      	b.n	8010d04 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 8010cfc:	6879      	ldr	r1, [r7, #4]
 8010cfe:	69f8      	ldr	r0, [r7, #28]
 8010d00:	f000 f82a 	bl	8010d58 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 8010d04:	4b13      	ldr	r3, [pc, #76]	@ (8010d54 <UTIL_SEQ_WaitEvt+0x90>)
 8010d06:	681a      	ldr	r2, [r3, #0]
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	4013      	ands	r3, r2
 8010d0c:	2b00      	cmp	r3, #0
 8010d0e:	d0f5      	beq.n	8010cfc <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 8010d10:	4a0e      	ldr	r2, [pc, #56]	@ (8010d4c <UTIL_SEQ_WaitEvt+0x88>)
 8010d12:	69bb      	ldr	r3, [r7, #24]
 8010d14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010d16:	f3ef 8310 	mrs	r3, PRIMASK
 8010d1a:	60bb      	str	r3, [r7, #8]
  return(result);
 8010d1c:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8010d1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8010d20:	b672      	cpsid	i
}
 8010d22:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	43da      	mvns	r2, r3
 8010d28:	4b0a      	ldr	r3, [pc, #40]	@ (8010d54 <UTIL_SEQ_WaitEvt+0x90>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	4013      	ands	r3, r2
 8010d2e:	4a09      	ldr	r2, [pc, #36]	@ (8010d54 <UTIL_SEQ_WaitEvt+0x90>)
 8010d30:	6013      	str	r3, [r2, #0]
 8010d32:	693b      	ldr	r3, [r7, #16]
 8010d34:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010d36:	68fb      	ldr	r3, [r7, #12]
 8010d38:	f383 8810 	msr	PRIMASK, r3
}
 8010d3c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 8010d3e:	4a04      	ldr	r2, [pc, #16]	@ (8010d50 <UTIL_SEQ_WaitEvt+0x8c>)
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	6013      	str	r3, [r2, #0]
    return;
 8010d44:	bf00      	nop
}
 8010d46:	3720      	adds	r7, #32
 8010d48:	46bd      	mov	sp, r7
 8010d4a:	bd80      	pop	{r7, pc}
 8010d4c:	20001cac 	.word	0x20001cac
 8010d50:	20001ca8 	.word	0x20001ca8
 8010d54:	20001ca4 	.word	0x20001ca4

08010d58 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b082      	sub	sp, #8
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
 8010d60:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	43db      	mvns	r3, r3
 8010d66:	4618      	mov	r0, r3
 8010d68:	f7ff fd7c 	bl	8010864 <UTIL_SEQ_Run>
    return;
 8010d6c:	bf00      	nop
}
 8010d6e:	3708      	adds	r7, #8
 8010d70:	46bd      	mov	sp, r7
 8010d72:	bd80      	pop	{r7, pc}

08010d74 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8010d74:	b480      	push	{r7}
 8010d76:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8010d78:	bf00      	nop
}
 8010d7a:	46bd      	mov	sp, r7
 8010d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d80:	4770      	bx	lr

08010d82 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8010d82:	b480      	push	{r7}
 8010d84:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 8010d86:	bf00      	nop
}
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d8e:	4770      	bx	lr

08010d90 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 8010d90:	b480      	push	{r7}
 8010d92:	b083      	sub	sp, #12
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8010d98:	bf00      	nop
}
 8010d9a:	370c      	adds	r7, #12
 8010d9c:	46bd      	mov	sp, r7
 8010d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da2:	4770      	bx	lr

08010da4 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 8010da4:	b480      	push	{r7}
 8010da6:	b083      	sub	sp, #12
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 8010dac:	bf00      	nop
}
 8010dae:	370c      	adds	r7, #12
 8010db0:	46bd      	mov	sp, r7
 8010db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db6:	4770      	bx	lr

08010db8 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 8010db8:	b480      	push	{r7}
 8010dba:	b083      	sub	sp, #12
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 8010dc2:	bf00      	nop
}
 8010dc4:	370c      	adds	r7, #12
 8010dc6:	46bd      	mov	sp, r7
 8010dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dcc:	4770      	bx	lr

08010dce <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8010dce:	b480      	push	{r7}
 8010dd0:	b085      	sub	sp, #20
 8010dd2:	af00      	add	r7, sp, #0
 8010dd4:	6078      	str	r0, [r7, #4]
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8010dda:	68fb      	ldr	r3, [r7, #12]
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d101      	bne.n	8010de4 <SEQ_BitPosition+0x16>
    return 32U;
 8010de0:	2320      	movs	r3, #32
 8010de2:	e003      	b.n	8010dec <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	fab3 f383 	clz	r3, r3
 8010dea:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 8010dec:	f1c3 031f 	rsb	r3, r3, #31
 8010df0:	b2db      	uxtb	r3, r3
}
 8010df2:	4618      	mov	r0, r3
 8010df4:	3714      	adds	r7, #20
 8010df6:	46bd      	mov	sp, r7
 8010df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfc:	4770      	bx	lr

08010dfe <__cvt>:
 8010dfe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010e02:	ec57 6b10 	vmov	r6, r7, d0
 8010e06:	2f00      	cmp	r7, #0
 8010e08:	460c      	mov	r4, r1
 8010e0a:	4619      	mov	r1, r3
 8010e0c:	463b      	mov	r3, r7
 8010e0e:	bfbb      	ittet	lt
 8010e10:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010e14:	461f      	movlt	r7, r3
 8010e16:	2300      	movge	r3, #0
 8010e18:	232d      	movlt	r3, #45	@ 0x2d
 8010e1a:	700b      	strb	r3, [r1, #0]
 8010e1c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010e1e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010e22:	4691      	mov	r9, r2
 8010e24:	f023 0820 	bic.w	r8, r3, #32
 8010e28:	bfbc      	itt	lt
 8010e2a:	4632      	movlt	r2, r6
 8010e2c:	4616      	movlt	r6, r2
 8010e2e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010e32:	d005      	beq.n	8010e40 <__cvt+0x42>
 8010e34:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010e38:	d100      	bne.n	8010e3c <__cvt+0x3e>
 8010e3a:	3401      	adds	r4, #1
 8010e3c:	2102      	movs	r1, #2
 8010e3e:	e000      	b.n	8010e42 <__cvt+0x44>
 8010e40:	2103      	movs	r1, #3
 8010e42:	ab03      	add	r3, sp, #12
 8010e44:	9301      	str	r3, [sp, #4]
 8010e46:	ab02      	add	r3, sp, #8
 8010e48:	9300      	str	r3, [sp, #0]
 8010e4a:	ec47 6b10 	vmov	d0, r6, r7
 8010e4e:	4653      	mov	r3, sl
 8010e50:	4622      	mov	r2, r4
 8010e52:	f000 ff75 	bl	8011d40 <_dtoa_r>
 8010e56:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010e5a:	4605      	mov	r5, r0
 8010e5c:	d119      	bne.n	8010e92 <__cvt+0x94>
 8010e5e:	f019 0f01 	tst.w	r9, #1
 8010e62:	d00e      	beq.n	8010e82 <__cvt+0x84>
 8010e64:	eb00 0904 	add.w	r9, r0, r4
 8010e68:	2200      	movs	r2, #0
 8010e6a:	2300      	movs	r3, #0
 8010e6c:	4630      	mov	r0, r6
 8010e6e:	4639      	mov	r1, r7
 8010e70:	f7ef fe12 	bl	8000a98 <__aeabi_dcmpeq>
 8010e74:	b108      	cbz	r0, 8010e7a <__cvt+0x7c>
 8010e76:	f8cd 900c 	str.w	r9, [sp, #12]
 8010e7a:	2230      	movs	r2, #48	@ 0x30
 8010e7c:	9b03      	ldr	r3, [sp, #12]
 8010e7e:	454b      	cmp	r3, r9
 8010e80:	d31e      	bcc.n	8010ec0 <__cvt+0xc2>
 8010e82:	9b03      	ldr	r3, [sp, #12]
 8010e84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010e86:	1b5b      	subs	r3, r3, r5
 8010e88:	4628      	mov	r0, r5
 8010e8a:	6013      	str	r3, [r2, #0]
 8010e8c:	b004      	add	sp, #16
 8010e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e92:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010e96:	eb00 0904 	add.w	r9, r0, r4
 8010e9a:	d1e5      	bne.n	8010e68 <__cvt+0x6a>
 8010e9c:	7803      	ldrb	r3, [r0, #0]
 8010e9e:	2b30      	cmp	r3, #48	@ 0x30
 8010ea0:	d10a      	bne.n	8010eb8 <__cvt+0xba>
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	2300      	movs	r3, #0
 8010ea6:	4630      	mov	r0, r6
 8010ea8:	4639      	mov	r1, r7
 8010eaa:	f7ef fdf5 	bl	8000a98 <__aeabi_dcmpeq>
 8010eae:	b918      	cbnz	r0, 8010eb8 <__cvt+0xba>
 8010eb0:	f1c4 0401 	rsb	r4, r4, #1
 8010eb4:	f8ca 4000 	str.w	r4, [sl]
 8010eb8:	f8da 3000 	ldr.w	r3, [sl]
 8010ebc:	4499      	add	r9, r3
 8010ebe:	e7d3      	b.n	8010e68 <__cvt+0x6a>
 8010ec0:	1c59      	adds	r1, r3, #1
 8010ec2:	9103      	str	r1, [sp, #12]
 8010ec4:	701a      	strb	r2, [r3, #0]
 8010ec6:	e7d9      	b.n	8010e7c <__cvt+0x7e>

08010ec8 <__exponent>:
 8010ec8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010eca:	2900      	cmp	r1, #0
 8010ecc:	bfba      	itte	lt
 8010ece:	4249      	neglt	r1, r1
 8010ed0:	232d      	movlt	r3, #45	@ 0x2d
 8010ed2:	232b      	movge	r3, #43	@ 0x2b
 8010ed4:	2909      	cmp	r1, #9
 8010ed6:	7002      	strb	r2, [r0, #0]
 8010ed8:	7043      	strb	r3, [r0, #1]
 8010eda:	dd29      	ble.n	8010f30 <__exponent+0x68>
 8010edc:	f10d 0307 	add.w	r3, sp, #7
 8010ee0:	461d      	mov	r5, r3
 8010ee2:	270a      	movs	r7, #10
 8010ee4:	461a      	mov	r2, r3
 8010ee6:	fbb1 f6f7 	udiv	r6, r1, r7
 8010eea:	fb07 1416 	mls	r4, r7, r6, r1
 8010eee:	3430      	adds	r4, #48	@ 0x30
 8010ef0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010ef4:	460c      	mov	r4, r1
 8010ef6:	2c63      	cmp	r4, #99	@ 0x63
 8010ef8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8010efc:	4631      	mov	r1, r6
 8010efe:	dcf1      	bgt.n	8010ee4 <__exponent+0x1c>
 8010f00:	3130      	adds	r1, #48	@ 0x30
 8010f02:	1e94      	subs	r4, r2, #2
 8010f04:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010f08:	1c41      	adds	r1, r0, #1
 8010f0a:	4623      	mov	r3, r4
 8010f0c:	42ab      	cmp	r3, r5
 8010f0e:	d30a      	bcc.n	8010f26 <__exponent+0x5e>
 8010f10:	f10d 0309 	add.w	r3, sp, #9
 8010f14:	1a9b      	subs	r3, r3, r2
 8010f16:	42ac      	cmp	r4, r5
 8010f18:	bf88      	it	hi
 8010f1a:	2300      	movhi	r3, #0
 8010f1c:	3302      	adds	r3, #2
 8010f1e:	4403      	add	r3, r0
 8010f20:	1a18      	subs	r0, r3, r0
 8010f22:	b003      	add	sp, #12
 8010f24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f26:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010f2a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010f2e:	e7ed      	b.n	8010f0c <__exponent+0x44>
 8010f30:	2330      	movs	r3, #48	@ 0x30
 8010f32:	3130      	adds	r1, #48	@ 0x30
 8010f34:	7083      	strb	r3, [r0, #2]
 8010f36:	70c1      	strb	r1, [r0, #3]
 8010f38:	1d03      	adds	r3, r0, #4
 8010f3a:	e7f1      	b.n	8010f20 <__exponent+0x58>

08010f3c <_printf_float>:
 8010f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f40:	b08d      	sub	sp, #52	@ 0x34
 8010f42:	460c      	mov	r4, r1
 8010f44:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010f48:	4616      	mov	r6, r2
 8010f4a:	461f      	mov	r7, r3
 8010f4c:	4605      	mov	r5, r0
 8010f4e:	f000 fde7 	bl	8011b20 <_localeconv_r>
 8010f52:	6803      	ldr	r3, [r0, #0]
 8010f54:	9304      	str	r3, [sp, #16]
 8010f56:	4618      	mov	r0, r3
 8010f58:	f7ef f972 	bl	8000240 <strlen>
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8010f60:	f8d8 3000 	ldr.w	r3, [r8]
 8010f64:	9005      	str	r0, [sp, #20]
 8010f66:	3307      	adds	r3, #7
 8010f68:	f023 0307 	bic.w	r3, r3, #7
 8010f6c:	f103 0208 	add.w	r2, r3, #8
 8010f70:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010f74:	f8d4 b000 	ldr.w	fp, [r4]
 8010f78:	f8c8 2000 	str.w	r2, [r8]
 8010f7c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010f80:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010f84:	9307      	str	r3, [sp, #28]
 8010f86:	f8cd 8018 	str.w	r8, [sp, #24]
 8010f8a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010f8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010f92:	4b9c      	ldr	r3, [pc, #624]	@ (8011204 <_printf_float+0x2c8>)
 8010f94:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010f98:	f7ef fdb0 	bl	8000afc <__aeabi_dcmpun>
 8010f9c:	bb70      	cbnz	r0, 8010ffc <_printf_float+0xc0>
 8010f9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010fa2:	4b98      	ldr	r3, [pc, #608]	@ (8011204 <_printf_float+0x2c8>)
 8010fa4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010fa8:	f7ef fd8a 	bl	8000ac0 <__aeabi_dcmple>
 8010fac:	bb30      	cbnz	r0, 8010ffc <_printf_float+0xc0>
 8010fae:	2200      	movs	r2, #0
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	4640      	mov	r0, r8
 8010fb4:	4649      	mov	r1, r9
 8010fb6:	f7ef fd79 	bl	8000aac <__aeabi_dcmplt>
 8010fba:	b110      	cbz	r0, 8010fc2 <_printf_float+0x86>
 8010fbc:	232d      	movs	r3, #45	@ 0x2d
 8010fbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fc2:	4a91      	ldr	r2, [pc, #580]	@ (8011208 <_printf_float+0x2cc>)
 8010fc4:	4b91      	ldr	r3, [pc, #580]	@ (801120c <_printf_float+0x2d0>)
 8010fc6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010fca:	bf8c      	ite	hi
 8010fcc:	4690      	movhi	r8, r2
 8010fce:	4698      	movls	r8, r3
 8010fd0:	2303      	movs	r3, #3
 8010fd2:	6123      	str	r3, [r4, #16]
 8010fd4:	f02b 0304 	bic.w	r3, fp, #4
 8010fd8:	6023      	str	r3, [r4, #0]
 8010fda:	f04f 0900 	mov.w	r9, #0
 8010fde:	9700      	str	r7, [sp, #0]
 8010fe0:	4633      	mov	r3, r6
 8010fe2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010fe4:	4621      	mov	r1, r4
 8010fe6:	4628      	mov	r0, r5
 8010fe8:	f000 f9d2 	bl	8011390 <_printf_common>
 8010fec:	3001      	adds	r0, #1
 8010fee:	f040 808d 	bne.w	801110c <_printf_float+0x1d0>
 8010ff2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010ff6:	b00d      	add	sp, #52	@ 0x34
 8010ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ffc:	4642      	mov	r2, r8
 8010ffe:	464b      	mov	r3, r9
 8011000:	4640      	mov	r0, r8
 8011002:	4649      	mov	r1, r9
 8011004:	f7ef fd7a 	bl	8000afc <__aeabi_dcmpun>
 8011008:	b140      	cbz	r0, 801101c <_printf_float+0xe0>
 801100a:	464b      	mov	r3, r9
 801100c:	2b00      	cmp	r3, #0
 801100e:	bfbc      	itt	lt
 8011010:	232d      	movlt	r3, #45	@ 0x2d
 8011012:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011016:	4a7e      	ldr	r2, [pc, #504]	@ (8011210 <_printf_float+0x2d4>)
 8011018:	4b7e      	ldr	r3, [pc, #504]	@ (8011214 <_printf_float+0x2d8>)
 801101a:	e7d4      	b.n	8010fc6 <_printf_float+0x8a>
 801101c:	6863      	ldr	r3, [r4, #4]
 801101e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011022:	9206      	str	r2, [sp, #24]
 8011024:	1c5a      	adds	r2, r3, #1
 8011026:	d13b      	bne.n	80110a0 <_printf_float+0x164>
 8011028:	2306      	movs	r3, #6
 801102a:	6063      	str	r3, [r4, #4]
 801102c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011030:	2300      	movs	r3, #0
 8011032:	6022      	str	r2, [r4, #0]
 8011034:	9303      	str	r3, [sp, #12]
 8011036:	ab0a      	add	r3, sp, #40	@ 0x28
 8011038:	e9cd a301 	strd	sl, r3, [sp, #4]
 801103c:	ab09      	add	r3, sp, #36	@ 0x24
 801103e:	9300      	str	r3, [sp, #0]
 8011040:	6861      	ldr	r1, [r4, #4]
 8011042:	ec49 8b10 	vmov	d0, r8, r9
 8011046:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801104a:	4628      	mov	r0, r5
 801104c:	f7ff fed7 	bl	8010dfe <__cvt>
 8011050:	9b06      	ldr	r3, [sp, #24]
 8011052:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011054:	2b47      	cmp	r3, #71	@ 0x47
 8011056:	4680      	mov	r8, r0
 8011058:	d129      	bne.n	80110ae <_printf_float+0x172>
 801105a:	1cc8      	adds	r0, r1, #3
 801105c:	db02      	blt.n	8011064 <_printf_float+0x128>
 801105e:	6863      	ldr	r3, [r4, #4]
 8011060:	4299      	cmp	r1, r3
 8011062:	dd41      	ble.n	80110e8 <_printf_float+0x1ac>
 8011064:	f1aa 0a02 	sub.w	sl, sl, #2
 8011068:	fa5f fa8a 	uxtb.w	sl, sl
 801106c:	3901      	subs	r1, #1
 801106e:	4652      	mov	r2, sl
 8011070:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011074:	9109      	str	r1, [sp, #36]	@ 0x24
 8011076:	f7ff ff27 	bl	8010ec8 <__exponent>
 801107a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801107c:	1813      	adds	r3, r2, r0
 801107e:	2a01      	cmp	r2, #1
 8011080:	4681      	mov	r9, r0
 8011082:	6123      	str	r3, [r4, #16]
 8011084:	dc02      	bgt.n	801108c <_printf_float+0x150>
 8011086:	6822      	ldr	r2, [r4, #0]
 8011088:	07d2      	lsls	r2, r2, #31
 801108a:	d501      	bpl.n	8011090 <_printf_float+0x154>
 801108c:	3301      	adds	r3, #1
 801108e:	6123      	str	r3, [r4, #16]
 8011090:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011094:	2b00      	cmp	r3, #0
 8011096:	d0a2      	beq.n	8010fde <_printf_float+0xa2>
 8011098:	232d      	movs	r3, #45	@ 0x2d
 801109a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801109e:	e79e      	b.n	8010fde <_printf_float+0xa2>
 80110a0:	9a06      	ldr	r2, [sp, #24]
 80110a2:	2a47      	cmp	r2, #71	@ 0x47
 80110a4:	d1c2      	bne.n	801102c <_printf_float+0xf0>
 80110a6:	2b00      	cmp	r3, #0
 80110a8:	d1c0      	bne.n	801102c <_printf_float+0xf0>
 80110aa:	2301      	movs	r3, #1
 80110ac:	e7bd      	b.n	801102a <_printf_float+0xee>
 80110ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80110b2:	d9db      	bls.n	801106c <_printf_float+0x130>
 80110b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80110b8:	d118      	bne.n	80110ec <_printf_float+0x1b0>
 80110ba:	2900      	cmp	r1, #0
 80110bc:	6863      	ldr	r3, [r4, #4]
 80110be:	dd0b      	ble.n	80110d8 <_printf_float+0x19c>
 80110c0:	6121      	str	r1, [r4, #16]
 80110c2:	b913      	cbnz	r3, 80110ca <_printf_float+0x18e>
 80110c4:	6822      	ldr	r2, [r4, #0]
 80110c6:	07d0      	lsls	r0, r2, #31
 80110c8:	d502      	bpl.n	80110d0 <_printf_float+0x194>
 80110ca:	3301      	adds	r3, #1
 80110cc:	440b      	add	r3, r1
 80110ce:	6123      	str	r3, [r4, #16]
 80110d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80110d2:	f04f 0900 	mov.w	r9, #0
 80110d6:	e7db      	b.n	8011090 <_printf_float+0x154>
 80110d8:	b913      	cbnz	r3, 80110e0 <_printf_float+0x1a4>
 80110da:	6822      	ldr	r2, [r4, #0]
 80110dc:	07d2      	lsls	r2, r2, #31
 80110de:	d501      	bpl.n	80110e4 <_printf_float+0x1a8>
 80110e0:	3302      	adds	r3, #2
 80110e2:	e7f4      	b.n	80110ce <_printf_float+0x192>
 80110e4:	2301      	movs	r3, #1
 80110e6:	e7f2      	b.n	80110ce <_printf_float+0x192>
 80110e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80110ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80110ee:	4299      	cmp	r1, r3
 80110f0:	db05      	blt.n	80110fe <_printf_float+0x1c2>
 80110f2:	6823      	ldr	r3, [r4, #0]
 80110f4:	6121      	str	r1, [r4, #16]
 80110f6:	07d8      	lsls	r0, r3, #31
 80110f8:	d5ea      	bpl.n	80110d0 <_printf_float+0x194>
 80110fa:	1c4b      	adds	r3, r1, #1
 80110fc:	e7e7      	b.n	80110ce <_printf_float+0x192>
 80110fe:	2900      	cmp	r1, #0
 8011100:	bfd4      	ite	le
 8011102:	f1c1 0202 	rsble	r2, r1, #2
 8011106:	2201      	movgt	r2, #1
 8011108:	4413      	add	r3, r2
 801110a:	e7e0      	b.n	80110ce <_printf_float+0x192>
 801110c:	6823      	ldr	r3, [r4, #0]
 801110e:	055a      	lsls	r2, r3, #21
 8011110:	d407      	bmi.n	8011122 <_printf_float+0x1e6>
 8011112:	6923      	ldr	r3, [r4, #16]
 8011114:	4642      	mov	r2, r8
 8011116:	4631      	mov	r1, r6
 8011118:	4628      	mov	r0, r5
 801111a:	47b8      	blx	r7
 801111c:	3001      	adds	r0, #1
 801111e:	d12b      	bne.n	8011178 <_printf_float+0x23c>
 8011120:	e767      	b.n	8010ff2 <_printf_float+0xb6>
 8011122:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011126:	f240 80dd 	bls.w	80112e4 <_printf_float+0x3a8>
 801112a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801112e:	2200      	movs	r2, #0
 8011130:	2300      	movs	r3, #0
 8011132:	f7ef fcb1 	bl	8000a98 <__aeabi_dcmpeq>
 8011136:	2800      	cmp	r0, #0
 8011138:	d033      	beq.n	80111a2 <_printf_float+0x266>
 801113a:	4a37      	ldr	r2, [pc, #220]	@ (8011218 <_printf_float+0x2dc>)
 801113c:	2301      	movs	r3, #1
 801113e:	4631      	mov	r1, r6
 8011140:	4628      	mov	r0, r5
 8011142:	47b8      	blx	r7
 8011144:	3001      	adds	r0, #1
 8011146:	f43f af54 	beq.w	8010ff2 <_printf_float+0xb6>
 801114a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801114e:	4543      	cmp	r3, r8
 8011150:	db02      	blt.n	8011158 <_printf_float+0x21c>
 8011152:	6823      	ldr	r3, [r4, #0]
 8011154:	07d8      	lsls	r0, r3, #31
 8011156:	d50f      	bpl.n	8011178 <_printf_float+0x23c>
 8011158:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801115c:	4631      	mov	r1, r6
 801115e:	4628      	mov	r0, r5
 8011160:	47b8      	blx	r7
 8011162:	3001      	adds	r0, #1
 8011164:	f43f af45 	beq.w	8010ff2 <_printf_float+0xb6>
 8011168:	f04f 0900 	mov.w	r9, #0
 801116c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8011170:	f104 0a1a 	add.w	sl, r4, #26
 8011174:	45c8      	cmp	r8, r9
 8011176:	dc09      	bgt.n	801118c <_printf_float+0x250>
 8011178:	6823      	ldr	r3, [r4, #0]
 801117a:	079b      	lsls	r3, r3, #30
 801117c:	f100 8103 	bmi.w	8011386 <_printf_float+0x44a>
 8011180:	68e0      	ldr	r0, [r4, #12]
 8011182:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011184:	4298      	cmp	r0, r3
 8011186:	bfb8      	it	lt
 8011188:	4618      	movlt	r0, r3
 801118a:	e734      	b.n	8010ff6 <_printf_float+0xba>
 801118c:	2301      	movs	r3, #1
 801118e:	4652      	mov	r2, sl
 8011190:	4631      	mov	r1, r6
 8011192:	4628      	mov	r0, r5
 8011194:	47b8      	blx	r7
 8011196:	3001      	adds	r0, #1
 8011198:	f43f af2b 	beq.w	8010ff2 <_printf_float+0xb6>
 801119c:	f109 0901 	add.w	r9, r9, #1
 80111a0:	e7e8      	b.n	8011174 <_printf_float+0x238>
 80111a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	dc39      	bgt.n	801121c <_printf_float+0x2e0>
 80111a8:	4a1b      	ldr	r2, [pc, #108]	@ (8011218 <_printf_float+0x2dc>)
 80111aa:	2301      	movs	r3, #1
 80111ac:	4631      	mov	r1, r6
 80111ae:	4628      	mov	r0, r5
 80111b0:	47b8      	blx	r7
 80111b2:	3001      	adds	r0, #1
 80111b4:	f43f af1d 	beq.w	8010ff2 <_printf_float+0xb6>
 80111b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80111bc:	ea59 0303 	orrs.w	r3, r9, r3
 80111c0:	d102      	bne.n	80111c8 <_printf_float+0x28c>
 80111c2:	6823      	ldr	r3, [r4, #0]
 80111c4:	07d9      	lsls	r1, r3, #31
 80111c6:	d5d7      	bpl.n	8011178 <_printf_float+0x23c>
 80111c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111cc:	4631      	mov	r1, r6
 80111ce:	4628      	mov	r0, r5
 80111d0:	47b8      	blx	r7
 80111d2:	3001      	adds	r0, #1
 80111d4:	f43f af0d 	beq.w	8010ff2 <_printf_float+0xb6>
 80111d8:	f04f 0a00 	mov.w	sl, #0
 80111dc:	f104 0b1a 	add.w	fp, r4, #26
 80111e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80111e2:	425b      	negs	r3, r3
 80111e4:	4553      	cmp	r3, sl
 80111e6:	dc01      	bgt.n	80111ec <_printf_float+0x2b0>
 80111e8:	464b      	mov	r3, r9
 80111ea:	e793      	b.n	8011114 <_printf_float+0x1d8>
 80111ec:	2301      	movs	r3, #1
 80111ee:	465a      	mov	r2, fp
 80111f0:	4631      	mov	r1, r6
 80111f2:	4628      	mov	r0, r5
 80111f4:	47b8      	blx	r7
 80111f6:	3001      	adds	r0, #1
 80111f8:	f43f aefb 	beq.w	8010ff2 <_printf_float+0xb6>
 80111fc:	f10a 0a01 	add.w	sl, sl, #1
 8011200:	e7ee      	b.n	80111e0 <_printf_float+0x2a4>
 8011202:	bf00      	nop
 8011204:	7fefffff 	.word	0x7fefffff
 8011208:	08015850 	.word	0x08015850
 801120c:	0801584c 	.word	0x0801584c
 8011210:	08015858 	.word	0x08015858
 8011214:	08015854 	.word	0x08015854
 8011218:	0801585c 	.word	0x0801585c
 801121c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801121e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011222:	4553      	cmp	r3, sl
 8011224:	bfa8      	it	ge
 8011226:	4653      	movge	r3, sl
 8011228:	2b00      	cmp	r3, #0
 801122a:	4699      	mov	r9, r3
 801122c:	dc36      	bgt.n	801129c <_printf_float+0x360>
 801122e:	f04f 0b00 	mov.w	fp, #0
 8011232:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011236:	f104 021a 	add.w	r2, r4, #26
 801123a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801123c:	9306      	str	r3, [sp, #24]
 801123e:	eba3 0309 	sub.w	r3, r3, r9
 8011242:	455b      	cmp	r3, fp
 8011244:	dc31      	bgt.n	80112aa <_printf_float+0x36e>
 8011246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011248:	459a      	cmp	sl, r3
 801124a:	dc3a      	bgt.n	80112c2 <_printf_float+0x386>
 801124c:	6823      	ldr	r3, [r4, #0]
 801124e:	07da      	lsls	r2, r3, #31
 8011250:	d437      	bmi.n	80112c2 <_printf_float+0x386>
 8011252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011254:	ebaa 0903 	sub.w	r9, sl, r3
 8011258:	9b06      	ldr	r3, [sp, #24]
 801125a:	ebaa 0303 	sub.w	r3, sl, r3
 801125e:	4599      	cmp	r9, r3
 8011260:	bfa8      	it	ge
 8011262:	4699      	movge	r9, r3
 8011264:	f1b9 0f00 	cmp.w	r9, #0
 8011268:	dc33      	bgt.n	80112d2 <_printf_float+0x396>
 801126a:	f04f 0800 	mov.w	r8, #0
 801126e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011272:	f104 0b1a 	add.w	fp, r4, #26
 8011276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011278:	ebaa 0303 	sub.w	r3, sl, r3
 801127c:	eba3 0309 	sub.w	r3, r3, r9
 8011280:	4543      	cmp	r3, r8
 8011282:	f77f af79 	ble.w	8011178 <_printf_float+0x23c>
 8011286:	2301      	movs	r3, #1
 8011288:	465a      	mov	r2, fp
 801128a:	4631      	mov	r1, r6
 801128c:	4628      	mov	r0, r5
 801128e:	47b8      	blx	r7
 8011290:	3001      	adds	r0, #1
 8011292:	f43f aeae 	beq.w	8010ff2 <_printf_float+0xb6>
 8011296:	f108 0801 	add.w	r8, r8, #1
 801129a:	e7ec      	b.n	8011276 <_printf_float+0x33a>
 801129c:	4642      	mov	r2, r8
 801129e:	4631      	mov	r1, r6
 80112a0:	4628      	mov	r0, r5
 80112a2:	47b8      	blx	r7
 80112a4:	3001      	adds	r0, #1
 80112a6:	d1c2      	bne.n	801122e <_printf_float+0x2f2>
 80112a8:	e6a3      	b.n	8010ff2 <_printf_float+0xb6>
 80112aa:	2301      	movs	r3, #1
 80112ac:	4631      	mov	r1, r6
 80112ae:	4628      	mov	r0, r5
 80112b0:	9206      	str	r2, [sp, #24]
 80112b2:	47b8      	blx	r7
 80112b4:	3001      	adds	r0, #1
 80112b6:	f43f ae9c 	beq.w	8010ff2 <_printf_float+0xb6>
 80112ba:	9a06      	ldr	r2, [sp, #24]
 80112bc:	f10b 0b01 	add.w	fp, fp, #1
 80112c0:	e7bb      	b.n	801123a <_printf_float+0x2fe>
 80112c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80112c6:	4631      	mov	r1, r6
 80112c8:	4628      	mov	r0, r5
 80112ca:	47b8      	blx	r7
 80112cc:	3001      	adds	r0, #1
 80112ce:	d1c0      	bne.n	8011252 <_printf_float+0x316>
 80112d0:	e68f      	b.n	8010ff2 <_printf_float+0xb6>
 80112d2:	9a06      	ldr	r2, [sp, #24]
 80112d4:	464b      	mov	r3, r9
 80112d6:	4442      	add	r2, r8
 80112d8:	4631      	mov	r1, r6
 80112da:	4628      	mov	r0, r5
 80112dc:	47b8      	blx	r7
 80112de:	3001      	adds	r0, #1
 80112e0:	d1c3      	bne.n	801126a <_printf_float+0x32e>
 80112e2:	e686      	b.n	8010ff2 <_printf_float+0xb6>
 80112e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80112e8:	f1ba 0f01 	cmp.w	sl, #1
 80112ec:	dc01      	bgt.n	80112f2 <_printf_float+0x3b6>
 80112ee:	07db      	lsls	r3, r3, #31
 80112f0:	d536      	bpl.n	8011360 <_printf_float+0x424>
 80112f2:	2301      	movs	r3, #1
 80112f4:	4642      	mov	r2, r8
 80112f6:	4631      	mov	r1, r6
 80112f8:	4628      	mov	r0, r5
 80112fa:	47b8      	blx	r7
 80112fc:	3001      	adds	r0, #1
 80112fe:	f43f ae78 	beq.w	8010ff2 <_printf_float+0xb6>
 8011302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011306:	4631      	mov	r1, r6
 8011308:	4628      	mov	r0, r5
 801130a:	47b8      	blx	r7
 801130c:	3001      	adds	r0, #1
 801130e:	f43f ae70 	beq.w	8010ff2 <_printf_float+0xb6>
 8011312:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011316:	2200      	movs	r2, #0
 8011318:	2300      	movs	r3, #0
 801131a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801131e:	f7ef fbbb 	bl	8000a98 <__aeabi_dcmpeq>
 8011322:	b9c0      	cbnz	r0, 8011356 <_printf_float+0x41a>
 8011324:	4653      	mov	r3, sl
 8011326:	f108 0201 	add.w	r2, r8, #1
 801132a:	4631      	mov	r1, r6
 801132c:	4628      	mov	r0, r5
 801132e:	47b8      	blx	r7
 8011330:	3001      	adds	r0, #1
 8011332:	d10c      	bne.n	801134e <_printf_float+0x412>
 8011334:	e65d      	b.n	8010ff2 <_printf_float+0xb6>
 8011336:	2301      	movs	r3, #1
 8011338:	465a      	mov	r2, fp
 801133a:	4631      	mov	r1, r6
 801133c:	4628      	mov	r0, r5
 801133e:	47b8      	blx	r7
 8011340:	3001      	adds	r0, #1
 8011342:	f43f ae56 	beq.w	8010ff2 <_printf_float+0xb6>
 8011346:	f108 0801 	add.w	r8, r8, #1
 801134a:	45d0      	cmp	r8, sl
 801134c:	dbf3      	blt.n	8011336 <_printf_float+0x3fa>
 801134e:	464b      	mov	r3, r9
 8011350:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011354:	e6df      	b.n	8011116 <_printf_float+0x1da>
 8011356:	f04f 0800 	mov.w	r8, #0
 801135a:	f104 0b1a 	add.w	fp, r4, #26
 801135e:	e7f4      	b.n	801134a <_printf_float+0x40e>
 8011360:	2301      	movs	r3, #1
 8011362:	4642      	mov	r2, r8
 8011364:	e7e1      	b.n	801132a <_printf_float+0x3ee>
 8011366:	2301      	movs	r3, #1
 8011368:	464a      	mov	r2, r9
 801136a:	4631      	mov	r1, r6
 801136c:	4628      	mov	r0, r5
 801136e:	47b8      	blx	r7
 8011370:	3001      	adds	r0, #1
 8011372:	f43f ae3e 	beq.w	8010ff2 <_printf_float+0xb6>
 8011376:	f108 0801 	add.w	r8, r8, #1
 801137a:	68e3      	ldr	r3, [r4, #12]
 801137c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801137e:	1a5b      	subs	r3, r3, r1
 8011380:	4543      	cmp	r3, r8
 8011382:	dcf0      	bgt.n	8011366 <_printf_float+0x42a>
 8011384:	e6fc      	b.n	8011180 <_printf_float+0x244>
 8011386:	f04f 0800 	mov.w	r8, #0
 801138a:	f104 0919 	add.w	r9, r4, #25
 801138e:	e7f4      	b.n	801137a <_printf_float+0x43e>

08011390 <_printf_common>:
 8011390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011394:	4616      	mov	r6, r2
 8011396:	4698      	mov	r8, r3
 8011398:	688a      	ldr	r2, [r1, #8]
 801139a:	690b      	ldr	r3, [r1, #16]
 801139c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80113a0:	4293      	cmp	r3, r2
 80113a2:	bfb8      	it	lt
 80113a4:	4613      	movlt	r3, r2
 80113a6:	6033      	str	r3, [r6, #0]
 80113a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80113ac:	4607      	mov	r7, r0
 80113ae:	460c      	mov	r4, r1
 80113b0:	b10a      	cbz	r2, 80113b6 <_printf_common+0x26>
 80113b2:	3301      	adds	r3, #1
 80113b4:	6033      	str	r3, [r6, #0]
 80113b6:	6823      	ldr	r3, [r4, #0]
 80113b8:	0699      	lsls	r1, r3, #26
 80113ba:	bf42      	ittt	mi
 80113bc:	6833      	ldrmi	r3, [r6, #0]
 80113be:	3302      	addmi	r3, #2
 80113c0:	6033      	strmi	r3, [r6, #0]
 80113c2:	6825      	ldr	r5, [r4, #0]
 80113c4:	f015 0506 	ands.w	r5, r5, #6
 80113c8:	d106      	bne.n	80113d8 <_printf_common+0x48>
 80113ca:	f104 0a19 	add.w	sl, r4, #25
 80113ce:	68e3      	ldr	r3, [r4, #12]
 80113d0:	6832      	ldr	r2, [r6, #0]
 80113d2:	1a9b      	subs	r3, r3, r2
 80113d4:	42ab      	cmp	r3, r5
 80113d6:	dc26      	bgt.n	8011426 <_printf_common+0x96>
 80113d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80113dc:	6822      	ldr	r2, [r4, #0]
 80113de:	3b00      	subs	r3, #0
 80113e0:	bf18      	it	ne
 80113e2:	2301      	movne	r3, #1
 80113e4:	0692      	lsls	r2, r2, #26
 80113e6:	d42b      	bmi.n	8011440 <_printf_common+0xb0>
 80113e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80113ec:	4641      	mov	r1, r8
 80113ee:	4638      	mov	r0, r7
 80113f0:	47c8      	blx	r9
 80113f2:	3001      	adds	r0, #1
 80113f4:	d01e      	beq.n	8011434 <_printf_common+0xa4>
 80113f6:	6823      	ldr	r3, [r4, #0]
 80113f8:	6922      	ldr	r2, [r4, #16]
 80113fa:	f003 0306 	and.w	r3, r3, #6
 80113fe:	2b04      	cmp	r3, #4
 8011400:	bf02      	ittt	eq
 8011402:	68e5      	ldreq	r5, [r4, #12]
 8011404:	6833      	ldreq	r3, [r6, #0]
 8011406:	1aed      	subeq	r5, r5, r3
 8011408:	68a3      	ldr	r3, [r4, #8]
 801140a:	bf0c      	ite	eq
 801140c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011410:	2500      	movne	r5, #0
 8011412:	4293      	cmp	r3, r2
 8011414:	bfc4      	itt	gt
 8011416:	1a9b      	subgt	r3, r3, r2
 8011418:	18ed      	addgt	r5, r5, r3
 801141a:	2600      	movs	r6, #0
 801141c:	341a      	adds	r4, #26
 801141e:	42b5      	cmp	r5, r6
 8011420:	d11a      	bne.n	8011458 <_printf_common+0xc8>
 8011422:	2000      	movs	r0, #0
 8011424:	e008      	b.n	8011438 <_printf_common+0xa8>
 8011426:	2301      	movs	r3, #1
 8011428:	4652      	mov	r2, sl
 801142a:	4641      	mov	r1, r8
 801142c:	4638      	mov	r0, r7
 801142e:	47c8      	blx	r9
 8011430:	3001      	adds	r0, #1
 8011432:	d103      	bne.n	801143c <_printf_common+0xac>
 8011434:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801143c:	3501      	adds	r5, #1
 801143e:	e7c6      	b.n	80113ce <_printf_common+0x3e>
 8011440:	18e1      	adds	r1, r4, r3
 8011442:	1c5a      	adds	r2, r3, #1
 8011444:	2030      	movs	r0, #48	@ 0x30
 8011446:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801144a:	4422      	add	r2, r4
 801144c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011450:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011454:	3302      	adds	r3, #2
 8011456:	e7c7      	b.n	80113e8 <_printf_common+0x58>
 8011458:	2301      	movs	r3, #1
 801145a:	4622      	mov	r2, r4
 801145c:	4641      	mov	r1, r8
 801145e:	4638      	mov	r0, r7
 8011460:	47c8      	blx	r9
 8011462:	3001      	adds	r0, #1
 8011464:	d0e6      	beq.n	8011434 <_printf_common+0xa4>
 8011466:	3601      	adds	r6, #1
 8011468:	e7d9      	b.n	801141e <_printf_common+0x8e>
	...

0801146c <_printf_i>:
 801146c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011470:	7e0f      	ldrb	r7, [r1, #24]
 8011472:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011474:	2f78      	cmp	r7, #120	@ 0x78
 8011476:	4691      	mov	r9, r2
 8011478:	4680      	mov	r8, r0
 801147a:	460c      	mov	r4, r1
 801147c:	469a      	mov	sl, r3
 801147e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011482:	d807      	bhi.n	8011494 <_printf_i+0x28>
 8011484:	2f62      	cmp	r7, #98	@ 0x62
 8011486:	d80a      	bhi.n	801149e <_printf_i+0x32>
 8011488:	2f00      	cmp	r7, #0
 801148a:	f000 80d1 	beq.w	8011630 <_printf_i+0x1c4>
 801148e:	2f58      	cmp	r7, #88	@ 0x58
 8011490:	f000 80b8 	beq.w	8011604 <_printf_i+0x198>
 8011494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011498:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801149c:	e03a      	b.n	8011514 <_printf_i+0xa8>
 801149e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80114a2:	2b15      	cmp	r3, #21
 80114a4:	d8f6      	bhi.n	8011494 <_printf_i+0x28>
 80114a6:	a101      	add	r1, pc, #4	@ (adr r1, 80114ac <_printf_i+0x40>)
 80114a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80114ac:	08011505 	.word	0x08011505
 80114b0:	08011519 	.word	0x08011519
 80114b4:	08011495 	.word	0x08011495
 80114b8:	08011495 	.word	0x08011495
 80114bc:	08011495 	.word	0x08011495
 80114c0:	08011495 	.word	0x08011495
 80114c4:	08011519 	.word	0x08011519
 80114c8:	08011495 	.word	0x08011495
 80114cc:	08011495 	.word	0x08011495
 80114d0:	08011495 	.word	0x08011495
 80114d4:	08011495 	.word	0x08011495
 80114d8:	08011617 	.word	0x08011617
 80114dc:	08011543 	.word	0x08011543
 80114e0:	080115d1 	.word	0x080115d1
 80114e4:	08011495 	.word	0x08011495
 80114e8:	08011495 	.word	0x08011495
 80114ec:	08011639 	.word	0x08011639
 80114f0:	08011495 	.word	0x08011495
 80114f4:	08011543 	.word	0x08011543
 80114f8:	08011495 	.word	0x08011495
 80114fc:	08011495 	.word	0x08011495
 8011500:	080115d9 	.word	0x080115d9
 8011504:	6833      	ldr	r3, [r6, #0]
 8011506:	1d1a      	adds	r2, r3, #4
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	6032      	str	r2, [r6, #0]
 801150c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011510:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011514:	2301      	movs	r3, #1
 8011516:	e09c      	b.n	8011652 <_printf_i+0x1e6>
 8011518:	6833      	ldr	r3, [r6, #0]
 801151a:	6820      	ldr	r0, [r4, #0]
 801151c:	1d19      	adds	r1, r3, #4
 801151e:	6031      	str	r1, [r6, #0]
 8011520:	0606      	lsls	r6, r0, #24
 8011522:	d501      	bpl.n	8011528 <_printf_i+0xbc>
 8011524:	681d      	ldr	r5, [r3, #0]
 8011526:	e003      	b.n	8011530 <_printf_i+0xc4>
 8011528:	0645      	lsls	r5, r0, #25
 801152a:	d5fb      	bpl.n	8011524 <_printf_i+0xb8>
 801152c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011530:	2d00      	cmp	r5, #0
 8011532:	da03      	bge.n	801153c <_printf_i+0xd0>
 8011534:	232d      	movs	r3, #45	@ 0x2d
 8011536:	426d      	negs	r5, r5
 8011538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801153c:	4858      	ldr	r0, [pc, #352]	@ (80116a0 <_printf_i+0x234>)
 801153e:	230a      	movs	r3, #10
 8011540:	e011      	b.n	8011566 <_printf_i+0xfa>
 8011542:	6821      	ldr	r1, [r4, #0]
 8011544:	6833      	ldr	r3, [r6, #0]
 8011546:	0608      	lsls	r0, r1, #24
 8011548:	f853 5b04 	ldr.w	r5, [r3], #4
 801154c:	d402      	bmi.n	8011554 <_printf_i+0xe8>
 801154e:	0649      	lsls	r1, r1, #25
 8011550:	bf48      	it	mi
 8011552:	b2ad      	uxthmi	r5, r5
 8011554:	2f6f      	cmp	r7, #111	@ 0x6f
 8011556:	4852      	ldr	r0, [pc, #328]	@ (80116a0 <_printf_i+0x234>)
 8011558:	6033      	str	r3, [r6, #0]
 801155a:	bf14      	ite	ne
 801155c:	230a      	movne	r3, #10
 801155e:	2308      	moveq	r3, #8
 8011560:	2100      	movs	r1, #0
 8011562:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011566:	6866      	ldr	r6, [r4, #4]
 8011568:	60a6      	str	r6, [r4, #8]
 801156a:	2e00      	cmp	r6, #0
 801156c:	db05      	blt.n	801157a <_printf_i+0x10e>
 801156e:	6821      	ldr	r1, [r4, #0]
 8011570:	432e      	orrs	r6, r5
 8011572:	f021 0104 	bic.w	r1, r1, #4
 8011576:	6021      	str	r1, [r4, #0]
 8011578:	d04b      	beq.n	8011612 <_printf_i+0x1a6>
 801157a:	4616      	mov	r6, r2
 801157c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011580:	fb03 5711 	mls	r7, r3, r1, r5
 8011584:	5dc7      	ldrb	r7, [r0, r7]
 8011586:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801158a:	462f      	mov	r7, r5
 801158c:	42bb      	cmp	r3, r7
 801158e:	460d      	mov	r5, r1
 8011590:	d9f4      	bls.n	801157c <_printf_i+0x110>
 8011592:	2b08      	cmp	r3, #8
 8011594:	d10b      	bne.n	80115ae <_printf_i+0x142>
 8011596:	6823      	ldr	r3, [r4, #0]
 8011598:	07df      	lsls	r7, r3, #31
 801159a:	d508      	bpl.n	80115ae <_printf_i+0x142>
 801159c:	6923      	ldr	r3, [r4, #16]
 801159e:	6861      	ldr	r1, [r4, #4]
 80115a0:	4299      	cmp	r1, r3
 80115a2:	bfde      	ittt	le
 80115a4:	2330      	movle	r3, #48	@ 0x30
 80115a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80115aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80115ae:	1b92      	subs	r2, r2, r6
 80115b0:	6122      	str	r2, [r4, #16]
 80115b2:	f8cd a000 	str.w	sl, [sp]
 80115b6:	464b      	mov	r3, r9
 80115b8:	aa03      	add	r2, sp, #12
 80115ba:	4621      	mov	r1, r4
 80115bc:	4640      	mov	r0, r8
 80115be:	f7ff fee7 	bl	8011390 <_printf_common>
 80115c2:	3001      	adds	r0, #1
 80115c4:	d14a      	bne.n	801165c <_printf_i+0x1f0>
 80115c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80115ca:	b004      	add	sp, #16
 80115cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115d0:	6823      	ldr	r3, [r4, #0]
 80115d2:	f043 0320 	orr.w	r3, r3, #32
 80115d6:	6023      	str	r3, [r4, #0]
 80115d8:	4832      	ldr	r0, [pc, #200]	@ (80116a4 <_printf_i+0x238>)
 80115da:	2778      	movs	r7, #120	@ 0x78
 80115dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80115e0:	6823      	ldr	r3, [r4, #0]
 80115e2:	6831      	ldr	r1, [r6, #0]
 80115e4:	061f      	lsls	r7, r3, #24
 80115e6:	f851 5b04 	ldr.w	r5, [r1], #4
 80115ea:	d402      	bmi.n	80115f2 <_printf_i+0x186>
 80115ec:	065f      	lsls	r7, r3, #25
 80115ee:	bf48      	it	mi
 80115f0:	b2ad      	uxthmi	r5, r5
 80115f2:	6031      	str	r1, [r6, #0]
 80115f4:	07d9      	lsls	r1, r3, #31
 80115f6:	bf44      	itt	mi
 80115f8:	f043 0320 	orrmi.w	r3, r3, #32
 80115fc:	6023      	strmi	r3, [r4, #0]
 80115fe:	b11d      	cbz	r5, 8011608 <_printf_i+0x19c>
 8011600:	2310      	movs	r3, #16
 8011602:	e7ad      	b.n	8011560 <_printf_i+0xf4>
 8011604:	4826      	ldr	r0, [pc, #152]	@ (80116a0 <_printf_i+0x234>)
 8011606:	e7e9      	b.n	80115dc <_printf_i+0x170>
 8011608:	6823      	ldr	r3, [r4, #0]
 801160a:	f023 0320 	bic.w	r3, r3, #32
 801160e:	6023      	str	r3, [r4, #0]
 8011610:	e7f6      	b.n	8011600 <_printf_i+0x194>
 8011612:	4616      	mov	r6, r2
 8011614:	e7bd      	b.n	8011592 <_printf_i+0x126>
 8011616:	6833      	ldr	r3, [r6, #0]
 8011618:	6825      	ldr	r5, [r4, #0]
 801161a:	6961      	ldr	r1, [r4, #20]
 801161c:	1d18      	adds	r0, r3, #4
 801161e:	6030      	str	r0, [r6, #0]
 8011620:	062e      	lsls	r6, r5, #24
 8011622:	681b      	ldr	r3, [r3, #0]
 8011624:	d501      	bpl.n	801162a <_printf_i+0x1be>
 8011626:	6019      	str	r1, [r3, #0]
 8011628:	e002      	b.n	8011630 <_printf_i+0x1c4>
 801162a:	0668      	lsls	r0, r5, #25
 801162c:	d5fb      	bpl.n	8011626 <_printf_i+0x1ba>
 801162e:	8019      	strh	r1, [r3, #0]
 8011630:	2300      	movs	r3, #0
 8011632:	6123      	str	r3, [r4, #16]
 8011634:	4616      	mov	r6, r2
 8011636:	e7bc      	b.n	80115b2 <_printf_i+0x146>
 8011638:	6833      	ldr	r3, [r6, #0]
 801163a:	1d1a      	adds	r2, r3, #4
 801163c:	6032      	str	r2, [r6, #0]
 801163e:	681e      	ldr	r6, [r3, #0]
 8011640:	6862      	ldr	r2, [r4, #4]
 8011642:	2100      	movs	r1, #0
 8011644:	4630      	mov	r0, r6
 8011646:	f7ee fdab 	bl	80001a0 <memchr>
 801164a:	b108      	cbz	r0, 8011650 <_printf_i+0x1e4>
 801164c:	1b80      	subs	r0, r0, r6
 801164e:	6060      	str	r0, [r4, #4]
 8011650:	6863      	ldr	r3, [r4, #4]
 8011652:	6123      	str	r3, [r4, #16]
 8011654:	2300      	movs	r3, #0
 8011656:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801165a:	e7aa      	b.n	80115b2 <_printf_i+0x146>
 801165c:	6923      	ldr	r3, [r4, #16]
 801165e:	4632      	mov	r2, r6
 8011660:	4649      	mov	r1, r9
 8011662:	4640      	mov	r0, r8
 8011664:	47d0      	blx	sl
 8011666:	3001      	adds	r0, #1
 8011668:	d0ad      	beq.n	80115c6 <_printf_i+0x15a>
 801166a:	6823      	ldr	r3, [r4, #0]
 801166c:	079b      	lsls	r3, r3, #30
 801166e:	d413      	bmi.n	8011698 <_printf_i+0x22c>
 8011670:	68e0      	ldr	r0, [r4, #12]
 8011672:	9b03      	ldr	r3, [sp, #12]
 8011674:	4298      	cmp	r0, r3
 8011676:	bfb8      	it	lt
 8011678:	4618      	movlt	r0, r3
 801167a:	e7a6      	b.n	80115ca <_printf_i+0x15e>
 801167c:	2301      	movs	r3, #1
 801167e:	4632      	mov	r2, r6
 8011680:	4649      	mov	r1, r9
 8011682:	4640      	mov	r0, r8
 8011684:	47d0      	blx	sl
 8011686:	3001      	adds	r0, #1
 8011688:	d09d      	beq.n	80115c6 <_printf_i+0x15a>
 801168a:	3501      	adds	r5, #1
 801168c:	68e3      	ldr	r3, [r4, #12]
 801168e:	9903      	ldr	r1, [sp, #12]
 8011690:	1a5b      	subs	r3, r3, r1
 8011692:	42ab      	cmp	r3, r5
 8011694:	dcf2      	bgt.n	801167c <_printf_i+0x210>
 8011696:	e7eb      	b.n	8011670 <_printf_i+0x204>
 8011698:	2500      	movs	r5, #0
 801169a:	f104 0619 	add.w	r6, r4, #25
 801169e:	e7f5      	b.n	801168c <_printf_i+0x220>
 80116a0:	0801585e 	.word	0x0801585e
 80116a4:	0801586f 	.word	0x0801586f

080116a8 <std>:
 80116a8:	2300      	movs	r3, #0
 80116aa:	b510      	push	{r4, lr}
 80116ac:	4604      	mov	r4, r0
 80116ae:	e9c0 3300 	strd	r3, r3, [r0]
 80116b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80116b6:	6083      	str	r3, [r0, #8]
 80116b8:	8181      	strh	r1, [r0, #12]
 80116ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80116bc:	81c2      	strh	r2, [r0, #14]
 80116be:	6183      	str	r3, [r0, #24]
 80116c0:	4619      	mov	r1, r3
 80116c2:	2208      	movs	r2, #8
 80116c4:	305c      	adds	r0, #92	@ 0x5c
 80116c6:	f000 fa23 	bl	8011b10 <memset>
 80116ca:	4b0d      	ldr	r3, [pc, #52]	@ (8011700 <std+0x58>)
 80116cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80116ce:	4b0d      	ldr	r3, [pc, #52]	@ (8011704 <std+0x5c>)
 80116d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80116d2:	4b0d      	ldr	r3, [pc, #52]	@ (8011708 <std+0x60>)
 80116d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80116d6:	4b0d      	ldr	r3, [pc, #52]	@ (801170c <std+0x64>)
 80116d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80116da:	4b0d      	ldr	r3, [pc, #52]	@ (8011710 <std+0x68>)
 80116dc:	6224      	str	r4, [r4, #32]
 80116de:	429c      	cmp	r4, r3
 80116e0:	d006      	beq.n	80116f0 <std+0x48>
 80116e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80116e6:	4294      	cmp	r4, r2
 80116e8:	d002      	beq.n	80116f0 <std+0x48>
 80116ea:	33d0      	adds	r3, #208	@ 0xd0
 80116ec:	429c      	cmp	r4, r3
 80116ee:	d105      	bne.n	80116fc <std+0x54>
 80116f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80116f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80116f8:	f000 ba86 	b.w	8011c08 <__retarget_lock_init_recursive>
 80116fc:	bd10      	pop	{r4, pc}
 80116fe:	bf00      	nop
 8011700:	08011961 	.word	0x08011961
 8011704:	08011983 	.word	0x08011983
 8011708:	080119bb 	.word	0x080119bb
 801170c:	080119df 	.word	0x080119df
 8011710:	20001d3c 	.word	0x20001d3c

08011714 <stdio_exit_handler>:
 8011714:	4a02      	ldr	r2, [pc, #8]	@ (8011720 <stdio_exit_handler+0xc>)
 8011716:	4903      	ldr	r1, [pc, #12]	@ (8011724 <stdio_exit_handler+0x10>)
 8011718:	4803      	ldr	r0, [pc, #12]	@ (8011728 <stdio_exit_handler+0x14>)
 801171a:	f000 b869 	b.w	80117f0 <_fwalk_sglue>
 801171e:	bf00      	nop
 8011720:	200000bc 	.word	0x200000bc
 8011724:	08013811 	.word	0x08013811
 8011728:	200000cc 	.word	0x200000cc

0801172c <cleanup_stdio>:
 801172c:	6841      	ldr	r1, [r0, #4]
 801172e:	4b0c      	ldr	r3, [pc, #48]	@ (8011760 <cleanup_stdio+0x34>)
 8011730:	4299      	cmp	r1, r3
 8011732:	b510      	push	{r4, lr}
 8011734:	4604      	mov	r4, r0
 8011736:	d001      	beq.n	801173c <cleanup_stdio+0x10>
 8011738:	f002 f86a 	bl	8013810 <_fflush_r>
 801173c:	68a1      	ldr	r1, [r4, #8]
 801173e:	4b09      	ldr	r3, [pc, #36]	@ (8011764 <cleanup_stdio+0x38>)
 8011740:	4299      	cmp	r1, r3
 8011742:	d002      	beq.n	801174a <cleanup_stdio+0x1e>
 8011744:	4620      	mov	r0, r4
 8011746:	f002 f863 	bl	8013810 <_fflush_r>
 801174a:	68e1      	ldr	r1, [r4, #12]
 801174c:	4b06      	ldr	r3, [pc, #24]	@ (8011768 <cleanup_stdio+0x3c>)
 801174e:	4299      	cmp	r1, r3
 8011750:	d004      	beq.n	801175c <cleanup_stdio+0x30>
 8011752:	4620      	mov	r0, r4
 8011754:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011758:	f002 b85a 	b.w	8013810 <_fflush_r>
 801175c:	bd10      	pop	{r4, pc}
 801175e:	bf00      	nop
 8011760:	20001d3c 	.word	0x20001d3c
 8011764:	20001da4 	.word	0x20001da4
 8011768:	20001e0c 	.word	0x20001e0c

0801176c <global_stdio_init.part.0>:
 801176c:	b510      	push	{r4, lr}
 801176e:	4b0b      	ldr	r3, [pc, #44]	@ (801179c <global_stdio_init.part.0+0x30>)
 8011770:	4c0b      	ldr	r4, [pc, #44]	@ (80117a0 <global_stdio_init.part.0+0x34>)
 8011772:	4a0c      	ldr	r2, [pc, #48]	@ (80117a4 <global_stdio_init.part.0+0x38>)
 8011774:	601a      	str	r2, [r3, #0]
 8011776:	4620      	mov	r0, r4
 8011778:	2200      	movs	r2, #0
 801177a:	2104      	movs	r1, #4
 801177c:	f7ff ff94 	bl	80116a8 <std>
 8011780:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011784:	2201      	movs	r2, #1
 8011786:	2109      	movs	r1, #9
 8011788:	f7ff ff8e 	bl	80116a8 <std>
 801178c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011790:	2202      	movs	r2, #2
 8011792:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011796:	2112      	movs	r1, #18
 8011798:	f7ff bf86 	b.w	80116a8 <std>
 801179c:	20001e74 	.word	0x20001e74
 80117a0:	20001d3c 	.word	0x20001d3c
 80117a4:	08011715 	.word	0x08011715

080117a8 <__sfp_lock_acquire>:
 80117a8:	4801      	ldr	r0, [pc, #4]	@ (80117b0 <__sfp_lock_acquire+0x8>)
 80117aa:	f000 ba2e 	b.w	8011c0a <__retarget_lock_acquire_recursive>
 80117ae:	bf00      	nop
 80117b0:	20001e7d 	.word	0x20001e7d

080117b4 <__sfp_lock_release>:
 80117b4:	4801      	ldr	r0, [pc, #4]	@ (80117bc <__sfp_lock_release+0x8>)
 80117b6:	f000 ba29 	b.w	8011c0c <__retarget_lock_release_recursive>
 80117ba:	bf00      	nop
 80117bc:	20001e7d 	.word	0x20001e7d

080117c0 <__sinit>:
 80117c0:	b510      	push	{r4, lr}
 80117c2:	4604      	mov	r4, r0
 80117c4:	f7ff fff0 	bl	80117a8 <__sfp_lock_acquire>
 80117c8:	6a23      	ldr	r3, [r4, #32]
 80117ca:	b11b      	cbz	r3, 80117d4 <__sinit+0x14>
 80117cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80117d0:	f7ff bff0 	b.w	80117b4 <__sfp_lock_release>
 80117d4:	4b04      	ldr	r3, [pc, #16]	@ (80117e8 <__sinit+0x28>)
 80117d6:	6223      	str	r3, [r4, #32]
 80117d8:	4b04      	ldr	r3, [pc, #16]	@ (80117ec <__sinit+0x2c>)
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d1f5      	bne.n	80117cc <__sinit+0xc>
 80117e0:	f7ff ffc4 	bl	801176c <global_stdio_init.part.0>
 80117e4:	e7f2      	b.n	80117cc <__sinit+0xc>
 80117e6:	bf00      	nop
 80117e8:	0801172d 	.word	0x0801172d
 80117ec:	20001e74 	.word	0x20001e74

080117f0 <_fwalk_sglue>:
 80117f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80117f4:	4607      	mov	r7, r0
 80117f6:	4688      	mov	r8, r1
 80117f8:	4614      	mov	r4, r2
 80117fa:	2600      	movs	r6, #0
 80117fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011800:	f1b9 0901 	subs.w	r9, r9, #1
 8011804:	d505      	bpl.n	8011812 <_fwalk_sglue+0x22>
 8011806:	6824      	ldr	r4, [r4, #0]
 8011808:	2c00      	cmp	r4, #0
 801180a:	d1f7      	bne.n	80117fc <_fwalk_sglue+0xc>
 801180c:	4630      	mov	r0, r6
 801180e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011812:	89ab      	ldrh	r3, [r5, #12]
 8011814:	2b01      	cmp	r3, #1
 8011816:	d907      	bls.n	8011828 <_fwalk_sglue+0x38>
 8011818:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801181c:	3301      	adds	r3, #1
 801181e:	d003      	beq.n	8011828 <_fwalk_sglue+0x38>
 8011820:	4629      	mov	r1, r5
 8011822:	4638      	mov	r0, r7
 8011824:	47c0      	blx	r8
 8011826:	4306      	orrs	r6, r0
 8011828:	3568      	adds	r5, #104	@ 0x68
 801182a:	e7e9      	b.n	8011800 <_fwalk_sglue+0x10>

0801182c <iprintf>:
 801182c:	b40f      	push	{r0, r1, r2, r3}
 801182e:	b507      	push	{r0, r1, r2, lr}
 8011830:	4906      	ldr	r1, [pc, #24]	@ (801184c <iprintf+0x20>)
 8011832:	ab04      	add	r3, sp, #16
 8011834:	6808      	ldr	r0, [r1, #0]
 8011836:	f853 2b04 	ldr.w	r2, [r3], #4
 801183a:	6881      	ldr	r1, [r0, #8]
 801183c:	9301      	str	r3, [sp, #4]
 801183e:	f001 fe4b 	bl	80134d8 <_vfiprintf_r>
 8011842:	b003      	add	sp, #12
 8011844:	f85d eb04 	ldr.w	lr, [sp], #4
 8011848:	b004      	add	sp, #16
 801184a:	4770      	bx	lr
 801184c:	200000c8 	.word	0x200000c8

08011850 <putchar>:
 8011850:	4b02      	ldr	r3, [pc, #8]	@ (801185c <putchar+0xc>)
 8011852:	4601      	mov	r1, r0
 8011854:	6818      	ldr	r0, [r3, #0]
 8011856:	6882      	ldr	r2, [r0, #8]
 8011858:	f002 b864 	b.w	8013924 <_putc_r>
 801185c:	200000c8 	.word	0x200000c8

08011860 <_puts_r>:
 8011860:	6a03      	ldr	r3, [r0, #32]
 8011862:	b570      	push	{r4, r5, r6, lr}
 8011864:	6884      	ldr	r4, [r0, #8]
 8011866:	4605      	mov	r5, r0
 8011868:	460e      	mov	r6, r1
 801186a:	b90b      	cbnz	r3, 8011870 <_puts_r+0x10>
 801186c:	f7ff ffa8 	bl	80117c0 <__sinit>
 8011870:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011872:	07db      	lsls	r3, r3, #31
 8011874:	d405      	bmi.n	8011882 <_puts_r+0x22>
 8011876:	89a3      	ldrh	r3, [r4, #12]
 8011878:	0598      	lsls	r0, r3, #22
 801187a:	d402      	bmi.n	8011882 <_puts_r+0x22>
 801187c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801187e:	f000 f9c4 	bl	8011c0a <__retarget_lock_acquire_recursive>
 8011882:	89a3      	ldrh	r3, [r4, #12]
 8011884:	0719      	lsls	r1, r3, #28
 8011886:	d502      	bpl.n	801188e <_puts_r+0x2e>
 8011888:	6923      	ldr	r3, [r4, #16]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d135      	bne.n	80118fa <_puts_r+0x9a>
 801188e:	4621      	mov	r1, r4
 8011890:	4628      	mov	r0, r5
 8011892:	f000 f8e7 	bl	8011a64 <__swsetup_r>
 8011896:	b380      	cbz	r0, 80118fa <_puts_r+0x9a>
 8011898:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801189c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801189e:	07da      	lsls	r2, r3, #31
 80118a0:	d405      	bmi.n	80118ae <_puts_r+0x4e>
 80118a2:	89a3      	ldrh	r3, [r4, #12]
 80118a4:	059b      	lsls	r3, r3, #22
 80118a6:	d402      	bmi.n	80118ae <_puts_r+0x4e>
 80118a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80118aa:	f000 f9af 	bl	8011c0c <__retarget_lock_release_recursive>
 80118ae:	4628      	mov	r0, r5
 80118b0:	bd70      	pop	{r4, r5, r6, pc}
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	da04      	bge.n	80118c0 <_puts_r+0x60>
 80118b6:	69a2      	ldr	r2, [r4, #24]
 80118b8:	429a      	cmp	r2, r3
 80118ba:	dc17      	bgt.n	80118ec <_puts_r+0x8c>
 80118bc:	290a      	cmp	r1, #10
 80118be:	d015      	beq.n	80118ec <_puts_r+0x8c>
 80118c0:	6823      	ldr	r3, [r4, #0]
 80118c2:	1c5a      	adds	r2, r3, #1
 80118c4:	6022      	str	r2, [r4, #0]
 80118c6:	7019      	strb	r1, [r3, #0]
 80118c8:	68a3      	ldr	r3, [r4, #8]
 80118ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80118ce:	3b01      	subs	r3, #1
 80118d0:	60a3      	str	r3, [r4, #8]
 80118d2:	2900      	cmp	r1, #0
 80118d4:	d1ed      	bne.n	80118b2 <_puts_r+0x52>
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	da11      	bge.n	80118fe <_puts_r+0x9e>
 80118da:	4622      	mov	r2, r4
 80118dc:	210a      	movs	r1, #10
 80118de:	4628      	mov	r0, r5
 80118e0:	f000 f881 	bl	80119e6 <__swbuf_r>
 80118e4:	3001      	adds	r0, #1
 80118e6:	d0d7      	beq.n	8011898 <_puts_r+0x38>
 80118e8:	250a      	movs	r5, #10
 80118ea:	e7d7      	b.n	801189c <_puts_r+0x3c>
 80118ec:	4622      	mov	r2, r4
 80118ee:	4628      	mov	r0, r5
 80118f0:	f000 f879 	bl	80119e6 <__swbuf_r>
 80118f4:	3001      	adds	r0, #1
 80118f6:	d1e7      	bne.n	80118c8 <_puts_r+0x68>
 80118f8:	e7ce      	b.n	8011898 <_puts_r+0x38>
 80118fa:	3e01      	subs	r6, #1
 80118fc:	e7e4      	b.n	80118c8 <_puts_r+0x68>
 80118fe:	6823      	ldr	r3, [r4, #0]
 8011900:	1c5a      	adds	r2, r3, #1
 8011902:	6022      	str	r2, [r4, #0]
 8011904:	220a      	movs	r2, #10
 8011906:	701a      	strb	r2, [r3, #0]
 8011908:	e7ee      	b.n	80118e8 <_puts_r+0x88>
	...

0801190c <puts>:
 801190c:	4b02      	ldr	r3, [pc, #8]	@ (8011918 <puts+0xc>)
 801190e:	4601      	mov	r1, r0
 8011910:	6818      	ldr	r0, [r3, #0]
 8011912:	f7ff bfa5 	b.w	8011860 <_puts_r>
 8011916:	bf00      	nop
 8011918:	200000c8 	.word	0x200000c8

0801191c <siprintf>:
 801191c:	b40e      	push	{r1, r2, r3}
 801191e:	b510      	push	{r4, lr}
 8011920:	b09d      	sub	sp, #116	@ 0x74
 8011922:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011924:	9002      	str	r0, [sp, #8]
 8011926:	9006      	str	r0, [sp, #24]
 8011928:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801192c:	480a      	ldr	r0, [pc, #40]	@ (8011958 <siprintf+0x3c>)
 801192e:	9107      	str	r1, [sp, #28]
 8011930:	9104      	str	r1, [sp, #16]
 8011932:	490a      	ldr	r1, [pc, #40]	@ (801195c <siprintf+0x40>)
 8011934:	f853 2b04 	ldr.w	r2, [r3], #4
 8011938:	9105      	str	r1, [sp, #20]
 801193a:	2400      	movs	r4, #0
 801193c:	a902      	add	r1, sp, #8
 801193e:	6800      	ldr	r0, [r0, #0]
 8011940:	9301      	str	r3, [sp, #4]
 8011942:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011944:	f001 fca2 	bl	801328c <_svfiprintf_r>
 8011948:	9b02      	ldr	r3, [sp, #8]
 801194a:	701c      	strb	r4, [r3, #0]
 801194c:	b01d      	add	sp, #116	@ 0x74
 801194e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011952:	b003      	add	sp, #12
 8011954:	4770      	bx	lr
 8011956:	bf00      	nop
 8011958:	200000c8 	.word	0x200000c8
 801195c:	ffff0208 	.word	0xffff0208

08011960 <__sread>:
 8011960:	b510      	push	{r4, lr}
 8011962:	460c      	mov	r4, r1
 8011964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011968:	f000 f900 	bl	8011b6c <_read_r>
 801196c:	2800      	cmp	r0, #0
 801196e:	bfab      	itete	ge
 8011970:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011972:	89a3      	ldrhlt	r3, [r4, #12]
 8011974:	181b      	addge	r3, r3, r0
 8011976:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801197a:	bfac      	ite	ge
 801197c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801197e:	81a3      	strhlt	r3, [r4, #12]
 8011980:	bd10      	pop	{r4, pc}

08011982 <__swrite>:
 8011982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011986:	461f      	mov	r7, r3
 8011988:	898b      	ldrh	r3, [r1, #12]
 801198a:	05db      	lsls	r3, r3, #23
 801198c:	4605      	mov	r5, r0
 801198e:	460c      	mov	r4, r1
 8011990:	4616      	mov	r6, r2
 8011992:	d505      	bpl.n	80119a0 <__swrite+0x1e>
 8011994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011998:	2302      	movs	r3, #2
 801199a:	2200      	movs	r2, #0
 801199c:	f000 f8d4 	bl	8011b48 <_lseek_r>
 80119a0:	89a3      	ldrh	r3, [r4, #12]
 80119a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80119a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80119aa:	81a3      	strh	r3, [r4, #12]
 80119ac:	4632      	mov	r2, r6
 80119ae:	463b      	mov	r3, r7
 80119b0:	4628      	mov	r0, r5
 80119b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119b6:	f000 b8eb 	b.w	8011b90 <_write_r>

080119ba <__sseek>:
 80119ba:	b510      	push	{r4, lr}
 80119bc:	460c      	mov	r4, r1
 80119be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119c2:	f000 f8c1 	bl	8011b48 <_lseek_r>
 80119c6:	1c43      	adds	r3, r0, #1
 80119c8:	89a3      	ldrh	r3, [r4, #12]
 80119ca:	bf15      	itete	ne
 80119cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80119ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80119d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80119d6:	81a3      	strheq	r3, [r4, #12]
 80119d8:	bf18      	it	ne
 80119da:	81a3      	strhne	r3, [r4, #12]
 80119dc:	bd10      	pop	{r4, pc}

080119de <__sclose>:
 80119de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119e2:	f000 b8a1 	b.w	8011b28 <_close_r>

080119e6 <__swbuf_r>:
 80119e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119e8:	460e      	mov	r6, r1
 80119ea:	4614      	mov	r4, r2
 80119ec:	4605      	mov	r5, r0
 80119ee:	b118      	cbz	r0, 80119f8 <__swbuf_r+0x12>
 80119f0:	6a03      	ldr	r3, [r0, #32]
 80119f2:	b90b      	cbnz	r3, 80119f8 <__swbuf_r+0x12>
 80119f4:	f7ff fee4 	bl	80117c0 <__sinit>
 80119f8:	69a3      	ldr	r3, [r4, #24]
 80119fa:	60a3      	str	r3, [r4, #8]
 80119fc:	89a3      	ldrh	r3, [r4, #12]
 80119fe:	071a      	lsls	r2, r3, #28
 8011a00:	d501      	bpl.n	8011a06 <__swbuf_r+0x20>
 8011a02:	6923      	ldr	r3, [r4, #16]
 8011a04:	b943      	cbnz	r3, 8011a18 <__swbuf_r+0x32>
 8011a06:	4621      	mov	r1, r4
 8011a08:	4628      	mov	r0, r5
 8011a0a:	f000 f82b 	bl	8011a64 <__swsetup_r>
 8011a0e:	b118      	cbz	r0, 8011a18 <__swbuf_r+0x32>
 8011a10:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011a14:	4638      	mov	r0, r7
 8011a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a18:	6823      	ldr	r3, [r4, #0]
 8011a1a:	6922      	ldr	r2, [r4, #16]
 8011a1c:	1a98      	subs	r0, r3, r2
 8011a1e:	6963      	ldr	r3, [r4, #20]
 8011a20:	b2f6      	uxtb	r6, r6
 8011a22:	4283      	cmp	r3, r0
 8011a24:	4637      	mov	r7, r6
 8011a26:	dc05      	bgt.n	8011a34 <__swbuf_r+0x4e>
 8011a28:	4621      	mov	r1, r4
 8011a2a:	4628      	mov	r0, r5
 8011a2c:	f001 fef0 	bl	8013810 <_fflush_r>
 8011a30:	2800      	cmp	r0, #0
 8011a32:	d1ed      	bne.n	8011a10 <__swbuf_r+0x2a>
 8011a34:	68a3      	ldr	r3, [r4, #8]
 8011a36:	3b01      	subs	r3, #1
 8011a38:	60a3      	str	r3, [r4, #8]
 8011a3a:	6823      	ldr	r3, [r4, #0]
 8011a3c:	1c5a      	adds	r2, r3, #1
 8011a3e:	6022      	str	r2, [r4, #0]
 8011a40:	701e      	strb	r6, [r3, #0]
 8011a42:	6962      	ldr	r2, [r4, #20]
 8011a44:	1c43      	adds	r3, r0, #1
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d004      	beq.n	8011a54 <__swbuf_r+0x6e>
 8011a4a:	89a3      	ldrh	r3, [r4, #12]
 8011a4c:	07db      	lsls	r3, r3, #31
 8011a4e:	d5e1      	bpl.n	8011a14 <__swbuf_r+0x2e>
 8011a50:	2e0a      	cmp	r6, #10
 8011a52:	d1df      	bne.n	8011a14 <__swbuf_r+0x2e>
 8011a54:	4621      	mov	r1, r4
 8011a56:	4628      	mov	r0, r5
 8011a58:	f001 feda 	bl	8013810 <_fflush_r>
 8011a5c:	2800      	cmp	r0, #0
 8011a5e:	d0d9      	beq.n	8011a14 <__swbuf_r+0x2e>
 8011a60:	e7d6      	b.n	8011a10 <__swbuf_r+0x2a>
	...

08011a64 <__swsetup_r>:
 8011a64:	b538      	push	{r3, r4, r5, lr}
 8011a66:	4b29      	ldr	r3, [pc, #164]	@ (8011b0c <__swsetup_r+0xa8>)
 8011a68:	4605      	mov	r5, r0
 8011a6a:	6818      	ldr	r0, [r3, #0]
 8011a6c:	460c      	mov	r4, r1
 8011a6e:	b118      	cbz	r0, 8011a78 <__swsetup_r+0x14>
 8011a70:	6a03      	ldr	r3, [r0, #32]
 8011a72:	b90b      	cbnz	r3, 8011a78 <__swsetup_r+0x14>
 8011a74:	f7ff fea4 	bl	80117c0 <__sinit>
 8011a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a7c:	0719      	lsls	r1, r3, #28
 8011a7e:	d422      	bmi.n	8011ac6 <__swsetup_r+0x62>
 8011a80:	06da      	lsls	r2, r3, #27
 8011a82:	d407      	bmi.n	8011a94 <__swsetup_r+0x30>
 8011a84:	2209      	movs	r2, #9
 8011a86:	602a      	str	r2, [r5, #0]
 8011a88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011a8c:	81a3      	strh	r3, [r4, #12]
 8011a8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011a92:	e033      	b.n	8011afc <__swsetup_r+0x98>
 8011a94:	0758      	lsls	r0, r3, #29
 8011a96:	d512      	bpl.n	8011abe <__swsetup_r+0x5a>
 8011a98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011a9a:	b141      	cbz	r1, 8011aae <__swsetup_r+0x4a>
 8011a9c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011aa0:	4299      	cmp	r1, r3
 8011aa2:	d002      	beq.n	8011aaa <__swsetup_r+0x46>
 8011aa4:	4628      	mov	r0, r5
 8011aa6:	f000 ff1b 	bl	80128e0 <_free_r>
 8011aaa:	2300      	movs	r3, #0
 8011aac:	6363      	str	r3, [r4, #52]	@ 0x34
 8011aae:	89a3      	ldrh	r3, [r4, #12]
 8011ab0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011ab4:	81a3      	strh	r3, [r4, #12]
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	6063      	str	r3, [r4, #4]
 8011aba:	6923      	ldr	r3, [r4, #16]
 8011abc:	6023      	str	r3, [r4, #0]
 8011abe:	89a3      	ldrh	r3, [r4, #12]
 8011ac0:	f043 0308 	orr.w	r3, r3, #8
 8011ac4:	81a3      	strh	r3, [r4, #12]
 8011ac6:	6923      	ldr	r3, [r4, #16]
 8011ac8:	b94b      	cbnz	r3, 8011ade <__swsetup_r+0x7a>
 8011aca:	89a3      	ldrh	r3, [r4, #12]
 8011acc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011ad4:	d003      	beq.n	8011ade <__swsetup_r+0x7a>
 8011ad6:	4621      	mov	r1, r4
 8011ad8:	4628      	mov	r0, r5
 8011ada:	f001 fee7 	bl	80138ac <__smakebuf_r>
 8011ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ae2:	f013 0201 	ands.w	r2, r3, #1
 8011ae6:	d00a      	beq.n	8011afe <__swsetup_r+0x9a>
 8011ae8:	2200      	movs	r2, #0
 8011aea:	60a2      	str	r2, [r4, #8]
 8011aec:	6962      	ldr	r2, [r4, #20]
 8011aee:	4252      	negs	r2, r2
 8011af0:	61a2      	str	r2, [r4, #24]
 8011af2:	6922      	ldr	r2, [r4, #16]
 8011af4:	b942      	cbnz	r2, 8011b08 <__swsetup_r+0xa4>
 8011af6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011afa:	d1c5      	bne.n	8011a88 <__swsetup_r+0x24>
 8011afc:	bd38      	pop	{r3, r4, r5, pc}
 8011afe:	0799      	lsls	r1, r3, #30
 8011b00:	bf58      	it	pl
 8011b02:	6962      	ldrpl	r2, [r4, #20]
 8011b04:	60a2      	str	r2, [r4, #8]
 8011b06:	e7f4      	b.n	8011af2 <__swsetup_r+0x8e>
 8011b08:	2000      	movs	r0, #0
 8011b0a:	e7f7      	b.n	8011afc <__swsetup_r+0x98>
 8011b0c:	200000c8 	.word	0x200000c8

08011b10 <memset>:
 8011b10:	4402      	add	r2, r0
 8011b12:	4603      	mov	r3, r0
 8011b14:	4293      	cmp	r3, r2
 8011b16:	d100      	bne.n	8011b1a <memset+0xa>
 8011b18:	4770      	bx	lr
 8011b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8011b1e:	e7f9      	b.n	8011b14 <memset+0x4>

08011b20 <_localeconv_r>:
 8011b20:	4800      	ldr	r0, [pc, #0]	@ (8011b24 <_localeconv_r+0x4>)
 8011b22:	4770      	bx	lr
 8011b24:	20000208 	.word	0x20000208

08011b28 <_close_r>:
 8011b28:	b538      	push	{r3, r4, r5, lr}
 8011b2a:	4d06      	ldr	r5, [pc, #24]	@ (8011b44 <_close_r+0x1c>)
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	4604      	mov	r4, r0
 8011b30:	4608      	mov	r0, r1
 8011b32:	602b      	str	r3, [r5, #0]
 8011b34:	f7f1 fc12 	bl	800335c <_close>
 8011b38:	1c43      	adds	r3, r0, #1
 8011b3a:	d102      	bne.n	8011b42 <_close_r+0x1a>
 8011b3c:	682b      	ldr	r3, [r5, #0]
 8011b3e:	b103      	cbz	r3, 8011b42 <_close_r+0x1a>
 8011b40:	6023      	str	r3, [r4, #0]
 8011b42:	bd38      	pop	{r3, r4, r5, pc}
 8011b44:	20001e78 	.word	0x20001e78

08011b48 <_lseek_r>:
 8011b48:	b538      	push	{r3, r4, r5, lr}
 8011b4a:	4d07      	ldr	r5, [pc, #28]	@ (8011b68 <_lseek_r+0x20>)
 8011b4c:	4604      	mov	r4, r0
 8011b4e:	4608      	mov	r0, r1
 8011b50:	4611      	mov	r1, r2
 8011b52:	2200      	movs	r2, #0
 8011b54:	602a      	str	r2, [r5, #0]
 8011b56:	461a      	mov	r2, r3
 8011b58:	f7f1 fc27 	bl	80033aa <_lseek>
 8011b5c:	1c43      	adds	r3, r0, #1
 8011b5e:	d102      	bne.n	8011b66 <_lseek_r+0x1e>
 8011b60:	682b      	ldr	r3, [r5, #0]
 8011b62:	b103      	cbz	r3, 8011b66 <_lseek_r+0x1e>
 8011b64:	6023      	str	r3, [r4, #0]
 8011b66:	bd38      	pop	{r3, r4, r5, pc}
 8011b68:	20001e78 	.word	0x20001e78

08011b6c <_read_r>:
 8011b6c:	b538      	push	{r3, r4, r5, lr}
 8011b6e:	4d07      	ldr	r5, [pc, #28]	@ (8011b8c <_read_r+0x20>)
 8011b70:	4604      	mov	r4, r0
 8011b72:	4608      	mov	r0, r1
 8011b74:	4611      	mov	r1, r2
 8011b76:	2200      	movs	r2, #0
 8011b78:	602a      	str	r2, [r5, #0]
 8011b7a:	461a      	mov	r2, r3
 8011b7c:	f7f1 fbd1 	bl	8003322 <_read>
 8011b80:	1c43      	adds	r3, r0, #1
 8011b82:	d102      	bne.n	8011b8a <_read_r+0x1e>
 8011b84:	682b      	ldr	r3, [r5, #0]
 8011b86:	b103      	cbz	r3, 8011b8a <_read_r+0x1e>
 8011b88:	6023      	str	r3, [r4, #0]
 8011b8a:	bd38      	pop	{r3, r4, r5, pc}
 8011b8c:	20001e78 	.word	0x20001e78

08011b90 <_write_r>:
 8011b90:	b538      	push	{r3, r4, r5, lr}
 8011b92:	4d07      	ldr	r5, [pc, #28]	@ (8011bb0 <_write_r+0x20>)
 8011b94:	4604      	mov	r4, r0
 8011b96:	4608      	mov	r0, r1
 8011b98:	4611      	mov	r1, r2
 8011b9a:	2200      	movs	r2, #0
 8011b9c:	602a      	str	r2, [r5, #0]
 8011b9e:	461a      	mov	r2, r3
 8011ba0:	f7fc fd34 	bl	800e60c <_write>
 8011ba4:	1c43      	adds	r3, r0, #1
 8011ba6:	d102      	bne.n	8011bae <_write_r+0x1e>
 8011ba8:	682b      	ldr	r3, [r5, #0]
 8011baa:	b103      	cbz	r3, 8011bae <_write_r+0x1e>
 8011bac:	6023      	str	r3, [r4, #0]
 8011bae:	bd38      	pop	{r3, r4, r5, pc}
 8011bb0:	20001e78 	.word	0x20001e78

08011bb4 <__errno>:
 8011bb4:	4b01      	ldr	r3, [pc, #4]	@ (8011bbc <__errno+0x8>)
 8011bb6:	6818      	ldr	r0, [r3, #0]
 8011bb8:	4770      	bx	lr
 8011bba:	bf00      	nop
 8011bbc:	200000c8 	.word	0x200000c8

08011bc0 <__libc_init_array>:
 8011bc0:	b570      	push	{r4, r5, r6, lr}
 8011bc2:	4d0d      	ldr	r5, [pc, #52]	@ (8011bf8 <__libc_init_array+0x38>)
 8011bc4:	4c0d      	ldr	r4, [pc, #52]	@ (8011bfc <__libc_init_array+0x3c>)
 8011bc6:	1b64      	subs	r4, r4, r5
 8011bc8:	10a4      	asrs	r4, r4, #2
 8011bca:	2600      	movs	r6, #0
 8011bcc:	42a6      	cmp	r6, r4
 8011bce:	d109      	bne.n	8011be4 <__libc_init_array+0x24>
 8011bd0:	4d0b      	ldr	r5, [pc, #44]	@ (8011c00 <__libc_init_array+0x40>)
 8011bd2:	4c0c      	ldr	r4, [pc, #48]	@ (8011c04 <__libc_init_array+0x44>)
 8011bd4:	f002 f80c 	bl	8013bf0 <_init>
 8011bd8:	1b64      	subs	r4, r4, r5
 8011bda:	10a4      	asrs	r4, r4, #2
 8011bdc:	2600      	movs	r6, #0
 8011bde:	42a6      	cmp	r6, r4
 8011be0:	d105      	bne.n	8011bee <__libc_init_array+0x2e>
 8011be2:	bd70      	pop	{r4, r5, r6, pc}
 8011be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8011be8:	4798      	blx	r3
 8011bea:	3601      	adds	r6, #1
 8011bec:	e7ee      	b.n	8011bcc <__libc_init_array+0xc>
 8011bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8011bf2:	4798      	blx	r3
 8011bf4:	3601      	adds	r6, #1
 8011bf6:	e7f2      	b.n	8011bde <__libc_init_array+0x1e>
 8011bf8:	08015bcc 	.word	0x08015bcc
 8011bfc:	08015bcc 	.word	0x08015bcc
 8011c00:	08015bcc 	.word	0x08015bcc
 8011c04:	08015bd0 	.word	0x08015bd0

08011c08 <__retarget_lock_init_recursive>:
 8011c08:	4770      	bx	lr

08011c0a <__retarget_lock_acquire_recursive>:
 8011c0a:	4770      	bx	lr

08011c0c <__retarget_lock_release_recursive>:
 8011c0c:	4770      	bx	lr

08011c0e <memcpy>:
 8011c0e:	440a      	add	r2, r1
 8011c10:	4291      	cmp	r1, r2
 8011c12:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8011c16:	d100      	bne.n	8011c1a <memcpy+0xc>
 8011c18:	4770      	bx	lr
 8011c1a:	b510      	push	{r4, lr}
 8011c1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c24:	4291      	cmp	r1, r2
 8011c26:	d1f9      	bne.n	8011c1c <memcpy+0xe>
 8011c28:	bd10      	pop	{r4, pc}

08011c2a <quorem>:
 8011c2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c2e:	6903      	ldr	r3, [r0, #16]
 8011c30:	690c      	ldr	r4, [r1, #16]
 8011c32:	42a3      	cmp	r3, r4
 8011c34:	4607      	mov	r7, r0
 8011c36:	db7e      	blt.n	8011d36 <quorem+0x10c>
 8011c38:	3c01      	subs	r4, #1
 8011c3a:	f101 0814 	add.w	r8, r1, #20
 8011c3e:	00a3      	lsls	r3, r4, #2
 8011c40:	f100 0514 	add.w	r5, r0, #20
 8011c44:	9300      	str	r3, [sp, #0]
 8011c46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011c4a:	9301      	str	r3, [sp, #4]
 8011c4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011c50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011c54:	3301      	adds	r3, #1
 8011c56:	429a      	cmp	r2, r3
 8011c58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011c5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011c60:	d32e      	bcc.n	8011cc0 <quorem+0x96>
 8011c62:	f04f 0a00 	mov.w	sl, #0
 8011c66:	46c4      	mov	ip, r8
 8011c68:	46ae      	mov	lr, r5
 8011c6a:	46d3      	mov	fp, sl
 8011c6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8011c70:	b298      	uxth	r0, r3
 8011c72:	fb06 a000 	mla	r0, r6, r0, sl
 8011c76:	0c02      	lsrs	r2, r0, #16
 8011c78:	0c1b      	lsrs	r3, r3, #16
 8011c7a:	fb06 2303 	mla	r3, r6, r3, r2
 8011c7e:	f8de 2000 	ldr.w	r2, [lr]
 8011c82:	b280      	uxth	r0, r0
 8011c84:	b292      	uxth	r2, r2
 8011c86:	1a12      	subs	r2, r2, r0
 8011c88:	445a      	add	r2, fp
 8011c8a:	f8de 0000 	ldr.w	r0, [lr]
 8011c8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011c92:	b29b      	uxth	r3, r3
 8011c94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8011c98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011c9c:	b292      	uxth	r2, r2
 8011c9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011ca2:	45e1      	cmp	r9, ip
 8011ca4:	f84e 2b04 	str.w	r2, [lr], #4
 8011ca8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8011cac:	d2de      	bcs.n	8011c6c <quorem+0x42>
 8011cae:	9b00      	ldr	r3, [sp, #0]
 8011cb0:	58eb      	ldr	r3, [r5, r3]
 8011cb2:	b92b      	cbnz	r3, 8011cc0 <quorem+0x96>
 8011cb4:	9b01      	ldr	r3, [sp, #4]
 8011cb6:	3b04      	subs	r3, #4
 8011cb8:	429d      	cmp	r5, r3
 8011cba:	461a      	mov	r2, r3
 8011cbc:	d32f      	bcc.n	8011d1e <quorem+0xf4>
 8011cbe:	613c      	str	r4, [r7, #16]
 8011cc0:	4638      	mov	r0, r7
 8011cc2:	f001 f97f 	bl	8012fc4 <__mcmp>
 8011cc6:	2800      	cmp	r0, #0
 8011cc8:	db25      	blt.n	8011d16 <quorem+0xec>
 8011cca:	4629      	mov	r1, r5
 8011ccc:	2000      	movs	r0, #0
 8011cce:	f858 2b04 	ldr.w	r2, [r8], #4
 8011cd2:	f8d1 c000 	ldr.w	ip, [r1]
 8011cd6:	fa1f fe82 	uxth.w	lr, r2
 8011cda:	fa1f f38c 	uxth.w	r3, ip
 8011cde:	eba3 030e 	sub.w	r3, r3, lr
 8011ce2:	4403      	add	r3, r0
 8011ce4:	0c12      	lsrs	r2, r2, #16
 8011ce6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8011cea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011cf4:	45c1      	cmp	r9, r8
 8011cf6:	f841 3b04 	str.w	r3, [r1], #4
 8011cfa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8011cfe:	d2e6      	bcs.n	8011cce <quorem+0xa4>
 8011d00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011d04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011d08:	b922      	cbnz	r2, 8011d14 <quorem+0xea>
 8011d0a:	3b04      	subs	r3, #4
 8011d0c:	429d      	cmp	r5, r3
 8011d0e:	461a      	mov	r2, r3
 8011d10:	d30b      	bcc.n	8011d2a <quorem+0x100>
 8011d12:	613c      	str	r4, [r7, #16]
 8011d14:	3601      	adds	r6, #1
 8011d16:	4630      	mov	r0, r6
 8011d18:	b003      	add	sp, #12
 8011d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d1e:	6812      	ldr	r2, [r2, #0]
 8011d20:	3b04      	subs	r3, #4
 8011d22:	2a00      	cmp	r2, #0
 8011d24:	d1cb      	bne.n	8011cbe <quorem+0x94>
 8011d26:	3c01      	subs	r4, #1
 8011d28:	e7c6      	b.n	8011cb8 <quorem+0x8e>
 8011d2a:	6812      	ldr	r2, [r2, #0]
 8011d2c:	3b04      	subs	r3, #4
 8011d2e:	2a00      	cmp	r2, #0
 8011d30:	d1ef      	bne.n	8011d12 <quorem+0xe8>
 8011d32:	3c01      	subs	r4, #1
 8011d34:	e7ea      	b.n	8011d0c <quorem+0xe2>
 8011d36:	2000      	movs	r0, #0
 8011d38:	e7ee      	b.n	8011d18 <quorem+0xee>
 8011d3a:	0000      	movs	r0, r0
 8011d3c:	0000      	movs	r0, r0
	...

08011d40 <_dtoa_r>:
 8011d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d44:	69c7      	ldr	r7, [r0, #28]
 8011d46:	b097      	sub	sp, #92	@ 0x5c
 8011d48:	ed8d 0b04 	vstr	d0, [sp, #16]
 8011d4c:	ec55 4b10 	vmov	r4, r5, d0
 8011d50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8011d52:	9107      	str	r1, [sp, #28]
 8011d54:	4681      	mov	r9, r0
 8011d56:	920c      	str	r2, [sp, #48]	@ 0x30
 8011d58:	9311      	str	r3, [sp, #68]	@ 0x44
 8011d5a:	b97f      	cbnz	r7, 8011d7c <_dtoa_r+0x3c>
 8011d5c:	2010      	movs	r0, #16
 8011d5e:	f000 fe09 	bl	8012974 <malloc>
 8011d62:	4602      	mov	r2, r0
 8011d64:	f8c9 001c 	str.w	r0, [r9, #28]
 8011d68:	b920      	cbnz	r0, 8011d74 <_dtoa_r+0x34>
 8011d6a:	4ba9      	ldr	r3, [pc, #676]	@ (8012010 <_dtoa_r+0x2d0>)
 8011d6c:	21ef      	movs	r1, #239	@ 0xef
 8011d6e:	48a9      	ldr	r0, [pc, #676]	@ (8012014 <_dtoa_r+0x2d4>)
 8011d70:	f001 fe58 	bl	8013a24 <__assert_func>
 8011d74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011d78:	6007      	str	r7, [r0, #0]
 8011d7a:	60c7      	str	r7, [r0, #12]
 8011d7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011d80:	6819      	ldr	r1, [r3, #0]
 8011d82:	b159      	cbz	r1, 8011d9c <_dtoa_r+0x5c>
 8011d84:	685a      	ldr	r2, [r3, #4]
 8011d86:	604a      	str	r2, [r1, #4]
 8011d88:	2301      	movs	r3, #1
 8011d8a:	4093      	lsls	r3, r2
 8011d8c:	608b      	str	r3, [r1, #8]
 8011d8e:	4648      	mov	r0, r9
 8011d90:	f000 fee6 	bl	8012b60 <_Bfree>
 8011d94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011d98:	2200      	movs	r2, #0
 8011d9a:	601a      	str	r2, [r3, #0]
 8011d9c:	1e2b      	subs	r3, r5, #0
 8011d9e:	bfb9      	ittee	lt
 8011da0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011da4:	9305      	strlt	r3, [sp, #20]
 8011da6:	2300      	movge	r3, #0
 8011da8:	6033      	strge	r3, [r6, #0]
 8011daa:	9f05      	ldr	r7, [sp, #20]
 8011dac:	4b9a      	ldr	r3, [pc, #616]	@ (8012018 <_dtoa_r+0x2d8>)
 8011dae:	bfbc      	itt	lt
 8011db0:	2201      	movlt	r2, #1
 8011db2:	6032      	strlt	r2, [r6, #0]
 8011db4:	43bb      	bics	r3, r7
 8011db6:	d112      	bne.n	8011dde <_dtoa_r+0x9e>
 8011db8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011dba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8011dbe:	6013      	str	r3, [r2, #0]
 8011dc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011dc4:	4323      	orrs	r3, r4
 8011dc6:	f000 855a 	beq.w	801287e <_dtoa_r+0xb3e>
 8011dca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011dcc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801202c <_dtoa_r+0x2ec>
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	f000 855c 	beq.w	801288e <_dtoa_r+0xb4e>
 8011dd6:	f10a 0303 	add.w	r3, sl, #3
 8011dda:	f000 bd56 	b.w	801288a <_dtoa_r+0xb4a>
 8011dde:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011de2:	2200      	movs	r2, #0
 8011de4:	ec51 0b17 	vmov	r0, r1, d7
 8011de8:	2300      	movs	r3, #0
 8011dea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8011dee:	f7ee fe53 	bl	8000a98 <__aeabi_dcmpeq>
 8011df2:	4680      	mov	r8, r0
 8011df4:	b158      	cbz	r0, 8011e0e <_dtoa_r+0xce>
 8011df6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011df8:	2301      	movs	r3, #1
 8011dfa:	6013      	str	r3, [r2, #0]
 8011dfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011dfe:	b113      	cbz	r3, 8011e06 <_dtoa_r+0xc6>
 8011e00:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011e02:	4b86      	ldr	r3, [pc, #536]	@ (801201c <_dtoa_r+0x2dc>)
 8011e04:	6013      	str	r3, [r2, #0]
 8011e06:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012030 <_dtoa_r+0x2f0>
 8011e0a:	f000 bd40 	b.w	801288e <_dtoa_r+0xb4e>
 8011e0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8011e12:	aa14      	add	r2, sp, #80	@ 0x50
 8011e14:	a915      	add	r1, sp, #84	@ 0x54
 8011e16:	4648      	mov	r0, r9
 8011e18:	f001 f984 	bl	8013124 <__d2b>
 8011e1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8011e20:	9002      	str	r0, [sp, #8]
 8011e22:	2e00      	cmp	r6, #0
 8011e24:	d078      	beq.n	8011f18 <_dtoa_r+0x1d8>
 8011e26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011e28:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8011e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011e30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011e34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8011e38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8011e3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8011e40:	4619      	mov	r1, r3
 8011e42:	2200      	movs	r2, #0
 8011e44:	4b76      	ldr	r3, [pc, #472]	@ (8012020 <_dtoa_r+0x2e0>)
 8011e46:	f7ee fa07 	bl	8000258 <__aeabi_dsub>
 8011e4a:	a36b      	add	r3, pc, #428	@ (adr r3, 8011ff8 <_dtoa_r+0x2b8>)
 8011e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e50:	f7ee fbba 	bl	80005c8 <__aeabi_dmul>
 8011e54:	a36a      	add	r3, pc, #424	@ (adr r3, 8012000 <_dtoa_r+0x2c0>)
 8011e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e5a:	f7ee f9ff 	bl	800025c <__adddf3>
 8011e5e:	4604      	mov	r4, r0
 8011e60:	4630      	mov	r0, r6
 8011e62:	460d      	mov	r5, r1
 8011e64:	f7ee fb46 	bl	80004f4 <__aeabi_i2d>
 8011e68:	a367      	add	r3, pc, #412	@ (adr r3, 8012008 <_dtoa_r+0x2c8>)
 8011e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e6e:	f7ee fbab 	bl	80005c8 <__aeabi_dmul>
 8011e72:	4602      	mov	r2, r0
 8011e74:	460b      	mov	r3, r1
 8011e76:	4620      	mov	r0, r4
 8011e78:	4629      	mov	r1, r5
 8011e7a:	f7ee f9ef 	bl	800025c <__adddf3>
 8011e7e:	4604      	mov	r4, r0
 8011e80:	460d      	mov	r5, r1
 8011e82:	f7ee fe51 	bl	8000b28 <__aeabi_d2iz>
 8011e86:	2200      	movs	r2, #0
 8011e88:	4607      	mov	r7, r0
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	4620      	mov	r0, r4
 8011e8e:	4629      	mov	r1, r5
 8011e90:	f7ee fe0c 	bl	8000aac <__aeabi_dcmplt>
 8011e94:	b140      	cbz	r0, 8011ea8 <_dtoa_r+0x168>
 8011e96:	4638      	mov	r0, r7
 8011e98:	f7ee fb2c 	bl	80004f4 <__aeabi_i2d>
 8011e9c:	4622      	mov	r2, r4
 8011e9e:	462b      	mov	r3, r5
 8011ea0:	f7ee fdfa 	bl	8000a98 <__aeabi_dcmpeq>
 8011ea4:	b900      	cbnz	r0, 8011ea8 <_dtoa_r+0x168>
 8011ea6:	3f01      	subs	r7, #1
 8011ea8:	2f16      	cmp	r7, #22
 8011eaa:	d852      	bhi.n	8011f52 <_dtoa_r+0x212>
 8011eac:	4b5d      	ldr	r3, [pc, #372]	@ (8012024 <_dtoa_r+0x2e4>)
 8011eae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011eb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011eba:	f7ee fdf7 	bl	8000aac <__aeabi_dcmplt>
 8011ebe:	2800      	cmp	r0, #0
 8011ec0:	d049      	beq.n	8011f56 <_dtoa_r+0x216>
 8011ec2:	3f01      	subs	r7, #1
 8011ec4:	2300      	movs	r3, #0
 8011ec6:	9310      	str	r3, [sp, #64]	@ 0x40
 8011ec8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011eca:	1b9b      	subs	r3, r3, r6
 8011ecc:	1e5a      	subs	r2, r3, #1
 8011ece:	bf45      	ittet	mi
 8011ed0:	f1c3 0301 	rsbmi	r3, r3, #1
 8011ed4:	9300      	strmi	r3, [sp, #0]
 8011ed6:	2300      	movpl	r3, #0
 8011ed8:	2300      	movmi	r3, #0
 8011eda:	9206      	str	r2, [sp, #24]
 8011edc:	bf54      	ite	pl
 8011ede:	9300      	strpl	r3, [sp, #0]
 8011ee0:	9306      	strmi	r3, [sp, #24]
 8011ee2:	2f00      	cmp	r7, #0
 8011ee4:	db39      	blt.n	8011f5a <_dtoa_r+0x21a>
 8011ee6:	9b06      	ldr	r3, [sp, #24]
 8011ee8:	970d      	str	r7, [sp, #52]	@ 0x34
 8011eea:	443b      	add	r3, r7
 8011eec:	9306      	str	r3, [sp, #24]
 8011eee:	2300      	movs	r3, #0
 8011ef0:	9308      	str	r3, [sp, #32]
 8011ef2:	9b07      	ldr	r3, [sp, #28]
 8011ef4:	2b09      	cmp	r3, #9
 8011ef6:	d863      	bhi.n	8011fc0 <_dtoa_r+0x280>
 8011ef8:	2b05      	cmp	r3, #5
 8011efa:	bfc4      	itt	gt
 8011efc:	3b04      	subgt	r3, #4
 8011efe:	9307      	strgt	r3, [sp, #28]
 8011f00:	9b07      	ldr	r3, [sp, #28]
 8011f02:	f1a3 0302 	sub.w	r3, r3, #2
 8011f06:	bfcc      	ite	gt
 8011f08:	2400      	movgt	r4, #0
 8011f0a:	2401      	movle	r4, #1
 8011f0c:	2b03      	cmp	r3, #3
 8011f0e:	d863      	bhi.n	8011fd8 <_dtoa_r+0x298>
 8011f10:	e8df f003 	tbb	[pc, r3]
 8011f14:	2b375452 	.word	0x2b375452
 8011f18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8011f1c:	441e      	add	r6, r3
 8011f1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8011f22:	2b20      	cmp	r3, #32
 8011f24:	bfc1      	itttt	gt
 8011f26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8011f2a:	409f      	lslgt	r7, r3
 8011f2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8011f30:	fa24 f303 	lsrgt.w	r3, r4, r3
 8011f34:	bfd6      	itet	le
 8011f36:	f1c3 0320 	rsble	r3, r3, #32
 8011f3a:	ea47 0003 	orrgt.w	r0, r7, r3
 8011f3e:	fa04 f003 	lslle.w	r0, r4, r3
 8011f42:	f7ee fac7 	bl	80004d4 <__aeabi_ui2d>
 8011f46:	2201      	movs	r2, #1
 8011f48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011f4c:	3e01      	subs	r6, #1
 8011f4e:	9212      	str	r2, [sp, #72]	@ 0x48
 8011f50:	e776      	b.n	8011e40 <_dtoa_r+0x100>
 8011f52:	2301      	movs	r3, #1
 8011f54:	e7b7      	b.n	8011ec6 <_dtoa_r+0x186>
 8011f56:	9010      	str	r0, [sp, #64]	@ 0x40
 8011f58:	e7b6      	b.n	8011ec8 <_dtoa_r+0x188>
 8011f5a:	9b00      	ldr	r3, [sp, #0]
 8011f5c:	1bdb      	subs	r3, r3, r7
 8011f5e:	9300      	str	r3, [sp, #0]
 8011f60:	427b      	negs	r3, r7
 8011f62:	9308      	str	r3, [sp, #32]
 8011f64:	2300      	movs	r3, #0
 8011f66:	930d      	str	r3, [sp, #52]	@ 0x34
 8011f68:	e7c3      	b.n	8011ef2 <_dtoa_r+0x1b2>
 8011f6a:	2301      	movs	r3, #1
 8011f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f70:	eb07 0b03 	add.w	fp, r7, r3
 8011f74:	f10b 0301 	add.w	r3, fp, #1
 8011f78:	2b01      	cmp	r3, #1
 8011f7a:	9303      	str	r3, [sp, #12]
 8011f7c:	bfb8      	it	lt
 8011f7e:	2301      	movlt	r3, #1
 8011f80:	e006      	b.n	8011f90 <_dtoa_r+0x250>
 8011f82:	2301      	movs	r3, #1
 8011f84:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	dd28      	ble.n	8011fde <_dtoa_r+0x29e>
 8011f8c:	469b      	mov	fp, r3
 8011f8e:	9303      	str	r3, [sp, #12]
 8011f90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011f94:	2100      	movs	r1, #0
 8011f96:	2204      	movs	r2, #4
 8011f98:	f102 0514 	add.w	r5, r2, #20
 8011f9c:	429d      	cmp	r5, r3
 8011f9e:	d926      	bls.n	8011fee <_dtoa_r+0x2ae>
 8011fa0:	6041      	str	r1, [r0, #4]
 8011fa2:	4648      	mov	r0, r9
 8011fa4:	f000 fd9c 	bl	8012ae0 <_Balloc>
 8011fa8:	4682      	mov	sl, r0
 8011faa:	2800      	cmp	r0, #0
 8011fac:	d142      	bne.n	8012034 <_dtoa_r+0x2f4>
 8011fae:	4b1e      	ldr	r3, [pc, #120]	@ (8012028 <_dtoa_r+0x2e8>)
 8011fb0:	4602      	mov	r2, r0
 8011fb2:	f240 11af 	movw	r1, #431	@ 0x1af
 8011fb6:	e6da      	b.n	8011d6e <_dtoa_r+0x2e>
 8011fb8:	2300      	movs	r3, #0
 8011fba:	e7e3      	b.n	8011f84 <_dtoa_r+0x244>
 8011fbc:	2300      	movs	r3, #0
 8011fbe:	e7d5      	b.n	8011f6c <_dtoa_r+0x22c>
 8011fc0:	2401      	movs	r4, #1
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	9307      	str	r3, [sp, #28]
 8011fc6:	9409      	str	r4, [sp, #36]	@ 0x24
 8011fc8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8011fcc:	2200      	movs	r2, #0
 8011fce:	f8cd b00c 	str.w	fp, [sp, #12]
 8011fd2:	2312      	movs	r3, #18
 8011fd4:	920c      	str	r2, [sp, #48]	@ 0x30
 8011fd6:	e7db      	b.n	8011f90 <_dtoa_r+0x250>
 8011fd8:	2301      	movs	r3, #1
 8011fda:	9309      	str	r3, [sp, #36]	@ 0x24
 8011fdc:	e7f4      	b.n	8011fc8 <_dtoa_r+0x288>
 8011fde:	f04f 0b01 	mov.w	fp, #1
 8011fe2:	f8cd b00c 	str.w	fp, [sp, #12]
 8011fe6:	465b      	mov	r3, fp
 8011fe8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011fec:	e7d0      	b.n	8011f90 <_dtoa_r+0x250>
 8011fee:	3101      	adds	r1, #1
 8011ff0:	0052      	lsls	r2, r2, #1
 8011ff2:	e7d1      	b.n	8011f98 <_dtoa_r+0x258>
 8011ff4:	f3af 8000 	nop.w
 8011ff8:	636f4361 	.word	0x636f4361
 8011ffc:	3fd287a7 	.word	0x3fd287a7
 8012000:	8b60c8b3 	.word	0x8b60c8b3
 8012004:	3fc68a28 	.word	0x3fc68a28
 8012008:	509f79fb 	.word	0x509f79fb
 801200c:	3fd34413 	.word	0x3fd34413
 8012010:	0801588d 	.word	0x0801588d
 8012014:	080158a4 	.word	0x080158a4
 8012018:	7ff00000 	.word	0x7ff00000
 801201c:	0801585d 	.word	0x0801585d
 8012020:	3ff80000 	.word	0x3ff80000
 8012024:	080159f8 	.word	0x080159f8
 8012028:	080158fc 	.word	0x080158fc
 801202c:	08015889 	.word	0x08015889
 8012030:	0801585c 	.word	0x0801585c
 8012034:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012038:	6018      	str	r0, [r3, #0]
 801203a:	9b03      	ldr	r3, [sp, #12]
 801203c:	2b0e      	cmp	r3, #14
 801203e:	f200 80a1 	bhi.w	8012184 <_dtoa_r+0x444>
 8012042:	2c00      	cmp	r4, #0
 8012044:	f000 809e 	beq.w	8012184 <_dtoa_r+0x444>
 8012048:	2f00      	cmp	r7, #0
 801204a:	dd33      	ble.n	80120b4 <_dtoa_r+0x374>
 801204c:	4b9c      	ldr	r3, [pc, #624]	@ (80122c0 <_dtoa_r+0x580>)
 801204e:	f007 020f 	and.w	r2, r7, #15
 8012052:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012056:	ed93 7b00 	vldr	d7, [r3]
 801205a:	05f8      	lsls	r0, r7, #23
 801205c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012060:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012064:	d516      	bpl.n	8012094 <_dtoa_r+0x354>
 8012066:	4b97      	ldr	r3, [pc, #604]	@ (80122c4 <_dtoa_r+0x584>)
 8012068:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801206c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012070:	f7ee fbd4 	bl	800081c <__aeabi_ddiv>
 8012074:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012078:	f004 040f 	and.w	r4, r4, #15
 801207c:	2603      	movs	r6, #3
 801207e:	4d91      	ldr	r5, [pc, #580]	@ (80122c4 <_dtoa_r+0x584>)
 8012080:	b954      	cbnz	r4, 8012098 <_dtoa_r+0x358>
 8012082:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012086:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801208a:	f7ee fbc7 	bl	800081c <__aeabi_ddiv>
 801208e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012092:	e028      	b.n	80120e6 <_dtoa_r+0x3a6>
 8012094:	2602      	movs	r6, #2
 8012096:	e7f2      	b.n	801207e <_dtoa_r+0x33e>
 8012098:	07e1      	lsls	r1, r4, #31
 801209a:	d508      	bpl.n	80120ae <_dtoa_r+0x36e>
 801209c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80120a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80120a4:	f7ee fa90 	bl	80005c8 <__aeabi_dmul>
 80120a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80120ac:	3601      	adds	r6, #1
 80120ae:	1064      	asrs	r4, r4, #1
 80120b0:	3508      	adds	r5, #8
 80120b2:	e7e5      	b.n	8012080 <_dtoa_r+0x340>
 80120b4:	f000 80af 	beq.w	8012216 <_dtoa_r+0x4d6>
 80120b8:	427c      	negs	r4, r7
 80120ba:	4b81      	ldr	r3, [pc, #516]	@ (80122c0 <_dtoa_r+0x580>)
 80120bc:	4d81      	ldr	r5, [pc, #516]	@ (80122c4 <_dtoa_r+0x584>)
 80120be:	f004 020f 	and.w	r2, r4, #15
 80120c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80120c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80120ce:	f7ee fa7b 	bl	80005c8 <__aeabi_dmul>
 80120d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80120d6:	1124      	asrs	r4, r4, #4
 80120d8:	2300      	movs	r3, #0
 80120da:	2602      	movs	r6, #2
 80120dc:	2c00      	cmp	r4, #0
 80120de:	f040 808f 	bne.w	8012200 <_dtoa_r+0x4c0>
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d1d3      	bne.n	801208e <_dtoa_r+0x34e>
 80120e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80120e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	f000 8094 	beq.w	801221a <_dtoa_r+0x4da>
 80120f2:	4b75      	ldr	r3, [pc, #468]	@ (80122c8 <_dtoa_r+0x588>)
 80120f4:	2200      	movs	r2, #0
 80120f6:	4620      	mov	r0, r4
 80120f8:	4629      	mov	r1, r5
 80120fa:	f7ee fcd7 	bl	8000aac <__aeabi_dcmplt>
 80120fe:	2800      	cmp	r0, #0
 8012100:	f000 808b 	beq.w	801221a <_dtoa_r+0x4da>
 8012104:	9b03      	ldr	r3, [sp, #12]
 8012106:	2b00      	cmp	r3, #0
 8012108:	f000 8087 	beq.w	801221a <_dtoa_r+0x4da>
 801210c:	f1bb 0f00 	cmp.w	fp, #0
 8012110:	dd34      	ble.n	801217c <_dtoa_r+0x43c>
 8012112:	4620      	mov	r0, r4
 8012114:	4b6d      	ldr	r3, [pc, #436]	@ (80122cc <_dtoa_r+0x58c>)
 8012116:	2200      	movs	r2, #0
 8012118:	4629      	mov	r1, r5
 801211a:	f7ee fa55 	bl	80005c8 <__aeabi_dmul>
 801211e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012122:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8012126:	3601      	adds	r6, #1
 8012128:	465c      	mov	r4, fp
 801212a:	4630      	mov	r0, r6
 801212c:	f7ee f9e2 	bl	80004f4 <__aeabi_i2d>
 8012130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012134:	f7ee fa48 	bl	80005c8 <__aeabi_dmul>
 8012138:	4b65      	ldr	r3, [pc, #404]	@ (80122d0 <_dtoa_r+0x590>)
 801213a:	2200      	movs	r2, #0
 801213c:	f7ee f88e 	bl	800025c <__adddf3>
 8012140:	4605      	mov	r5, r0
 8012142:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012146:	2c00      	cmp	r4, #0
 8012148:	d16a      	bne.n	8012220 <_dtoa_r+0x4e0>
 801214a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801214e:	4b61      	ldr	r3, [pc, #388]	@ (80122d4 <_dtoa_r+0x594>)
 8012150:	2200      	movs	r2, #0
 8012152:	f7ee f881 	bl	8000258 <__aeabi_dsub>
 8012156:	4602      	mov	r2, r0
 8012158:	460b      	mov	r3, r1
 801215a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801215e:	462a      	mov	r2, r5
 8012160:	4633      	mov	r3, r6
 8012162:	f7ee fcc1 	bl	8000ae8 <__aeabi_dcmpgt>
 8012166:	2800      	cmp	r0, #0
 8012168:	f040 8298 	bne.w	801269c <_dtoa_r+0x95c>
 801216c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012170:	462a      	mov	r2, r5
 8012172:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012176:	f7ee fc99 	bl	8000aac <__aeabi_dcmplt>
 801217a:	bb38      	cbnz	r0, 80121cc <_dtoa_r+0x48c>
 801217c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012180:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012184:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012186:	2b00      	cmp	r3, #0
 8012188:	f2c0 8157 	blt.w	801243a <_dtoa_r+0x6fa>
 801218c:	2f0e      	cmp	r7, #14
 801218e:	f300 8154 	bgt.w	801243a <_dtoa_r+0x6fa>
 8012192:	4b4b      	ldr	r3, [pc, #300]	@ (80122c0 <_dtoa_r+0x580>)
 8012194:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012198:	ed93 7b00 	vldr	d7, [r3]
 801219c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801219e:	2b00      	cmp	r3, #0
 80121a0:	ed8d 7b00 	vstr	d7, [sp]
 80121a4:	f280 80e5 	bge.w	8012372 <_dtoa_r+0x632>
 80121a8:	9b03      	ldr	r3, [sp, #12]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	f300 80e1 	bgt.w	8012372 <_dtoa_r+0x632>
 80121b0:	d10c      	bne.n	80121cc <_dtoa_r+0x48c>
 80121b2:	4b48      	ldr	r3, [pc, #288]	@ (80122d4 <_dtoa_r+0x594>)
 80121b4:	2200      	movs	r2, #0
 80121b6:	ec51 0b17 	vmov	r0, r1, d7
 80121ba:	f7ee fa05 	bl	80005c8 <__aeabi_dmul>
 80121be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121c2:	f7ee fc87 	bl	8000ad4 <__aeabi_dcmpge>
 80121c6:	2800      	cmp	r0, #0
 80121c8:	f000 8266 	beq.w	8012698 <_dtoa_r+0x958>
 80121cc:	2400      	movs	r4, #0
 80121ce:	4625      	mov	r5, r4
 80121d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80121d2:	4656      	mov	r6, sl
 80121d4:	ea6f 0803 	mvn.w	r8, r3
 80121d8:	2700      	movs	r7, #0
 80121da:	4621      	mov	r1, r4
 80121dc:	4648      	mov	r0, r9
 80121de:	f000 fcbf 	bl	8012b60 <_Bfree>
 80121e2:	2d00      	cmp	r5, #0
 80121e4:	f000 80bd 	beq.w	8012362 <_dtoa_r+0x622>
 80121e8:	b12f      	cbz	r7, 80121f6 <_dtoa_r+0x4b6>
 80121ea:	42af      	cmp	r7, r5
 80121ec:	d003      	beq.n	80121f6 <_dtoa_r+0x4b6>
 80121ee:	4639      	mov	r1, r7
 80121f0:	4648      	mov	r0, r9
 80121f2:	f000 fcb5 	bl	8012b60 <_Bfree>
 80121f6:	4629      	mov	r1, r5
 80121f8:	4648      	mov	r0, r9
 80121fa:	f000 fcb1 	bl	8012b60 <_Bfree>
 80121fe:	e0b0      	b.n	8012362 <_dtoa_r+0x622>
 8012200:	07e2      	lsls	r2, r4, #31
 8012202:	d505      	bpl.n	8012210 <_dtoa_r+0x4d0>
 8012204:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012208:	f7ee f9de 	bl	80005c8 <__aeabi_dmul>
 801220c:	3601      	adds	r6, #1
 801220e:	2301      	movs	r3, #1
 8012210:	1064      	asrs	r4, r4, #1
 8012212:	3508      	adds	r5, #8
 8012214:	e762      	b.n	80120dc <_dtoa_r+0x39c>
 8012216:	2602      	movs	r6, #2
 8012218:	e765      	b.n	80120e6 <_dtoa_r+0x3a6>
 801221a:	9c03      	ldr	r4, [sp, #12]
 801221c:	46b8      	mov	r8, r7
 801221e:	e784      	b.n	801212a <_dtoa_r+0x3ea>
 8012220:	4b27      	ldr	r3, [pc, #156]	@ (80122c0 <_dtoa_r+0x580>)
 8012222:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012224:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012228:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801222c:	4454      	add	r4, sl
 801222e:	2900      	cmp	r1, #0
 8012230:	d054      	beq.n	80122dc <_dtoa_r+0x59c>
 8012232:	4929      	ldr	r1, [pc, #164]	@ (80122d8 <_dtoa_r+0x598>)
 8012234:	2000      	movs	r0, #0
 8012236:	f7ee faf1 	bl	800081c <__aeabi_ddiv>
 801223a:	4633      	mov	r3, r6
 801223c:	462a      	mov	r2, r5
 801223e:	f7ee f80b 	bl	8000258 <__aeabi_dsub>
 8012242:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012246:	4656      	mov	r6, sl
 8012248:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801224c:	f7ee fc6c 	bl	8000b28 <__aeabi_d2iz>
 8012250:	4605      	mov	r5, r0
 8012252:	f7ee f94f 	bl	80004f4 <__aeabi_i2d>
 8012256:	4602      	mov	r2, r0
 8012258:	460b      	mov	r3, r1
 801225a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801225e:	f7ed fffb 	bl	8000258 <__aeabi_dsub>
 8012262:	3530      	adds	r5, #48	@ 0x30
 8012264:	4602      	mov	r2, r0
 8012266:	460b      	mov	r3, r1
 8012268:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801226c:	f806 5b01 	strb.w	r5, [r6], #1
 8012270:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012274:	f7ee fc1a 	bl	8000aac <__aeabi_dcmplt>
 8012278:	2800      	cmp	r0, #0
 801227a:	d172      	bne.n	8012362 <_dtoa_r+0x622>
 801227c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012280:	4911      	ldr	r1, [pc, #68]	@ (80122c8 <_dtoa_r+0x588>)
 8012282:	2000      	movs	r0, #0
 8012284:	f7ed ffe8 	bl	8000258 <__aeabi_dsub>
 8012288:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801228c:	f7ee fc0e 	bl	8000aac <__aeabi_dcmplt>
 8012290:	2800      	cmp	r0, #0
 8012292:	f040 80b4 	bne.w	80123fe <_dtoa_r+0x6be>
 8012296:	42a6      	cmp	r6, r4
 8012298:	f43f af70 	beq.w	801217c <_dtoa_r+0x43c>
 801229c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80122a0:	4b0a      	ldr	r3, [pc, #40]	@ (80122cc <_dtoa_r+0x58c>)
 80122a2:	2200      	movs	r2, #0
 80122a4:	f7ee f990 	bl	80005c8 <__aeabi_dmul>
 80122a8:	4b08      	ldr	r3, [pc, #32]	@ (80122cc <_dtoa_r+0x58c>)
 80122aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80122ae:	2200      	movs	r2, #0
 80122b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122b4:	f7ee f988 	bl	80005c8 <__aeabi_dmul>
 80122b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80122bc:	e7c4      	b.n	8012248 <_dtoa_r+0x508>
 80122be:	bf00      	nop
 80122c0:	080159f8 	.word	0x080159f8
 80122c4:	080159d0 	.word	0x080159d0
 80122c8:	3ff00000 	.word	0x3ff00000
 80122cc:	40240000 	.word	0x40240000
 80122d0:	401c0000 	.word	0x401c0000
 80122d4:	40140000 	.word	0x40140000
 80122d8:	3fe00000 	.word	0x3fe00000
 80122dc:	4631      	mov	r1, r6
 80122de:	4628      	mov	r0, r5
 80122e0:	f7ee f972 	bl	80005c8 <__aeabi_dmul>
 80122e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80122e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80122ea:	4656      	mov	r6, sl
 80122ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80122f0:	f7ee fc1a 	bl	8000b28 <__aeabi_d2iz>
 80122f4:	4605      	mov	r5, r0
 80122f6:	f7ee f8fd 	bl	80004f4 <__aeabi_i2d>
 80122fa:	4602      	mov	r2, r0
 80122fc:	460b      	mov	r3, r1
 80122fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012302:	f7ed ffa9 	bl	8000258 <__aeabi_dsub>
 8012306:	3530      	adds	r5, #48	@ 0x30
 8012308:	f806 5b01 	strb.w	r5, [r6], #1
 801230c:	4602      	mov	r2, r0
 801230e:	460b      	mov	r3, r1
 8012310:	42a6      	cmp	r6, r4
 8012312:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012316:	f04f 0200 	mov.w	r2, #0
 801231a:	d124      	bne.n	8012366 <_dtoa_r+0x626>
 801231c:	4baf      	ldr	r3, [pc, #700]	@ (80125dc <_dtoa_r+0x89c>)
 801231e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012322:	f7ed ff9b 	bl	800025c <__adddf3>
 8012326:	4602      	mov	r2, r0
 8012328:	460b      	mov	r3, r1
 801232a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801232e:	f7ee fbdb 	bl	8000ae8 <__aeabi_dcmpgt>
 8012332:	2800      	cmp	r0, #0
 8012334:	d163      	bne.n	80123fe <_dtoa_r+0x6be>
 8012336:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801233a:	49a8      	ldr	r1, [pc, #672]	@ (80125dc <_dtoa_r+0x89c>)
 801233c:	2000      	movs	r0, #0
 801233e:	f7ed ff8b 	bl	8000258 <__aeabi_dsub>
 8012342:	4602      	mov	r2, r0
 8012344:	460b      	mov	r3, r1
 8012346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801234a:	f7ee fbaf 	bl	8000aac <__aeabi_dcmplt>
 801234e:	2800      	cmp	r0, #0
 8012350:	f43f af14 	beq.w	801217c <_dtoa_r+0x43c>
 8012354:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012356:	1e73      	subs	r3, r6, #1
 8012358:	9313      	str	r3, [sp, #76]	@ 0x4c
 801235a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801235e:	2b30      	cmp	r3, #48	@ 0x30
 8012360:	d0f8      	beq.n	8012354 <_dtoa_r+0x614>
 8012362:	4647      	mov	r7, r8
 8012364:	e03b      	b.n	80123de <_dtoa_r+0x69e>
 8012366:	4b9e      	ldr	r3, [pc, #632]	@ (80125e0 <_dtoa_r+0x8a0>)
 8012368:	f7ee f92e 	bl	80005c8 <__aeabi_dmul>
 801236c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012370:	e7bc      	b.n	80122ec <_dtoa_r+0x5ac>
 8012372:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012376:	4656      	mov	r6, sl
 8012378:	e9dd 2300 	ldrd	r2, r3, [sp]
 801237c:	4620      	mov	r0, r4
 801237e:	4629      	mov	r1, r5
 8012380:	f7ee fa4c 	bl	800081c <__aeabi_ddiv>
 8012384:	f7ee fbd0 	bl	8000b28 <__aeabi_d2iz>
 8012388:	4680      	mov	r8, r0
 801238a:	f7ee f8b3 	bl	80004f4 <__aeabi_i2d>
 801238e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012392:	f7ee f919 	bl	80005c8 <__aeabi_dmul>
 8012396:	4602      	mov	r2, r0
 8012398:	460b      	mov	r3, r1
 801239a:	4620      	mov	r0, r4
 801239c:	4629      	mov	r1, r5
 801239e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80123a2:	f7ed ff59 	bl	8000258 <__aeabi_dsub>
 80123a6:	f806 4b01 	strb.w	r4, [r6], #1
 80123aa:	9d03      	ldr	r5, [sp, #12]
 80123ac:	eba6 040a 	sub.w	r4, r6, sl
 80123b0:	42a5      	cmp	r5, r4
 80123b2:	4602      	mov	r2, r0
 80123b4:	460b      	mov	r3, r1
 80123b6:	d133      	bne.n	8012420 <_dtoa_r+0x6e0>
 80123b8:	f7ed ff50 	bl	800025c <__adddf3>
 80123bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80123c0:	4604      	mov	r4, r0
 80123c2:	460d      	mov	r5, r1
 80123c4:	f7ee fb90 	bl	8000ae8 <__aeabi_dcmpgt>
 80123c8:	b9c0      	cbnz	r0, 80123fc <_dtoa_r+0x6bc>
 80123ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80123ce:	4620      	mov	r0, r4
 80123d0:	4629      	mov	r1, r5
 80123d2:	f7ee fb61 	bl	8000a98 <__aeabi_dcmpeq>
 80123d6:	b110      	cbz	r0, 80123de <_dtoa_r+0x69e>
 80123d8:	f018 0f01 	tst.w	r8, #1
 80123dc:	d10e      	bne.n	80123fc <_dtoa_r+0x6bc>
 80123de:	9902      	ldr	r1, [sp, #8]
 80123e0:	4648      	mov	r0, r9
 80123e2:	f000 fbbd 	bl	8012b60 <_Bfree>
 80123e6:	2300      	movs	r3, #0
 80123e8:	7033      	strb	r3, [r6, #0]
 80123ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80123ec:	3701      	adds	r7, #1
 80123ee:	601f      	str	r7, [r3, #0]
 80123f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	f000 824b 	beq.w	801288e <_dtoa_r+0xb4e>
 80123f8:	601e      	str	r6, [r3, #0]
 80123fa:	e248      	b.n	801288e <_dtoa_r+0xb4e>
 80123fc:	46b8      	mov	r8, r7
 80123fe:	4633      	mov	r3, r6
 8012400:	461e      	mov	r6, r3
 8012402:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012406:	2a39      	cmp	r2, #57	@ 0x39
 8012408:	d106      	bne.n	8012418 <_dtoa_r+0x6d8>
 801240a:	459a      	cmp	sl, r3
 801240c:	d1f8      	bne.n	8012400 <_dtoa_r+0x6c0>
 801240e:	2230      	movs	r2, #48	@ 0x30
 8012410:	f108 0801 	add.w	r8, r8, #1
 8012414:	f88a 2000 	strb.w	r2, [sl]
 8012418:	781a      	ldrb	r2, [r3, #0]
 801241a:	3201      	adds	r2, #1
 801241c:	701a      	strb	r2, [r3, #0]
 801241e:	e7a0      	b.n	8012362 <_dtoa_r+0x622>
 8012420:	4b6f      	ldr	r3, [pc, #444]	@ (80125e0 <_dtoa_r+0x8a0>)
 8012422:	2200      	movs	r2, #0
 8012424:	f7ee f8d0 	bl	80005c8 <__aeabi_dmul>
 8012428:	2200      	movs	r2, #0
 801242a:	2300      	movs	r3, #0
 801242c:	4604      	mov	r4, r0
 801242e:	460d      	mov	r5, r1
 8012430:	f7ee fb32 	bl	8000a98 <__aeabi_dcmpeq>
 8012434:	2800      	cmp	r0, #0
 8012436:	d09f      	beq.n	8012378 <_dtoa_r+0x638>
 8012438:	e7d1      	b.n	80123de <_dtoa_r+0x69e>
 801243a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801243c:	2a00      	cmp	r2, #0
 801243e:	f000 80ea 	beq.w	8012616 <_dtoa_r+0x8d6>
 8012442:	9a07      	ldr	r2, [sp, #28]
 8012444:	2a01      	cmp	r2, #1
 8012446:	f300 80cd 	bgt.w	80125e4 <_dtoa_r+0x8a4>
 801244a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801244c:	2a00      	cmp	r2, #0
 801244e:	f000 80c1 	beq.w	80125d4 <_dtoa_r+0x894>
 8012452:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012456:	9c08      	ldr	r4, [sp, #32]
 8012458:	9e00      	ldr	r6, [sp, #0]
 801245a:	9a00      	ldr	r2, [sp, #0]
 801245c:	441a      	add	r2, r3
 801245e:	9200      	str	r2, [sp, #0]
 8012460:	9a06      	ldr	r2, [sp, #24]
 8012462:	2101      	movs	r1, #1
 8012464:	441a      	add	r2, r3
 8012466:	4648      	mov	r0, r9
 8012468:	9206      	str	r2, [sp, #24]
 801246a:	f000 fc2d 	bl	8012cc8 <__i2b>
 801246e:	4605      	mov	r5, r0
 8012470:	b166      	cbz	r6, 801248c <_dtoa_r+0x74c>
 8012472:	9b06      	ldr	r3, [sp, #24]
 8012474:	2b00      	cmp	r3, #0
 8012476:	dd09      	ble.n	801248c <_dtoa_r+0x74c>
 8012478:	42b3      	cmp	r3, r6
 801247a:	9a00      	ldr	r2, [sp, #0]
 801247c:	bfa8      	it	ge
 801247e:	4633      	movge	r3, r6
 8012480:	1ad2      	subs	r2, r2, r3
 8012482:	9200      	str	r2, [sp, #0]
 8012484:	9a06      	ldr	r2, [sp, #24]
 8012486:	1af6      	subs	r6, r6, r3
 8012488:	1ad3      	subs	r3, r2, r3
 801248a:	9306      	str	r3, [sp, #24]
 801248c:	9b08      	ldr	r3, [sp, #32]
 801248e:	b30b      	cbz	r3, 80124d4 <_dtoa_r+0x794>
 8012490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012492:	2b00      	cmp	r3, #0
 8012494:	f000 80c6 	beq.w	8012624 <_dtoa_r+0x8e4>
 8012498:	2c00      	cmp	r4, #0
 801249a:	f000 80c0 	beq.w	801261e <_dtoa_r+0x8de>
 801249e:	4629      	mov	r1, r5
 80124a0:	4622      	mov	r2, r4
 80124a2:	4648      	mov	r0, r9
 80124a4:	f000 fcc8 	bl	8012e38 <__pow5mult>
 80124a8:	9a02      	ldr	r2, [sp, #8]
 80124aa:	4601      	mov	r1, r0
 80124ac:	4605      	mov	r5, r0
 80124ae:	4648      	mov	r0, r9
 80124b0:	f000 fc20 	bl	8012cf4 <__multiply>
 80124b4:	9902      	ldr	r1, [sp, #8]
 80124b6:	4680      	mov	r8, r0
 80124b8:	4648      	mov	r0, r9
 80124ba:	f000 fb51 	bl	8012b60 <_Bfree>
 80124be:	9b08      	ldr	r3, [sp, #32]
 80124c0:	1b1b      	subs	r3, r3, r4
 80124c2:	9308      	str	r3, [sp, #32]
 80124c4:	f000 80b1 	beq.w	801262a <_dtoa_r+0x8ea>
 80124c8:	9a08      	ldr	r2, [sp, #32]
 80124ca:	4641      	mov	r1, r8
 80124cc:	4648      	mov	r0, r9
 80124ce:	f000 fcb3 	bl	8012e38 <__pow5mult>
 80124d2:	9002      	str	r0, [sp, #8]
 80124d4:	2101      	movs	r1, #1
 80124d6:	4648      	mov	r0, r9
 80124d8:	f000 fbf6 	bl	8012cc8 <__i2b>
 80124dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80124de:	4604      	mov	r4, r0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	f000 81d8 	beq.w	8012896 <_dtoa_r+0xb56>
 80124e6:	461a      	mov	r2, r3
 80124e8:	4601      	mov	r1, r0
 80124ea:	4648      	mov	r0, r9
 80124ec:	f000 fca4 	bl	8012e38 <__pow5mult>
 80124f0:	9b07      	ldr	r3, [sp, #28]
 80124f2:	2b01      	cmp	r3, #1
 80124f4:	4604      	mov	r4, r0
 80124f6:	f300 809f 	bgt.w	8012638 <_dtoa_r+0x8f8>
 80124fa:	9b04      	ldr	r3, [sp, #16]
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	f040 8097 	bne.w	8012630 <_dtoa_r+0x8f0>
 8012502:	9b05      	ldr	r3, [sp, #20]
 8012504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012508:	2b00      	cmp	r3, #0
 801250a:	f040 8093 	bne.w	8012634 <_dtoa_r+0x8f4>
 801250e:	9b05      	ldr	r3, [sp, #20]
 8012510:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012514:	0d1b      	lsrs	r3, r3, #20
 8012516:	051b      	lsls	r3, r3, #20
 8012518:	b133      	cbz	r3, 8012528 <_dtoa_r+0x7e8>
 801251a:	9b00      	ldr	r3, [sp, #0]
 801251c:	3301      	adds	r3, #1
 801251e:	9300      	str	r3, [sp, #0]
 8012520:	9b06      	ldr	r3, [sp, #24]
 8012522:	3301      	adds	r3, #1
 8012524:	9306      	str	r3, [sp, #24]
 8012526:	2301      	movs	r3, #1
 8012528:	9308      	str	r3, [sp, #32]
 801252a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801252c:	2b00      	cmp	r3, #0
 801252e:	f000 81b8 	beq.w	80128a2 <_dtoa_r+0xb62>
 8012532:	6923      	ldr	r3, [r4, #16]
 8012534:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012538:	6918      	ldr	r0, [r3, #16]
 801253a:	f000 fb79 	bl	8012c30 <__hi0bits>
 801253e:	f1c0 0020 	rsb	r0, r0, #32
 8012542:	9b06      	ldr	r3, [sp, #24]
 8012544:	4418      	add	r0, r3
 8012546:	f010 001f 	ands.w	r0, r0, #31
 801254a:	f000 8082 	beq.w	8012652 <_dtoa_r+0x912>
 801254e:	f1c0 0320 	rsb	r3, r0, #32
 8012552:	2b04      	cmp	r3, #4
 8012554:	dd73      	ble.n	801263e <_dtoa_r+0x8fe>
 8012556:	9b00      	ldr	r3, [sp, #0]
 8012558:	f1c0 001c 	rsb	r0, r0, #28
 801255c:	4403      	add	r3, r0
 801255e:	9300      	str	r3, [sp, #0]
 8012560:	9b06      	ldr	r3, [sp, #24]
 8012562:	4403      	add	r3, r0
 8012564:	4406      	add	r6, r0
 8012566:	9306      	str	r3, [sp, #24]
 8012568:	9b00      	ldr	r3, [sp, #0]
 801256a:	2b00      	cmp	r3, #0
 801256c:	dd05      	ble.n	801257a <_dtoa_r+0x83a>
 801256e:	9902      	ldr	r1, [sp, #8]
 8012570:	461a      	mov	r2, r3
 8012572:	4648      	mov	r0, r9
 8012574:	f000 fcba 	bl	8012eec <__lshift>
 8012578:	9002      	str	r0, [sp, #8]
 801257a:	9b06      	ldr	r3, [sp, #24]
 801257c:	2b00      	cmp	r3, #0
 801257e:	dd05      	ble.n	801258c <_dtoa_r+0x84c>
 8012580:	4621      	mov	r1, r4
 8012582:	461a      	mov	r2, r3
 8012584:	4648      	mov	r0, r9
 8012586:	f000 fcb1 	bl	8012eec <__lshift>
 801258a:	4604      	mov	r4, r0
 801258c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801258e:	2b00      	cmp	r3, #0
 8012590:	d061      	beq.n	8012656 <_dtoa_r+0x916>
 8012592:	9802      	ldr	r0, [sp, #8]
 8012594:	4621      	mov	r1, r4
 8012596:	f000 fd15 	bl	8012fc4 <__mcmp>
 801259a:	2800      	cmp	r0, #0
 801259c:	da5b      	bge.n	8012656 <_dtoa_r+0x916>
 801259e:	2300      	movs	r3, #0
 80125a0:	9902      	ldr	r1, [sp, #8]
 80125a2:	220a      	movs	r2, #10
 80125a4:	4648      	mov	r0, r9
 80125a6:	f000 fafd 	bl	8012ba4 <__multadd>
 80125aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125ac:	9002      	str	r0, [sp, #8]
 80125ae:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80125b2:	2b00      	cmp	r3, #0
 80125b4:	f000 8177 	beq.w	80128a6 <_dtoa_r+0xb66>
 80125b8:	4629      	mov	r1, r5
 80125ba:	2300      	movs	r3, #0
 80125bc:	220a      	movs	r2, #10
 80125be:	4648      	mov	r0, r9
 80125c0:	f000 faf0 	bl	8012ba4 <__multadd>
 80125c4:	f1bb 0f00 	cmp.w	fp, #0
 80125c8:	4605      	mov	r5, r0
 80125ca:	dc6f      	bgt.n	80126ac <_dtoa_r+0x96c>
 80125cc:	9b07      	ldr	r3, [sp, #28]
 80125ce:	2b02      	cmp	r3, #2
 80125d0:	dc49      	bgt.n	8012666 <_dtoa_r+0x926>
 80125d2:	e06b      	b.n	80126ac <_dtoa_r+0x96c>
 80125d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80125d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80125da:	e73c      	b.n	8012456 <_dtoa_r+0x716>
 80125dc:	3fe00000 	.word	0x3fe00000
 80125e0:	40240000 	.word	0x40240000
 80125e4:	9b03      	ldr	r3, [sp, #12]
 80125e6:	1e5c      	subs	r4, r3, #1
 80125e8:	9b08      	ldr	r3, [sp, #32]
 80125ea:	42a3      	cmp	r3, r4
 80125ec:	db09      	blt.n	8012602 <_dtoa_r+0x8c2>
 80125ee:	1b1c      	subs	r4, r3, r4
 80125f0:	9b03      	ldr	r3, [sp, #12]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	f6bf af30 	bge.w	8012458 <_dtoa_r+0x718>
 80125f8:	9b00      	ldr	r3, [sp, #0]
 80125fa:	9a03      	ldr	r2, [sp, #12]
 80125fc:	1a9e      	subs	r6, r3, r2
 80125fe:	2300      	movs	r3, #0
 8012600:	e72b      	b.n	801245a <_dtoa_r+0x71a>
 8012602:	9b08      	ldr	r3, [sp, #32]
 8012604:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012606:	9408      	str	r4, [sp, #32]
 8012608:	1ae3      	subs	r3, r4, r3
 801260a:	441a      	add	r2, r3
 801260c:	9e00      	ldr	r6, [sp, #0]
 801260e:	9b03      	ldr	r3, [sp, #12]
 8012610:	920d      	str	r2, [sp, #52]	@ 0x34
 8012612:	2400      	movs	r4, #0
 8012614:	e721      	b.n	801245a <_dtoa_r+0x71a>
 8012616:	9c08      	ldr	r4, [sp, #32]
 8012618:	9e00      	ldr	r6, [sp, #0]
 801261a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801261c:	e728      	b.n	8012470 <_dtoa_r+0x730>
 801261e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012622:	e751      	b.n	80124c8 <_dtoa_r+0x788>
 8012624:	9a08      	ldr	r2, [sp, #32]
 8012626:	9902      	ldr	r1, [sp, #8]
 8012628:	e750      	b.n	80124cc <_dtoa_r+0x78c>
 801262a:	f8cd 8008 	str.w	r8, [sp, #8]
 801262e:	e751      	b.n	80124d4 <_dtoa_r+0x794>
 8012630:	2300      	movs	r3, #0
 8012632:	e779      	b.n	8012528 <_dtoa_r+0x7e8>
 8012634:	9b04      	ldr	r3, [sp, #16]
 8012636:	e777      	b.n	8012528 <_dtoa_r+0x7e8>
 8012638:	2300      	movs	r3, #0
 801263a:	9308      	str	r3, [sp, #32]
 801263c:	e779      	b.n	8012532 <_dtoa_r+0x7f2>
 801263e:	d093      	beq.n	8012568 <_dtoa_r+0x828>
 8012640:	9a00      	ldr	r2, [sp, #0]
 8012642:	331c      	adds	r3, #28
 8012644:	441a      	add	r2, r3
 8012646:	9200      	str	r2, [sp, #0]
 8012648:	9a06      	ldr	r2, [sp, #24]
 801264a:	441a      	add	r2, r3
 801264c:	441e      	add	r6, r3
 801264e:	9206      	str	r2, [sp, #24]
 8012650:	e78a      	b.n	8012568 <_dtoa_r+0x828>
 8012652:	4603      	mov	r3, r0
 8012654:	e7f4      	b.n	8012640 <_dtoa_r+0x900>
 8012656:	9b03      	ldr	r3, [sp, #12]
 8012658:	2b00      	cmp	r3, #0
 801265a:	46b8      	mov	r8, r7
 801265c:	dc20      	bgt.n	80126a0 <_dtoa_r+0x960>
 801265e:	469b      	mov	fp, r3
 8012660:	9b07      	ldr	r3, [sp, #28]
 8012662:	2b02      	cmp	r3, #2
 8012664:	dd1e      	ble.n	80126a4 <_dtoa_r+0x964>
 8012666:	f1bb 0f00 	cmp.w	fp, #0
 801266a:	f47f adb1 	bne.w	80121d0 <_dtoa_r+0x490>
 801266e:	4621      	mov	r1, r4
 8012670:	465b      	mov	r3, fp
 8012672:	2205      	movs	r2, #5
 8012674:	4648      	mov	r0, r9
 8012676:	f000 fa95 	bl	8012ba4 <__multadd>
 801267a:	4601      	mov	r1, r0
 801267c:	4604      	mov	r4, r0
 801267e:	9802      	ldr	r0, [sp, #8]
 8012680:	f000 fca0 	bl	8012fc4 <__mcmp>
 8012684:	2800      	cmp	r0, #0
 8012686:	f77f ada3 	ble.w	80121d0 <_dtoa_r+0x490>
 801268a:	4656      	mov	r6, sl
 801268c:	2331      	movs	r3, #49	@ 0x31
 801268e:	f806 3b01 	strb.w	r3, [r6], #1
 8012692:	f108 0801 	add.w	r8, r8, #1
 8012696:	e59f      	b.n	80121d8 <_dtoa_r+0x498>
 8012698:	9c03      	ldr	r4, [sp, #12]
 801269a:	46b8      	mov	r8, r7
 801269c:	4625      	mov	r5, r4
 801269e:	e7f4      	b.n	801268a <_dtoa_r+0x94a>
 80126a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80126a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	f000 8101 	beq.w	80128ae <_dtoa_r+0xb6e>
 80126ac:	2e00      	cmp	r6, #0
 80126ae:	dd05      	ble.n	80126bc <_dtoa_r+0x97c>
 80126b0:	4629      	mov	r1, r5
 80126b2:	4632      	mov	r2, r6
 80126b4:	4648      	mov	r0, r9
 80126b6:	f000 fc19 	bl	8012eec <__lshift>
 80126ba:	4605      	mov	r5, r0
 80126bc:	9b08      	ldr	r3, [sp, #32]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d05c      	beq.n	801277c <_dtoa_r+0xa3c>
 80126c2:	6869      	ldr	r1, [r5, #4]
 80126c4:	4648      	mov	r0, r9
 80126c6:	f000 fa0b 	bl	8012ae0 <_Balloc>
 80126ca:	4606      	mov	r6, r0
 80126cc:	b928      	cbnz	r0, 80126da <_dtoa_r+0x99a>
 80126ce:	4b82      	ldr	r3, [pc, #520]	@ (80128d8 <_dtoa_r+0xb98>)
 80126d0:	4602      	mov	r2, r0
 80126d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80126d6:	f7ff bb4a 	b.w	8011d6e <_dtoa_r+0x2e>
 80126da:	692a      	ldr	r2, [r5, #16]
 80126dc:	3202      	adds	r2, #2
 80126de:	0092      	lsls	r2, r2, #2
 80126e0:	f105 010c 	add.w	r1, r5, #12
 80126e4:	300c      	adds	r0, #12
 80126e6:	f7ff fa92 	bl	8011c0e <memcpy>
 80126ea:	2201      	movs	r2, #1
 80126ec:	4631      	mov	r1, r6
 80126ee:	4648      	mov	r0, r9
 80126f0:	f000 fbfc 	bl	8012eec <__lshift>
 80126f4:	f10a 0301 	add.w	r3, sl, #1
 80126f8:	9300      	str	r3, [sp, #0]
 80126fa:	eb0a 030b 	add.w	r3, sl, fp
 80126fe:	9308      	str	r3, [sp, #32]
 8012700:	9b04      	ldr	r3, [sp, #16]
 8012702:	f003 0301 	and.w	r3, r3, #1
 8012706:	462f      	mov	r7, r5
 8012708:	9306      	str	r3, [sp, #24]
 801270a:	4605      	mov	r5, r0
 801270c:	9b00      	ldr	r3, [sp, #0]
 801270e:	9802      	ldr	r0, [sp, #8]
 8012710:	4621      	mov	r1, r4
 8012712:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8012716:	f7ff fa88 	bl	8011c2a <quorem>
 801271a:	4603      	mov	r3, r0
 801271c:	3330      	adds	r3, #48	@ 0x30
 801271e:	9003      	str	r0, [sp, #12]
 8012720:	4639      	mov	r1, r7
 8012722:	9802      	ldr	r0, [sp, #8]
 8012724:	9309      	str	r3, [sp, #36]	@ 0x24
 8012726:	f000 fc4d 	bl	8012fc4 <__mcmp>
 801272a:	462a      	mov	r2, r5
 801272c:	9004      	str	r0, [sp, #16]
 801272e:	4621      	mov	r1, r4
 8012730:	4648      	mov	r0, r9
 8012732:	f000 fc63 	bl	8012ffc <__mdiff>
 8012736:	68c2      	ldr	r2, [r0, #12]
 8012738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801273a:	4606      	mov	r6, r0
 801273c:	bb02      	cbnz	r2, 8012780 <_dtoa_r+0xa40>
 801273e:	4601      	mov	r1, r0
 8012740:	9802      	ldr	r0, [sp, #8]
 8012742:	f000 fc3f 	bl	8012fc4 <__mcmp>
 8012746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012748:	4602      	mov	r2, r0
 801274a:	4631      	mov	r1, r6
 801274c:	4648      	mov	r0, r9
 801274e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012750:	9309      	str	r3, [sp, #36]	@ 0x24
 8012752:	f000 fa05 	bl	8012b60 <_Bfree>
 8012756:	9b07      	ldr	r3, [sp, #28]
 8012758:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801275a:	9e00      	ldr	r6, [sp, #0]
 801275c:	ea42 0103 	orr.w	r1, r2, r3
 8012760:	9b06      	ldr	r3, [sp, #24]
 8012762:	4319      	orrs	r1, r3
 8012764:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012766:	d10d      	bne.n	8012784 <_dtoa_r+0xa44>
 8012768:	2b39      	cmp	r3, #57	@ 0x39
 801276a:	d027      	beq.n	80127bc <_dtoa_r+0xa7c>
 801276c:	9a04      	ldr	r2, [sp, #16]
 801276e:	2a00      	cmp	r2, #0
 8012770:	dd01      	ble.n	8012776 <_dtoa_r+0xa36>
 8012772:	9b03      	ldr	r3, [sp, #12]
 8012774:	3331      	adds	r3, #49	@ 0x31
 8012776:	f88b 3000 	strb.w	r3, [fp]
 801277a:	e52e      	b.n	80121da <_dtoa_r+0x49a>
 801277c:	4628      	mov	r0, r5
 801277e:	e7b9      	b.n	80126f4 <_dtoa_r+0x9b4>
 8012780:	2201      	movs	r2, #1
 8012782:	e7e2      	b.n	801274a <_dtoa_r+0xa0a>
 8012784:	9904      	ldr	r1, [sp, #16]
 8012786:	2900      	cmp	r1, #0
 8012788:	db04      	blt.n	8012794 <_dtoa_r+0xa54>
 801278a:	9807      	ldr	r0, [sp, #28]
 801278c:	4301      	orrs	r1, r0
 801278e:	9806      	ldr	r0, [sp, #24]
 8012790:	4301      	orrs	r1, r0
 8012792:	d120      	bne.n	80127d6 <_dtoa_r+0xa96>
 8012794:	2a00      	cmp	r2, #0
 8012796:	ddee      	ble.n	8012776 <_dtoa_r+0xa36>
 8012798:	9902      	ldr	r1, [sp, #8]
 801279a:	9300      	str	r3, [sp, #0]
 801279c:	2201      	movs	r2, #1
 801279e:	4648      	mov	r0, r9
 80127a0:	f000 fba4 	bl	8012eec <__lshift>
 80127a4:	4621      	mov	r1, r4
 80127a6:	9002      	str	r0, [sp, #8]
 80127a8:	f000 fc0c 	bl	8012fc4 <__mcmp>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	9b00      	ldr	r3, [sp, #0]
 80127b0:	dc02      	bgt.n	80127b8 <_dtoa_r+0xa78>
 80127b2:	d1e0      	bne.n	8012776 <_dtoa_r+0xa36>
 80127b4:	07da      	lsls	r2, r3, #31
 80127b6:	d5de      	bpl.n	8012776 <_dtoa_r+0xa36>
 80127b8:	2b39      	cmp	r3, #57	@ 0x39
 80127ba:	d1da      	bne.n	8012772 <_dtoa_r+0xa32>
 80127bc:	2339      	movs	r3, #57	@ 0x39
 80127be:	f88b 3000 	strb.w	r3, [fp]
 80127c2:	4633      	mov	r3, r6
 80127c4:	461e      	mov	r6, r3
 80127c6:	3b01      	subs	r3, #1
 80127c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80127cc:	2a39      	cmp	r2, #57	@ 0x39
 80127ce:	d04e      	beq.n	801286e <_dtoa_r+0xb2e>
 80127d0:	3201      	adds	r2, #1
 80127d2:	701a      	strb	r2, [r3, #0]
 80127d4:	e501      	b.n	80121da <_dtoa_r+0x49a>
 80127d6:	2a00      	cmp	r2, #0
 80127d8:	dd03      	ble.n	80127e2 <_dtoa_r+0xaa2>
 80127da:	2b39      	cmp	r3, #57	@ 0x39
 80127dc:	d0ee      	beq.n	80127bc <_dtoa_r+0xa7c>
 80127de:	3301      	adds	r3, #1
 80127e0:	e7c9      	b.n	8012776 <_dtoa_r+0xa36>
 80127e2:	9a00      	ldr	r2, [sp, #0]
 80127e4:	9908      	ldr	r1, [sp, #32]
 80127e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80127ea:	428a      	cmp	r2, r1
 80127ec:	d028      	beq.n	8012840 <_dtoa_r+0xb00>
 80127ee:	9902      	ldr	r1, [sp, #8]
 80127f0:	2300      	movs	r3, #0
 80127f2:	220a      	movs	r2, #10
 80127f4:	4648      	mov	r0, r9
 80127f6:	f000 f9d5 	bl	8012ba4 <__multadd>
 80127fa:	42af      	cmp	r7, r5
 80127fc:	9002      	str	r0, [sp, #8]
 80127fe:	f04f 0300 	mov.w	r3, #0
 8012802:	f04f 020a 	mov.w	r2, #10
 8012806:	4639      	mov	r1, r7
 8012808:	4648      	mov	r0, r9
 801280a:	d107      	bne.n	801281c <_dtoa_r+0xadc>
 801280c:	f000 f9ca 	bl	8012ba4 <__multadd>
 8012810:	4607      	mov	r7, r0
 8012812:	4605      	mov	r5, r0
 8012814:	9b00      	ldr	r3, [sp, #0]
 8012816:	3301      	adds	r3, #1
 8012818:	9300      	str	r3, [sp, #0]
 801281a:	e777      	b.n	801270c <_dtoa_r+0x9cc>
 801281c:	f000 f9c2 	bl	8012ba4 <__multadd>
 8012820:	4629      	mov	r1, r5
 8012822:	4607      	mov	r7, r0
 8012824:	2300      	movs	r3, #0
 8012826:	220a      	movs	r2, #10
 8012828:	4648      	mov	r0, r9
 801282a:	f000 f9bb 	bl	8012ba4 <__multadd>
 801282e:	4605      	mov	r5, r0
 8012830:	e7f0      	b.n	8012814 <_dtoa_r+0xad4>
 8012832:	f1bb 0f00 	cmp.w	fp, #0
 8012836:	bfcc      	ite	gt
 8012838:	465e      	movgt	r6, fp
 801283a:	2601      	movle	r6, #1
 801283c:	4456      	add	r6, sl
 801283e:	2700      	movs	r7, #0
 8012840:	9902      	ldr	r1, [sp, #8]
 8012842:	9300      	str	r3, [sp, #0]
 8012844:	2201      	movs	r2, #1
 8012846:	4648      	mov	r0, r9
 8012848:	f000 fb50 	bl	8012eec <__lshift>
 801284c:	4621      	mov	r1, r4
 801284e:	9002      	str	r0, [sp, #8]
 8012850:	f000 fbb8 	bl	8012fc4 <__mcmp>
 8012854:	2800      	cmp	r0, #0
 8012856:	dcb4      	bgt.n	80127c2 <_dtoa_r+0xa82>
 8012858:	d102      	bne.n	8012860 <_dtoa_r+0xb20>
 801285a:	9b00      	ldr	r3, [sp, #0]
 801285c:	07db      	lsls	r3, r3, #31
 801285e:	d4b0      	bmi.n	80127c2 <_dtoa_r+0xa82>
 8012860:	4633      	mov	r3, r6
 8012862:	461e      	mov	r6, r3
 8012864:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012868:	2a30      	cmp	r2, #48	@ 0x30
 801286a:	d0fa      	beq.n	8012862 <_dtoa_r+0xb22>
 801286c:	e4b5      	b.n	80121da <_dtoa_r+0x49a>
 801286e:	459a      	cmp	sl, r3
 8012870:	d1a8      	bne.n	80127c4 <_dtoa_r+0xa84>
 8012872:	2331      	movs	r3, #49	@ 0x31
 8012874:	f108 0801 	add.w	r8, r8, #1
 8012878:	f88a 3000 	strb.w	r3, [sl]
 801287c:	e4ad      	b.n	80121da <_dtoa_r+0x49a>
 801287e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012880:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80128dc <_dtoa_r+0xb9c>
 8012884:	b11b      	cbz	r3, 801288e <_dtoa_r+0xb4e>
 8012886:	f10a 0308 	add.w	r3, sl, #8
 801288a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801288c:	6013      	str	r3, [r2, #0]
 801288e:	4650      	mov	r0, sl
 8012890:	b017      	add	sp, #92	@ 0x5c
 8012892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012896:	9b07      	ldr	r3, [sp, #28]
 8012898:	2b01      	cmp	r3, #1
 801289a:	f77f ae2e 	ble.w	80124fa <_dtoa_r+0x7ba>
 801289e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80128a0:	9308      	str	r3, [sp, #32]
 80128a2:	2001      	movs	r0, #1
 80128a4:	e64d      	b.n	8012542 <_dtoa_r+0x802>
 80128a6:	f1bb 0f00 	cmp.w	fp, #0
 80128aa:	f77f aed9 	ble.w	8012660 <_dtoa_r+0x920>
 80128ae:	4656      	mov	r6, sl
 80128b0:	9802      	ldr	r0, [sp, #8]
 80128b2:	4621      	mov	r1, r4
 80128b4:	f7ff f9b9 	bl	8011c2a <quorem>
 80128b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80128bc:	f806 3b01 	strb.w	r3, [r6], #1
 80128c0:	eba6 020a 	sub.w	r2, r6, sl
 80128c4:	4593      	cmp	fp, r2
 80128c6:	ddb4      	ble.n	8012832 <_dtoa_r+0xaf2>
 80128c8:	9902      	ldr	r1, [sp, #8]
 80128ca:	2300      	movs	r3, #0
 80128cc:	220a      	movs	r2, #10
 80128ce:	4648      	mov	r0, r9
 80128d0:	f000 f968 	bl	8012ba4 <__multadd>
 80128d4:	9002      	str	r0, [sp, #8]
 80128d6:	e7eb      	b.n	80128b0 <_dtoa_r+0xb70>
 80128d8:	080158fc 	.word	0x080158fc
 80128dc:	08015880 	.word	0x08015880

080128e0 <_free_r>:
 80128e0:	b538      	push	{r3, r4, r5, lr}
 80128e2:	4605      	mov	r5, r0
 80128e4:	2900      	cmp	r1, #0
 80128e6:	d041      	beq.n	801296c <_free_r+0x8c>
 80128e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80128ec:	1f0c      	subs	r4, r1, #4
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	bfb8      	it	lt
 80128f2:	18e4      	addlt	r4, r4, r3
 80128f4:	f000 f8e8 	bl	8012ac8 <__malloc_lock>
 80128f8:	4a1d      	ldr	r2, [pc, #116]	@ (8012970 <_free_r+0x90>)
 80128fa:	6813      	ldr	r3, [r2, #0]
 80128fc:	b933      	cbnz	r3, 801290c <_free_r+0x2c>
 80128fe:	6063      	str	r3, [r4, #4]
 8012900:	6014      	str	r4, [r2, #0]
 8012902:	4628      	mov	r0, r5
 8012904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012908:	f000 b8e4 	b.w	8012ad4 <__malloc_unlock>
 801290c:	42a3      	cmp	r3, r4
 801290e:	d908      	bls.n	8012922 <_free_r+0x42>
 8012910:	6820      	ldr	r0, [r4, #0]
 8012912:	1821      	adds	r1, r4, r0
 8012914:	428b      	cmp	r3, r1
 8012916:	bf01      	itttt	eq
 8012918:	6819      	ldreq	r1, [r3, #0]
 801291a:	685b      	ldreq	r3, [r3, #4]
 801291c:	1809      	addeq	r1, r1, r0
 801291e:	6021      	streq	r1, [r4, #0]
 8012920:	e7ed      	b.n	80128fe <_free_r+0x1e>
 8012922:	461a      	mov	r2, r3
 8012924:	685b      	ldr	r3, [r3, #4]
 8012926:	b10b      	cbz	r3, 801292c <_free_r+0x4c>
 8012928:	42a3      	cmp	r3, r4
 801292a:	d9fa      	bls.n	8012922 <_free_r+0x42>
 801292c:	6811      	ldr	r1, [r2, #0]
 801292e:	1850      	adds	r0, r2, r1
 8012930:	42a0      	cmp	r0, r4
 8012932:	d10b      	bne.n	801294c <_free_r+0x6c>
 8012934:	6820      	ldr	r0, [r4, #0]
 8012936:	4401      	add	r1, r0
 8012938:	1850      	adds	r0, r2, r1
 801293a:	4283      	cmp	r3, r0
 801293c:	6011      	str	r1, [r2, #0]
 801293e:	d1e0      	bne.n	8012902 <_free_r+0x22>
 8012940:	6818      	ldr	r0, [r3, #0]
 8012942:	685b      	ldr	r3, [r3, #4]
 8012944:	6053      	str	r3, [r2, #4]
 8012946:	4408      	add	r0, r1
 8012948:	6010      	str	r0, [r2, #0]
 801294a:	e7da      	b.n	8012902 <_free_r+0x22>
 801294c:	d902      	bls.n	8012954 <_free_r+0x74>
 801294e:	230c      	movs	r3, #12
 8012950:	602b      	str	r3, [r5, #0]
 8012952:	e7d6      	b.n	8012902 <_free_r+0x22>
 8012954:	6820      	ldr	r0, [r4, #0]
 8012956:	1821      	adds	r1, r4, r0
 8012958:	428b      	cmp	r3, r1
 801295a:	bf04      	itt	eq
 801295c:	6819      	ldreq	r1, [r3, #0]
 801295e:	685b      	ldreq	r3, [r3, #4]
 8012960:	6063      	str	r3, [r4, #4]
 8012962:	bf04      	itt	eq
 8012964:	1809      	addeq	r1, r1, r0
 8012966:	6021      	streq	r1, [r4, #0]
 8012968:	6054      	str	r4, [r2, #4]
 801296a:	e7ca      	b.n	8012902 <_free_r+0x22>
 801296c:	bd38      	pop	{r3, r4, r5, pc}
 801296e:	bf00      	nop
 8012970:	20001e84 	.word	0x20001e84

08012974 <malloc>:
 8012974:	4b02      	ldr	r3, [pc, #8]	@ (8012980 <malloc+0xc>)
 8012976:	4601      	mov	r1, r0
 8012978:	6818      	ldr	r0, [r3, #0]
 801297a:	f000 b825 	b.w	80129c8 <_malloc_r>
 801297e:	bf00      	nop
 8012980:	200000c8 	.word	0x200000c8

08012984 <sbrk_aligned>:
 8012984:	b570      	push	{r4, r5, r6, lr}
 8012986:	4e0f      	ldr	r6, [pc, #60]	@ (80129c4 <sbrk_aligned+0x40>)
 8012988:	460c      	mov	r4, r1
 801298a:	6831      	ldr	r1, [r6, #0]
 801298c:	4605      	mov	r5, r0
 801298e:	b911      	cbnz	r1, 8012996 <sbrk_aligned+0x12>
 8012990:	f001 f838 	bl	8013a04 <_sbrk_r>
 8012994:	6030      	str	r0, [r6, #0]
 8012996:	4621      	mov	r1, r4
 8012998:	4628      	mov	r0, r5
 801299a:	f001 f833 	bl	8013a04 <_sbrk_r>
 801299e:	1c43      	adds	r3, r0, #1
 80129a0:	d103      	bne.n	80129aa <sbrk_aligned+0x26>
 80129a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80129a6:	4620      	mov	r0, r4
 80129a8:	bd70      	pop	{r4, r5, r6, pc}
 80129aa:	1cc4      	adds	r4, r0, #3
 80129ac:	f024 0403 	bic.w	r4, r4, #3
 80129b0:	42a0      	cmp	r0, r4
 80129b2:	d0f8      	beq.n	80129a6 <sbrk_aligned+0x22>
 80129b4:	1a21      	subs	r1, r4, r0
 80129b6:	4628      	mov	r0, r5
 80129b8:	f001 f824 	bl	8013a04 <_sbrk_r>
 80129bc:	3001      	adds	r0, #1
 80129be:	d1f2      	bne.n	80129a6 <sbrk_aligned+0x22>
 80129c0:	e7ef      	b.n	80129a2 <sbrk_aligned+0x1e>
 80129c2:	bf00      	nop
 80129c4:	20001e80 	.word	0x20001e80

080129c8 <_malloc_r>:
 80129c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129cc:	1ccd      	adds	r5, r1, #3
 80129ce:	f025 0503 	bic.w	r5, r5, #3
 80129d2:	3508      	adds	r5, #8
 80129d4:	2d0c      	cmp	r5, #12
 80129d6:	bf38      	it	cc
 80129d8:	250c      	movcc	r5, #12
 80129da:	2d00      	cmp	r5, #0
 80129dc:	4606      	mov	r6, r0
 80129de:	db01      	blt.n	80129e4 <_malloc_r+0x1c>
 80129e0:	42a9      	cmp	r1, r5
 80129e2:	d904      	bls.n	80129ee <_malloc_r+0x26>
 80129e4:	230c      	movs	r3, #12
 80129e6:	6033      	str	r3, [r6, #0]
 80129e8:	2000      	movs	r0, #0
 80129ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012ac4 <_malloc_r+0xfc>
 80129f2:	f000 f869 	bl	8012ac8 <__malloc_lock>
 80129f6:	f8d8 3000 	ldr.w	r3, [r8]
 80129fa:	461c      	mov	r4, r3
 80129fc:	bb44      	cbnz	r4, 8012a50 <_malloc_r+0x88>
 80129fe:	4629      	mov	r1, r5
 8012a00:	4630      	mov	r0, r6
 8012a02:	f7ff ffbf 	bl	8012984 <sbrk_aligned>
 8012a06:	1c43      	adds	r3, r0, #1
 8012a08:	4604      	mov	r4, r0
 8012a0a:	d158      	bne.n	8012abe <_malloc_r+0xf6>
 8012a0c:	f8d8 4000 	ldr.w	r4, [r8]
 8012a10:	4627      	mov	r7, r4
 8012a12:	2f00      	cmp	r7, #0
 8012a14:	d143      	bne.n	8012a9e <_malloc_r+0xd6>
 8012a16:	2c00      	cmp	r4, #0
 8012a18:	d04b      	beq.n	8012ab2 <_malloc_r+0xea>
 8012a1a:	6823      	ldr	r3, [r4, #0]
 8012a1c:	4639      	mov	r1, r7
 8012a1e:	4630      	mov	r0, r6
 8012a20:	eb04 0903 	add.w	r9, r4, r3
 8012a24:	f000 ffee 	bl	8013a04 <_sbrk_r>
 8012a28:	4581      	cmp	r9, r0
 8012a2a:	d142      	bne.n	8012ab2 <_malloc_r+0xea>
 8012a2c:	6821      	ldr	r1, [r4, #0]
 8012a2e:	1a6d      	subs	r5, r5, r1
 8012a30:	4629      	mov	r1, r5
 8012a32:	4630      	mov	r0, r6
 8012a34:	f7ff ffa6 	bl	8012984 <sbrk_aligned>
 8012a38:	3001      	adds	r0, #1
 8012a3a:	d03a      	beq.n	8012ab2 <_malloc_r+0xea>
 8012a3c:	6823      	ldr	r3, [r4, #0]
 8012a3e:	442b      	add	r3, r5
 8012a40:	6023      	str	r3, [r4, #0]
 8012a42:	f8d8 3000 	ldr.w	r3, [r8]
 8012a46:	685a      	ldr	r2, [r3, #4]
 8012a48:	bb62      	cbnz	r2, 8012aa4 <_malloc_r+0xdc>
 8012a4a:	f8c8 7000 	str.w	r7, [r8]
 8012a4e:	e00f      	b.n	8012a70 <_malloc_r+0xa8>
 8012a50:	6822      	ldr	r2, [r4, #0]
 8012a52:	1b52      	subs	r2, r2, r5
 8012a54:	d420      	bmi.n	8012a98 <_malloc_r+0xd0>
 8012a56:	2a0b      	cmp	r2, #11
 8012a58:	d917      	bls.n	8012a8a <_malloc_r+0xc2>
 8012a5a:	1961      	adds	r1, r4, r5
 8012a5c:	42a3      	cmp	r3, r4
 8012a5e:	6025      	str	r5, [r4, #0]
 8012a60:	bf18      	it	ne
 8012a62:	6059      	strne	r1, [r3, #4]
 8012a64:	6863      	ldr	r3, [r4, #4]
 8012a66:	bf08      	it	eq
 8012a68:	f8c8 1000 	streq.w	r1, [r8]
 8012a6c:	5162      	str	r2, [r4, r5]
 8012a6e:	604b      	str	r3, [r1, #4]
 8012a70:	4630      	mov	r0, r6
 8012a72:	f000 f82f 	bl	8012ad4 <__malloc_unlock>
 8012a76:	f104 000b 	add.w	r0, r4, #11
 8012a7a:	1d23      	adds	r3, r4, #4
 8012a7c:	f020 0007 	bic.w	r0, r0, #7
 8012a80:	1ac2      	subs	r2, r0, r3
 8012a82:	bf1c      	itt	ne
 8012a84:	1a1b      	subne	r3, r3, r0
 8012a86:	50a3      	strne	r3, [r4, r2]
 8012a88:	e7af      	b.n	80129ea <_malloc_r+0x22>
 8012a8a:	6862      	ldr	r2, [r4, #4]
 8012a8c:	42a3      	cmp	r3, r4
 8012a8e:	bf0c      	ite	eq
 8012a90:	f8c8 2000 	streq.w	r2, [r8]
 8012a94:	605a      	strne	r2, [r3, #4]
 8012a96:	e7eb      	b.n	8012a70 <_malloc_r+0xa8>
 8012a98:	4623      	mov	r3, r4
 8012a9a:	6864      	ldr	r4, [r4, #4]
 8012a9c:	e7ae      	b.n	80129fc <_malloc_r+0x34>
 8012a9e:	463c      	mov	r4, r7
 8012aa0:	687f      	ldr	r7, [r7, #4]
 8012aa2:	e7b6      	b.n	8012a12 <_malloc_r+0x4a>
 8012aa4:	461a      	mov	r2, r3
 8012aa6:	685b      	ldr	r3, [r3, #4]
 8012aa8:	42a3      	cmp	r3, r4
 8012aaa:	d1fb      	bne.n	8012aa4 <_malloc_r+0xdc>
 8012aac:	2300      	movs	r3, #0
 8012aae:	6053      	str	r3, [r2, #4]
 8012ab0:	e7de      	b.n	8012a70 <_malloc_r+0xa8>
 8012ab2:	230c      	movs	r3, #12
 8012ab4:	6033      	str	r3, [r6, #0]
 8012ab6:	4630      	mov	r0, r6
 8012ab8:	f000 f80c 	bl	8012ad4 <__malloc_unlock>
 8012abc:	e794      	b.n	80129e8 <_malloc_r+0x20>
 8012abe:	6005      	str	r5, [r0, #0]
 8012ac0:	e7d6      	b.n	8012a70 <_malloc_r+0xa8>
 8012ac2:	bf00      	nop
 8012ac4:	20001e84 	.word	0x20001e84

08012ac8 <__malloc_lock>:
 8012ac8:	4801      	ldr	r0, [pc, #4]	@ (8012ad0 <__malloc_lock+0x8>)
 8012aca:	f7ff b89e 	b.w	8011c0a <__retarget_lock_acquire_recursive>
 8012ace:	bf00      	nop
 8012ad0:	20001e7c 	.word	0x20001e7c

08012ad4 <__malloc_unlock>:
 8012ad4:	4801      	ldr	r0, [pc, #4]	@ (8012adc <__malloc_unlock+0x8>)
 8012ad6:	f7ff b899 	b.w	8011c0c <__retarget_lock_release_recursive>
 8012ada:	bf00      	nop
 8012adc:	20001e7c 	.word	0x20001e7c

08012ae0 <_Balloc>:
 8012ae0:	b570      	push	{r4, r5, r6, lr}
 8012ae2:	69c6      	ldr	r6, [r0, #28]
 8012ae4:	4604      	mov	r4, r0
 8012ae6:	460d      	mov	r5, r1
 8012ae8:	b976      	cbnz	r6, 8012b08 <_Balloc+0x28>
 8012aea:	2010      	movs	r0, #16
 8012aec:	f7ff ff42 	bl	8012974 <malloc>
 8012af0:	4602      	mov	r2, r0
 8012af2:	61e0      	str	r0, [r4, #28]
 8012af4:	b920      	cbnz	r0, 8012b00 <_Balloc+0x20>
 8012af6:	4b18      	ldr	r3, [pc, #96]	@ (8012b58 <_Balloc+0x78>)
 8012af8:	4818      	ldr	r0, [pc, #96]	@ (8012b5c <_Balloc+0x7c>)
 8012afa:	216b      	movs	r1, #107	@ 0x6b
 8012afc:	f000 ff92 	bl	8013a24 <__assert_func>
 8012b00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012b04:	6006      	str	r6, [r0, #0]
 8012b06:	60c6      	str	r6, [r0, #12]
 8012b08:	69e6      	ldr	r6, [r4, #28]
 8012b0a:	68f3      	ldr	r3, [r6, #12]
 8012b0c:	b183      	cbz	r3, 8012b30 <_Balloc+0x50>
 8012b0e:	69e3      	ldr	r3, [r4, #28]
 8012b10:	68db      	ldr	r3, [r3, #12]
 8012b12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012b16:	b9b8      	cbnz	r0, 8012b48 <_Balloc+0x68>
 8012b18:	2101      	movs	r1, #1
 8012b1a:	fa01 f605 	lsl.w	r6, r1, r5
 8012b1e:	1d72      	adds	r2, r6, #5
 8012b20:	0092      	lsls	r2, r2, #2
 8012b22:	4620      	mov	r0, r4
 8012b24:	f000 ff9c 	bl	8013a60 <_calloc_r>
 8012b28:	b160      	cbz	r0, 8012b44 <_Balloc+0x64>
 8012b2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012b2e:	e00e      	b.n	8012b4e <_Balloc+0x6e>
 8012b30:	2221      	movs	r2, #33	@ 0x21
 8012b32:	2104      	movs	r1, #4
 8012b34:	4620      	mov	r0, r4
 8012b36:	f000 ff93 	bl	8013a60 <_calloc_r>
 8012b3a:	69e3      	ldr	r3, [r4, #28]
 8012b3c:	60f0      	str	r0, [r6, #12]
 8012b3e:	68db      	ldr	r3, [r3, #12]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d1e4      	bne.n	8012b0e <_Balloc+0x2e>
 8012b44:	2000      	movs	r0, #0
 8012b46:	bd70      	pop	{r4, r5, r6, pc}
 8012b48:	6802      	ldr	r2, [r0, #0]
 8012b4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012b4e:	2300      	movs	r3, #0
 8012b50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012b54:	e7f7      	b.n	8012b46 <_Balloc+0x66>
 8012b56:	bf00      	nop
 8012b58:	0801588d 	.word	0x0801588d
 8012b5c:	0801590d 	.word	0x0801590d

08012b60 <_Bfree>:
 8012b60:	b570      	push	{r4, r5, r6, lr}
 8012b62:	69c6      	ldr	r6, [r0, #28]
 8012b64:	4605      	mov	r5, r0
 8012b66:	460c      	mov	r4, r1
 8012b68:	b976      	cbnz	r6, 8012b88 <_Bfree+0x28>
 8012b6a:	2010      	movs	r0, #16
 8012b6c:	f7ff ff02 	bl	8012974 <malloc>
 8012b70:	4602      	mov	r2, r0
 8012b72:	61e8      	str	r0, [r5, #28]
 8012b74:	b920      	cbnz	r0, 8012b80 <_Bfree+0x20>
 8012b76:	4b09      	ldr	r3, [pc, #36]	@ (8012b9c <_Bfree+0x3c>)
 8012b78:	4809      	ldr	r0, [pc, #36]	@ (8012ba0 <_Bfree+0x40>)
 8012b7a:	218f      	movs	r1, #143	@ 0x8f
 8012b7c:	f000 ff52 	bl	8013a24 <__assert_func>
 8012b80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012b84:	6006      	str	r6, [r0, #0]
 8012b86:	60c6      	str	r6, [r0, #12]
 8012b88:	b13c      	cbz	r4, 8012b9a <_Bfree+0x3a>
 8012b8a:	69eb      	ldr	r3, [r5, #28]
 8012b8c:	6862      	ldr	r2, [r4, #4]
 8012b8e:	68db      	ldr	r3, [r3, #12]
 8012b90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012b94:	6021      	str	r1, [r4, #0]
 8012b96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012b9a:	bd70      	pop	{r4, r5, r6, pc}
 8012b9c:	0801588d 	.word	0x0801588d
 8012ba0:	0801590d 	.word	0x0801590d

08012ba4 <__multadd>:
 8012ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ba8:	690d      	ldr	r5, [r1, #16]
 8012baa:	4607      	mov	r7, r0
 8012bac:	460c      	mov	r4, r1
 8012bae:	461e      	mov	r6, r3
 8012bb0:	f101 0c14 	add.w	ip, r1, #20
 8012bb4:	2000      	movs	r0, #0
 8012bb6:	f8dc 3000 	ldr.w	r3, [ip]
 8012bba:	b299      	uxth	r1, r3
 8012bbc:	fb02 6101 	mla	r1, r2, r1, r6
 8012bc0:	0c1e      	lsrs	r6, r3, #16
 8012bc2:	0c0b      	lsrs	r3, r1, #16
 8012bc4:	fb02 3306 	mla	r3, r2, r6, r3
 8012bc8:	b289      	uxth	r1, r1
 8012bca:	3001      	adds	r0, #1
 8012bcc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012bd0:	4285      	cmp	r5, r0
 8012bd2:	f84c 1b04 	str.w	r1, [ip], #4
 8012bd6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012bda:	dcec      	bgt.n	8012bb6 <__multadd+0x12>
 8012bdc:	b30e      	cbz	r6, 8012c22 <__multadd+0x7e>
 8012bde:	68a3      	ldr	r3, [r4, #8]
 8012be0:	42ab      	cmp	r3, r5
 8012be2:	dc19      	bgt.n	8012c18 <__multadd+0x74>
 8012be4:	6861      	ldr	r1, [r4, #4]
 8012be6:	4638      	mov	r0, r7
 8012be8:	3101      	adds	r1, #1
 8012bea:	f7ff ff79 	bl	8012ae0 <_Balloc>
 8012bee:	4680      	mov	r8, r0
 8012bf0:	b928      	cbnz	r0, 8012bfe <__multadd+0x5a>
 8012bf2:	4602      	mov	r2, r0
 8012bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8012c28 <__multadd+0x84>)
 8012bf6:	480d      	ldr	r0, [pc, #52]	@ (8012c2c <__multadd+0x88>)
 8012bf8:	21ba      	movs	r1, #186	@ 0xba
 8012bfa:	f000 ff13 	bl	8013a24 <__assert_func>
 8012bfe:	6922      	ldr	r2, [r4, #16]
 8012c00:	3202      	adds	r2, #2
 8012c02:	f104 010c 	add.w	r1, r4, #12
 8012c06:	0092      	lsls	r2, r2, #2
 8012c08:	300c      	adds	r0, #12
 8012c0a:	f7ff f800 	bl	8011c0e <memcpy>
 8012c0e:	4621      	mov	r1, r4
 8012c10:	4638      	mov	r0, r7
 8012c12:	f7ff ffa5 	bl	8012b60 <_Bfree>
 8012c16:	4644      	mov	r4, r8
 8012c18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012c1c:	3501      	adds	r5, #1
 8012c1e:	615e      	str	r6, [r3, #20]
 8012c20:	6125      	str	r5, [r4, #16]
 8012c22:	4620      	mov	r0, r4
 8012c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c28:	080158fc 	.word	0x080158fc
 8012c2c:	0801590d 	.word	0x0801590d

08012c30 <__hi0bits>:
 8012c30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012c34:	4603      	mov	r3, r0
 8012c36:	bf36      	itet	cc
 8012c38:	0403      	lslcc	r3, r0, #16
 8012c3a:	2000      	movcs	r0, #0
 8012c3c:	2010      	movcc	r0, #16
 8012c3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8012c42:	bf3c      	itt	cc
 8012c44:	021b      	lslcc	r3, r3, #8
 8012c46:	3008      	addcc	r0, #8
 8012c48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012c4c:	bf3c      	itt	cc
 8012c4e:	011b      	lslcc	r3, r3, #4
 8012c50:	3004      	addcc	r0, #4
 8012c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012c56:	bf3c      	itt	cc
 8012c58:	009b      	lslcc	r3, r3, #2
 8012c5a:	3002      	addcc	r0, #2
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	db05      	blt.n	8012c6c <__hi0bits+0x3c>
 8012c60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8012c64:	f100 0001 	add.w	r0, r0, #1
 8012c68:	bf08      	it	eq
 8012c6a:	2020      	moveq	r0, #32
 8012c6c:	4770      	bx	lr

08012c6e <__lo0bits>:
 8012c6e:	6803      	ldr	r3, [r0, #0]
 8012c70:	4602      	mov	r2, r0
 8012c72:	f013 0007 	ands.w	r0, r3, #7
 8012c76:	d00b      	beq.n	8012c90 <__lo0bits+0x22>
 8012c78:	07d9      	lsls	r1, r3, #31
 8012c7a:	d421      	bmi.n	8012cc0 <__lo0bits+0x52>
 8012c7c:	0798      	lsls	r0, r3, #30
 8012c7e:	bf49      	itett	mi
 8012c80:	085b      	lsrmi	r3, r3, #1
 8012c82:	089b      	lsrpl	r3, r3, #2
 8012c84:	2001      	movmi	r0, #1
 8012c86:	6013      	strmi	r3, [r2, #0]
 8012c88:	bf5c      	itt	pl
 8012c8a:	6013      	strpl	r3, [r2, #0]
 8012c8c:	2002      	movpl	r0, #2
 8012c8e:	4770      	bx	lr
 8012c90:	b299      	uxth	r1, r3
 8012c92:	b909      	cbnz	r1, 8012c98 <__lo0bits+0x2a>
 8012c94:	0c1b      	lsrs	r3, r3, #16
 8012c96:	2010      	movs	r0, #16
 8012c98:	b2d9      	uxtb	r1, r3
 8012c9a:	b909      	cbnz	r1, 8012ca0 <__lo0bits+0x32>
 8012c9c:	3008      	adds	r0, #8
 8012c9e:	0a1b      	lsrs	r3, r3, #8
 8012ca0:	0719      	lsls	r1, r3, #28
 8012ca2:	bf04      	itt	eq
 8012ca4:	091b      	lsreq	r3, r3, #4
 8012ca6:	3004      	addeq	r0, #4
 8012ca8:	0799      	lsls	r1, r3, #30
 8012caa:	bf04      	itt	eq
 8012cac:	089b      	lsreq	r3, r3, #2
 8012cae:	3002      	addeq	r0, #2
 8012cb0:	07d9      	lsls	r1, r3, #31
 8012cb2:	d403      	bmi.n	8012cbc <__lo0bits+0x4e>
 8012cb4:	085b      	lsrs	r3, r3, #1
 8012cb6:	f100 0001 	add.w	r0, r0, #1
 8012cba:	d003      	beq.n	8012cc4 <__lo0bits+0x56>
 8012cbc:	6013      	str	r3, [r2, #0]
 8012cbe:	4770      	bx	lr
 8012cc0:	2000      	movs	r0, #0
 8012cc2:	4770      	bx	lr
 8012cc4:	2020      	movs	r0, #32
 8012cc6:	4770      	bx	lr

08012cc8 <__i2b>:
 8012cc8:	b510      	push	{r4, lr}
 8012cca:	460c      	mov	r4, r1
 8012ccc:	2101      	movs	r1, #1
 8012cce:	f7ff ff07 	bl	8012ae0 <_Balloc>
 8012cd2:	4602      	mov	r2, r0
 8012cd4:	b928      	cbnz	r0, 8012ce2 <__i2b+0x1a>
 8012cd6:	4b05      	ldr	r3, [pc, #20]	@ (8012cec <__i2b+0x24>)
 8012cd8:	4805      	ldr	r0, [pc, #20]	@ (8012cf0 <__i2b+0x28>)
 8012cda:	f240 1145 	movw	r1, #325	@ 0x145
 8012cde:	f000 fea1 	bl	8013a24 <__assert_func>
 8012ce2:	2301      	movs	r3, #1
 8012ce4:	6144      	str	r4, [r0, #20]
 8012ce6:	6103      	str	r3, [r0, #16]
 8012ce8:	bd10      	pop	{r4, pc}
 8012cea:	bf00      	nop
 8012cec:	080158fc 	.word	0x080158fc
 8012cf0:	0801590d 	.word	0x0801590d

08012cf4 <__multiply>:
 8012cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cf8:	4617      	mov	r7, r2
 8012cfa:	690a      	ldr	r2, [r1, #16]
 8012cfc:	693b      	ldr	r3, [r7, #16]
 8012cfe:	429a      	cmp	r2, r3
 8012d00:	bfa8      	it	ge
 8012d02:	463b      	movge	r3, r7
 8012d04:	4689      	mov	r9, r1
 8012d06:	bfa4      	itt	ge
 8012d08:	460f      	movge	r7, r1
 8012d0a:	4699      	movge	r9, r3
 8012d0c:	693d      	ldr	r5, [r7, #16]
 8012d0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012d12:	68bb      	ldr	r3, [r7, #8]
 8012d14:	6879      	ldr	r1, [r7, #4]
 8012d16:	eb05 060a 	add.w	r6, r5, sl
 8012d1a:	42b3      	cmp	r3, r6
 8012d1c:	b085      	sub	sp, #20
 8012d1e:	bfb8      	it	lt
 8012d20:	3101      	addlt	r1, #1
 8012d22:	f7ff fedd 	bl	8012ae0 <_Balloc>
 8012d26:	b930      	cbnz	r0, 8012d36 <__multiply+0x42>
 8012d28:	4602      	mov	r2, r0
 8012d2a:	4b41      	ldr	r3, [pc, #260]	@ (8012e30 <__multiply+0x13c>)
 8012d2c:	4841      	ldr	r0, [pc, #260]	@ (8012e34 <__multiply+0x140>)
 8012d2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8012d32:	f000 fe77 	bl	8013a24 <__assert_func>
 8012d36:	f100 0414 	add.w	r4, r0, #20
 8012d3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8012d3e:	4623      	mov	r3, r4
 8012d40:	2200      	movs	r2, #0
 8012d42:	4573      	cmp	r3, lr
 8012d44:	d320      	bcc.n	8012d88 <__multiply+0x94>
 8012d46:	f107 0814 	add.w	r8, r7, #20
 8012d4a:	f109 0114 	add.w	r1, r9, #20
 8012d4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8012d52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8012d56:	9302      	str	r3, [sp, #8]
 8012d58:	1beb      	subs	r3, r5, r7
 8012d5a:	3b15      	subs	r3, #21
 8012d5c:	f023 0303 	bic.w	r3, r3, #3
 8012d60:	3304      	adds	r3, #4
 8012d62:	3715      	adds	r7, #21
 8012d64:	42bd      	cmp	r5, r7
 8012d66:	bf38      	it	cc
 8012d68:	2304      	movcc	r3, #4
 8012d6a:	9301      	str	r3, [sp, #4]
 8012d6c:	9b02      	ldr	r3, [sp, #8]
 8012d6e:	9103      	str	r1, [sp, #12]
 8012d70:	428b      	cmp	r3, r1
 8012d72:	d80c      	bhi.n	8012d8e <__multiply+0x9a>
 8012d74:	2e00      	cmp	r6, #0
 8012d76:	dd03      	ble.n	8012d80 <__multiply+0x8c>
 8012d78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d055      	beq.n	8012e2c <__multiply+0x138>
 8012d80:	6106      	str	r6, [r0, #16]
 8012d82:	b005      	add	sp, #20
 8012d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d88:	f843 2b04 	str.w	r2, [r3], #4
 8012d8c:	e7d9      	b.n	8012d42 <__multiply+0x4e>
 8012d8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8012d92:	f1ba 0f00 	cmp.w	sl, #0
 8012d96:	d01f      	beq.n	8012dd8 <__multiply+0xe4>
 8012d98:	46c4      	mov	ip, r8
 8012d9a:	46a1      	mov	r9, r4
 8012d9c:	2700      	movs	r7, #0
 8012d9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012da2:	f8d9 3000 	ldr.w	r3, [r9]
 8012da6:	fa1f fb82 	uxth.w	fp, r2
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	fb0a 330b 	mla	r3, sl, fp, r3
 8012db0:	443b      	add	r3, r7
 8012db2:	f8d9 7000 	ldr.w	r7, [r9]
 8012db6:	0c12      	lsrs	r2, r2, #16
 8012db8:	0c3f      	lsrs	r7, r7, #16
 8012dba:	fb0a 7202 	mla	r2, sl, r2, r7
 8012dbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012dc2:	b29b      	uxth	r3, r3
 8012dc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012dc8:	4565      	cmp	r5, ip
 8012dca:	f849 3b04 	str.w	r3, [r9], #4
 8012dce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012dd2:	d8e4      	bhi.n	8012d9e <__multiply+0xaa>
 8012dd4:	9b01      	ldr	r3, [sp, #4]
 8012dd6:	50e7      	str	r7, [r4, r3]
 8012dd8:	9b03      	ldr	r3, [sp, #12]
 8012dda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8012dde:	3104      	adds	r1, #4
 8012de0:	f1b9 0f00 	cmp.w	r9, #0
 8012de4:	d020      	beq.n	8012e28 <__multiply+0x134>
 8012de6:	6823      	ldr	r3, [r4, #0]
 8012de8:	4647      	mov	r7, r8
 8012dea:	46a4      	mov	ip, r4
 8012dec:	f04f 0a00 	mov.w	sl, #0
 8012df0:	f8b7 b000 	ldrh.w	fp, [r7]
 8012df4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012df8:	fb09 220b 	mla	r2, r9, fp, r2
 8012dfc:	4452      	add	r2, sl
 8012dfe:	b29b      	uxth	r3, r3
 8012e00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e04:	f84c 3b04 	str.w	r3, [ip], #4
 8012e08:	f857 3b04 	ldr.w	r3, [r7], #4
 8012e0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e10:	f8bc 3000 	ldrh.w	r3, [ip]
 8012e14:	fb09 330a 	mla	r3, r9, sl, r3
 8012e18:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8012e1c:	42bd      	cmp	r5, r7
 8012e1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e22:	d8e5      	bhi.n	8012df0 <__multiply+0xfc>
 8012e24:	9a01      	ldr	r2, [sp, #4]
 8012e26:	50a3      	str	r3, [r4, r2]
 8012e28:	3404      	adds	r4, #4
 8012e2a:	e79f      	b.n	8012d6c <__multiply+0x78>
 8012e2c:	3e01      	subs	r6, #1
 8012e2e:	e7a1      	b.n	8012d74 <__multiply+0x80>
 8012e30:	080158fc 	.word	0x080158fc
 8012e34:	0801590d 	.word	0x0801590d

08012e38 <__pow5mult>:
 8012e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e3c:	4615      	mov	r5, r2
 8012e3e:	f012 0203 	ands.w	r2, r2, #3
 8012e42:	4607      	mov	r7, r0
 8012e44:	460e      	mov	r6, r1
 8012e46:	d007      	beq.n	8012e58 <__pow5mult+0x20>
 8012e48:	4c25      	ldr	r4, [pc, #148]	@ (8012ee0 <__pow5mult+0xa8>)
 8012e4a:	3a01      	subs	r2, #1
 8012e4c:	2300      	movs	r3, #0
 8012e4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012e52:	f7ff fea7 	bl	8012ba4 <__multadd>
 8012e56:	4606      	mov	r6, r0
 8012e58:	10ad      	asrs	r5, r5, #2
 8012e5a:	d03d      	beq.n	8012ed8 <__pow5mult+0xa0>
 8012e5c:	69fc      	ldr	r4, [r7, #28]
 8012e5e:	b97c      	cbnz	r4, 8012e80 <__pow5mult+0x48>
 8012e60:	2010      	movs	r0, #16
 8012e62:	f7ff fd87 	bl	8012974 <malloc>
 8012e66:	4602      	mov	r2, r0
 8012e68:	61f8      	str	r0, [r7, #28]
 8012e6a:	b928      	cbnz	r0, 8012e78 <__pow5mult+0x40>
 8012e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8012ee4 <__pow5mult+0xac>)
 8012e6e:	481e      	ldr	r0, [pc, #120]	@ (8012ee8 <__pow5mult+0xb0>)
 8012e70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8012e74:	f000 fdd6 	bl	8013a24 <__assert_func>
 8012e78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012e7c:	6004      	str	r4, [r0, #0]
 8012e7e:	60c4      	str	r4, [r0, #12]
 8012e80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8012e84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012e88:	b94c      	cbnz	r4, 8012e9e <__pow5mult+0x66>
 8012e8a:	f240 2171 	movw	r1, #625	@ 0x271
 8012e8e:	4638      	mov	r0, r7
 8012e90:	f7ff ff1a 	bl	8012cc8 <__i2b>
 8012e94:	2300      	movs	r3, #0
 8012e96:	f8c8 0008 	str.w	r0, [r8, #8]
 8012e9a:	4604      	mov	r4, r0
 8012e9c:	6003      	str	r3, [r0, #0]
 8012e9e:	f04f 0900 	mov.w	r9, #0
 8012ea2:	07eb      	lsls	r3, r5, #31
 8012ea4:	d50a      	bpl.n	8012ebc <__pow5mult+0x84>
 8012ea6:	4631      	mov	r1, r6
 8012ea8:	4622      	mov	r2, r4
 8012eaa:	4638      	mov	r0, r7
 8012eac:	f7ff ff22 	bl	8012cf4 <__multiply>
 8012eb0:	4631      	mov	r1, r6
 8012eb2:	4680      	mov	r8, r0
 8012eb4:	4638      	mov	r0, r7
 8012eb6:	f7ff fe53 	bl	8012b60 <_Bfree>
 8012eba:	4646      	mov	r6, r8
 8012ebc:	106d      	asrs	r5, r5, #1
 8012ebe:	d00b      	beq.n	8012ed8 <__pow5mult+0xa0>
 8012ec0:	6820      	ldr	r0, [r4, #0]
 8012ec2:	b938      	cbnz	r0, 8012ed4 <__pow5mult+0x9c>
 8012ec4:	4622      	mov	r2, r4
 8012ec6:	4621      	mov	r1, r4
 8012ec8:	4638      	mov	r0, r7
 8012eca:	f7ff ff13 	bl	8012cf4 <__multiply>
 8012ece:	6020      	str	r0, [r4, #0]
 8012ed0:	f8c0 9000 	str.w	r9, [r0]
 8012ed4:	4604      	mov	r4, r0
 8012ed6:	e7e4      	b.n	8012ea2 <__pow5mult+0x6a>
 8012ed8:	4630      	mov	r0, r6
 8012eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ede:	bf00      	nop
 8012ee0:	080159c0 	.word	0x080159c0
 8012ee4:	0801588d 	.word	0x0801588d
 8012ee8:	0801590d 	.word	0x0801590d

08012eec <__lshift>:
 8012eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ef0:	460c      	mov	r4, r1
 8012ef2:	6849      	ldr	r1, [r1, #4]
 8012ef4:	6923      	ldr	r3, [r4, #16]
 8012ef6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012efa:	68a3      	ldr	r3, [r4, #8]
 8012efc:	4607      	mov	r7, r0
 8012efe:	4691      	mov	r9, r2
 8012f00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012f04:	f108 0601 	add.w	r6, r8, #1
 8012f08:	42b3      	cmp	r3, r6
 8012f0a:	db0b      	blt.n	8012f24 <__lshift+0x38>
 8012f0c:	4638      	mov	r0, r7
 8012f0e:	f7ff fde7 	bl	8012ae0 <_Balloc>
 8012f12:	4605      	mov	r5, r0
 8012f14:	b948      	cbnz	r0, 8012f2a <__lshift+0x3e>
 8012f16:	4602      	mov	r2, r0
 8012f18:	4b28      	ldr	r3, [pc, #160]	@ (8012fbc <__lshift+0xd0>)
 8012f1a:	4829      	ldr	r0, [pc, #164]	@ (8012fc0 <__lshift+0xd4>)
 8012f1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8012f20:	f000 fd80 	bl	8013a24 <__assert_func>
 8012f24:	3101      	adds	r1, #1
 8012f26:	005b      	lsls	r3, r3, #1
 8012f28:	e7ee      	b.n	8012f08 <__lshift+0x1c>
 8012f2a:	2300      	movs	r3, #0
 8012f2c:	f100 0114 	add.w	r1, r0, #20
 8012f30:	f100 0210 	add.w	r2, r0, #16
 8012f34:	4618      	mov	r0, r3
 8012f36:	4553      	cmp	r3, sl
 8012f38:	db33      	blt.n	8012fa2 <__lshift+0xb6>
 8012f3a:	6920      	ldr	r0, [r4, #16]
 8012f3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012f40:	f104 0314 	add.w	r3, r4, #20
 8012f44:	f019 091f 	ands.w	r9, r9, #31
 8012f48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012f4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8012f50:	d02b      	beq.n	8012faa <__lshift+0xbe>
 8012f52:	f1c9 0e20 	rsb	lr, r9, #32
 8012f56:	468a      	mov	sl, r1
 8012f58:	2200      	movs	r2, #0
 8012f5a:	6818      	ldr	r0, [r3, #0]
 8012f5c:	fa00 f009 	lsl.w	r0, r0, r9
 8012f60:	4310      	orrs	r0, r2
 8012f62:	f84a 0b04 	str.w	r0, [sl], #4
 8012f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8012f6a:	459c      	cmp	ip, r3
 8012f6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8012f70:	d8f3      	bhi.n	8012f5a <__lshift+0x6e>
 8012f72:	ebac 0304 	sub.w	r3, ip, r4
 8012f76:	3b15      	subs	r3, #21
 8012f78:	f023 0303 	bic.w	r3, r3, #3
 8012f7c:	3304      	adds	r3, #4
 8012f7e:	f104 0015 	add.w	r0, r4, #21
 8012f82:	4560      	cmp	r0, ip
 8012f84:	bf88      	it	hi
 8012f86:	2304      	movhi	r3, #4
 8012f88:	50ca      	str	r2, [r1, r3]
 8012f8a:	b10a      	cbz	r2, 8012f90 <__lshift+0xa4>
 8012f8c:	f108 0602 	add.w	r6, r8, #2
 8012f90:	3e01      	subs	r6, #1
 8012f92:	4638      	mov	r0, r7
 8012f94:	612e      	str	r6, [r5, #16]
 8012f96:	4621      	mov	r1, r4
 8012f98:	f7ff fde2 	bl	8012b60 <_Bfree>
 8012f9c:	4628      	mov	r0, r5
 8012f9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fa2:	f842 0f04 	str.w	r0, [r2, #4]!
 8012fa6:	3301      	adds	r3, #1
 8012fa8:	e7c5      	b.n	8012f36 <__lshift+0x4a>
 8012faa:	3904      	subs	r1, #4
 8012fac:	f853 2b04 	ldr.w	r2, [r3], #4
 8012fb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8012fb4:	459c      	cmp	ip, r3
 8012fb6:	d8f9      	bhi.n	8012fac <__lshift+0xc0>
 8012fb8:	e7ea      	b.n	8012f90 <__lshift+0xa4>
 8012fba:	bf00      	nop
 8012fbc:	080158fc 	.word	0x080158fc
 8012fc0:	0801590d 	.word	0x0801590d

08012fc4 <__mcmp>:
 8012fc4:	690a      	ldr	r2, [r1, #16]
 8012fc6:	4603      	mov	r3, r0
 8012fc8:	6900      	ldr	r0, [r0, #16]
 8012fca:	1a80      	subs	r0, r0, r2
 8012fcc:	b530      	push	{r4, r5, lr}
 8012fce:	d10e      	bne.n	8012fee <__mcmp+0x2a>
 8012fd0:	3314      	adds	r3, #20
 8012fd2:	3114      	adds	r1, #20
 8012fd4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012fd8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8012fdc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012fe0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012fe4:	4295      	cmp	r5, r2
 8012fe6:	d003      	beq.n	8012ff0 <__mcmp+0x2c>
 8012fe8:	d205      	bcs.n	8012ff6 <__mcmp+0x32>
 8012fea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012fee:	bd30      	pop	{r4, r5, pc}
 8012ff0:	42a3      	cmp	r3, r4
 8012ff2:	d3f3      	bcc.n	8012fdc <__mcmp+0x18>
 8012ff4:	e7fb      	b.n	8012fee <__mcmp+0x2a>
 8012ff6:	2001      	movs	r0, #1
 8012ff8:	e7f9      	b.n	8012fee <__mcmp+0x2a>
	...

08012ffc <__mdiff>:
 8012ffc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013000:	4689      	mov	r9, r1
 8013002:	4606      	mov	r6, r0
 8013004:	4611      	mov	r1, r2
 8013006:	4648      	mov	r0, r9
 8013008:	4614      	mov	r4, r2
 801300a:	f7ff ffdb 	bl	8012fc4 <__mcmp>
 801300e:	1e05      	subs	r5, r0, #0
 8013010:	d112      	bne.n	8013038 <__mdiff+0x3c>
 8013012:	4629      	mov	r1, r5
 8013014:	4630      	mov	r0, r6
 8013016:	f7ff fd63 	bl	8012ae0 <_Balloc>
 801301a:	4602      	mov	r2, r0
 801301c:	b928      	cbnz	r0, 801302a <__mdiff+0x2e>
 801301e:	4b3f      	ldr	r3, [pc, #252]	@ (801311c <__mdiff+0x120>)
 8013020:	f240 2137 	movw	r1, #567	@ 0x237
 8013024:	483e      	ldr	r0, [pc, #248]	@ (8013120 <__mdiff+0x124>)
 8013026:	f000 fcfd 	bl	8013a24 <__assert_func>
 801302a:	2301      	movs	r3, #1
 801302c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013030:	4610      	mov	r0, r2
 8013032:	b003      	add	sp, #12
 8013034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013038:	bfbc      	itt	lt
 801303a:	464b      	movlt	r3, r9
 801303c:	46a1      	movlt	r9, r4
 801303e:	4630      	mov	r0, r6
 8013040:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013044:	bfba      	itte	lt
 8013046:	461c      	movlt	r4, r3
 8013048:	2501      	movlt	r5, #1
 801304a:	2500      	movge	r5, #0
 801304c:	f7ff fd48 	bl	8012ae0 <_Balloc>
 8013050:	4602      	mov	r2, r0
 8013052:	b918      	cbnz	r0, 801305c <__mdiff+0x60>
 8013054:	4b31      	ldr	r3, [pc, #196]	@ (801311c <__mdiff+0x120>)
 8013056:	f240 2145 	movw	r1, #581	@ 0x245
 801305a:	e7e3      	b.n	8013024 <__mdiff+0x28>
 801305c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013060:	6926      	ldr	r6, [r4, #16]
 8013062:	60c5      	str	r5, [r0, #12]
 8013064:	f109 0310 	add.w	r3, r9, #16
 8013068:	f109 0514 	add.w	r5, r9, #20
 801306c:	f104 0e14 	add.w	lr, r4, #20
 8013070:	f100 0b14 	add.w	fp, r0, #20
 8013074:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013078:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801307c:	9301      	str	r3, [sp, #4]
 801307e:	46d9      	mov	r9, fp
 8013080:	f04f 0c00 	mov.w	ip, #0
 8013084:	9b01      	ldr	r3, [sp, #4]
 8013086:	f85e 0b04 	ldr.w	r0, [lr], #4
 801308a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801308e:	9301      	str	r3, [sp, #4]
 8013090:	fa1f f38a 	uxth.w	r3, sl
 8013094:	4619      	mov	r1, r3
 8013096:	b283      	uxth	r3, r0
 8013098:	1acb      	subs	r3, r1, r3
 801309a:	0c00      	lsrs	r0, r0, #16
 801309c:	4463      	add	r3, ip
 801309e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80130a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80130a6:	b29b      	uxth	r3, r3
 80130a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80130ac:	4576      	cmp	r6, lr
 80130ae:	f849 3b04 	str.w	r3, [r9], #4
 80130b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80130b6:	d8e5      	bhi.n	8013084 <__mdiff+0x88>
 80130b8:	1b33      	subs	r3, r6, r4
 80130ba:	3b15      	subs	r3, #21
 80130bc:	f023 0303 	bic.w	r3, r3, #3
 80130c0:	3415      	adds	r4, #21
 80130c2:	3304      	adds	r3, #4
 80130c4:	42a6      	cmp	r6, r4
 80130c6:	bf38      	it	cc
 80130c8:	2304      	movcc	r3, #4
 80130ca:	441d      	add	r5, r3
 80130cc:	445b      	add	r3, fp
 80130ce:	461e      	mov	r6, r3
 80130d0:	462c      	mov	r4, r5
 80130d2:	4544      	cmp	r4, r8
 80130d4:	d30e      	bcc.n	80130f4 <__mdiff+0xf8>
 80130d6:	f108 0103 	add.w	r1, r8, #3
 80130da:	1b49      	subs	r1, r1, r5
 80130dc:	f021 0103 	bic.w	r1, r1, #3
 80130e0:	3d03      	subs	r5, #3
 80130e2:	45a8      	cmp	r8, r5
 80130e4:	bf38      	it	cc
 80130e6:	2100      	movcc	r1, #0
 80130e8:	440b      	add	r3, r1
 80130ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80130ee:	b191      	cbz	r1, 8013116 <__mdiff+0x11a>
 80130f0:	6117      	str	r7, [r2, #16]
 80130f2:	e79d      	b.n	8013030 <__mdiff+0x34>
 80130f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80130f8:	46e6      	mov	lr, ip
 80130fa:	0c08      	lsrs	r0, r1, #16
 80130fc:	fa1c fc81 	uxtah	ip, ip, r1
 8013100:	4471      	add	r1, lr
 8013102:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013106:	b289      	uxth	r1, r1
 8013108:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801310c:	f846 1b04 	str.w	r1, [r6], #4
 8013110:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013114:	e7dd      	b.n	80130d2 <__mdiff+0xd6>
 8013116:	3f01      	subs	r7, #1
 8013118:	e7e7      	b.n	80130ea <__mdiff+0xee>
 801311a:	bf00      	nop
 801311c:	080158fc 	.word	0x080158fc
 8013120:	0801590d 	.word	0x0801590d

08013124 <__d2b>:
 8013124:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013128:	460f      	mov	r7, r1
 801312a:	2101      	movs	r1, #1
 801312c:	ec59 8b10 	vmov	r8, r9, d0
 8013130:	4616      	mov	r6, r2
 8013132:	f7ff fcd5 	bl	8012ae0 <_Balloc>
 8013136:	4604      	mov	r4, r0
 8013138:	b930      	cbnz	r0, 8013148 <__d2b+0x24>
 801313a:	4602      	mov	r2, r0
 801313c:	4b23      	ldr	r3, [pc, #140]	@ (80131cc <__d2b+0xa8>)
 801313e:	4824      	ldr	r0, [pc, #144]	@ (80131d0 <__d2b+0xac>)
 8013140:	f240 310f 	movw	r1, #783	@ 0x30f
 8013144:	f000 fc6e 	bl	8013a24 <__assert_func>
 8013148:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801314c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013150:	b10d      	cbz	r5, 8013156 <__d2b+0x32>
 8013152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013156:	9301      	str	r3, [sp, #4]
 8013158:	f1b8 0300 	subs.w	r3, r8, #0
 801315c:	d023      	beq.n	80131a6 <__d2b+0x82>
 801315e:	4668      	mov	r0, sp
 8013160:	9300      	str	r3, [sp, #0]
 8013162:	f7ff fd84 	bl	8012c6e <__lo0bits>
 8013166:	e9dd 1200 	ldrd	r1, r2, [sp]
 801316a:	b1d0      	cbz	r0, 80131a2 <__d2b+0x7e>
 801316c:	f1c0 0320 	rsb	r3, r0, #32
 8013170:	fa02 f303 	lsl.w	r3, r2, r3
 8013174:	430b      	orrs	r3, r1
 8013176:	40c2      	lsrs	r2, r0
 8013178:	6163      	str	r3, [r4, #20]
 801317a:	9201      	str	r2, [sp, #4]
 801317c:	9b01      	ldr	r3, [sp, #4]
 801317e:	61a3      	str	r3, [r4, #24]
 8013180:	2b00      	cmp	r3, #0
 8013182:	bf0c      	ite	eq
 8013184:	2201      	moveq	r2, #1
 8013186:	2202      	movne	r2, #2
 8013188:	6122      	str	r2, [r4, #16]
 801318a:	b1a5      	cbz	r5, 80131b6 <__d2b+0x92>
 801318c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013190:	4405      	add	r5, r0
 8013192:	603d      	str	r5, [r7, #0]
 8013194:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013198:	6030      	str	r0, [r6, #0]
 801319a:	4620      	mov	r0, r4
 801319c:	b003      	add	sp, #12
 801319e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80131a2:	6161      	str	r1, [r4, #20]
 80131a4:	e7ea      	b.n	801317c <__d2b+0x58>
 80131a6:	a801      	add	r0, sp, #4
 80131a8:	f7ff fd61 	bl	8012c6e <__lo0bits>
 80131ac:	9b01      	ldr	r3, [sp, #4]
 80131ae:	6163      	str	r3, [r4, #20]
 80131b0:	3020      	adds	r0, #32
 80131b2:	2201      	movs	r2, #1
 80131b4:	e7e8      	b.n	8013188 <__d2b+0x64>
 80131b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80131ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80131be:	6038      	str	r0, [r7, #0]
 80131c0:	6918      	ldr	r0, [r3, #16]
 80131c2:	f7ff fd35 	bl	8012c30 <__hi0bits>
 80131c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80131ca:	e7e5      	b.n	8013198 <__d2b+0x74>
 80131cc:	080158fc 	.word	0x080158fc
 80131d0:	0801590d 	.word	0x0801590d

080131d4 <__ssputs_r>:
 80131d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80131d8:	688e      	ldr	r6, [r1, #8]
 80131da:	461f      	mov	r7, r3
 80131dc:	42be      	cmp	r6, r7
 80131de:	680b      	ldr	r3, [r1, #0]
 80131e0:	4682      	mov	sl, r0
 80131e2:	460c      	mov	r4, r1
 80131e4:	4690      	mov	r8, r2
 80131e6:	d82d      	bhi.n	8013244 <__ssputs_r+0x70>
 80131e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80131ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80131f0:	d026      	beq.n	8013240 <__ssputs_r+0x6c>
 80131f2:	6965      	ldr	r5, [r4, #20]
 80131f4:	6909      	ldr	r1, [r1, #16]
 80131f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80131fa:	eba3 0901 	sub.w	r9, r3, r1
 80131fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013202:	1c7b      	adds	r3, r7, #1
 8013204:	444b      	add	r3, r9
 8013206:	106d      	asrs	r5, r5, #1
 8013208:	429d      	cmp	r5, r3
 801320a:	bf38      	it	cc
 801320c:	461d      	movcc	r5, r3
 801320e:	0553      	lsls	r3, r2, #21
 8013210:	d527      	bpl.n	8013262 <__ssputs_r+0x8e>
 8013212:	4629      	mov	r1, r5
 8013214:	f7ff fbd8 	bl	80129c8 <_malloc_r>
 8013218:	4606      	mov	r6, r0
 801321a:	b360      	cbz	r0, 8013276 <__ssputs_r+0xa2>
 801321c:	6921      	ldr	r1, [r4, #16]
 801321e:	464a      	mov	r2, r9
 8013220:	f7fe fcf5 	bl	8011c0e <memcpy>
 8013224:	89a3      	ldrh	r3, [r4, #12]
 8013226:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801322a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801322e:	81a3      	strh	r3, [r4, #12]
 8013230:	6126      	str	r6, [r4, #16]
 8013232:	6165      	str	r5, [r4, #20]
 8013234:	444e      	add	r6, r9
 8013236:	eba5 0509 	sub.w	r5, r5, r9
 801323a:	6026      	str	r6, [r4, #0]
 801323c:	60a5      	str	r5, [r4, #8]
 801323e:	463e      	mov	r6, r7
 8013240:	42be      	cmp	r6, r7
 8013242:	d900      	bls.n	8013246 <__ssputs_r+0x72>
 8013244:	463e      	mov	r6, r7
 8013246:	6820      	ldr	r0, [r4, #0]
 8013248:	4632      	mov	r2, r6
 801324a:	4641      	mov	r1, r8
 801324c:	f000 fb9e 	bl	801398c <memmove>
 8013250:	68a3      	ldr	r3, [r4, #8]
 8013252:	1b9b      	subs	r3, r3, r6
 8013254:	60a3      	str	r3, [r4, #8]
 8013256:	6823      	ldr	r3, [r4, #0]
 8013258:	4433      	add	r3, r6
 801325a:	6023      	str	r3, [r4, #0]
 801325c:	2000      	movs	r0, #0
 801325e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013262:	462a      	mov	r2, r5
 8013264:	f000 fc22 	bl	8013aac <_realloc_r>
 8013268:	4606      	mov	r6, r0
 801326a:	2800      	cmp	r0, #0
 801326c:	d1e0      	bne.n	8013230 <__ssputs_r+0x5c>
 801326e:	6921      	ldr	r1, [r4, #16]
 8013270:	4650      	mov	r0, sl
 8013272:	f7ff fb35 	bl	80128e0 <_free_r>
 8013276:	230c      	movs	r3, #12
 8013278:	f8ca 3000 	str.w	r3, [sl]
 801327c:	89a3      	ldrh	r3, [r4, #12]
 801327e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013282:	81a3      	strh	r3, [r4, #12]
 8013284:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013288:	e7e9      	b.n	801325e <__ssputs_r+0x8a>
	...

0801328c <_svfiprintf_r>:
 801328c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013290:	4698      	mov	r8, r3
 8013292:	898b      	ldrh	r3, [r1, #12]
 8013294:	061b      	lsls	r3, r3, #24
 8013296:	b09d      	sub	sp, #116	@ 0x74
 8013298:	4607      	mov	r7, r0
 801329a:	460d      	mov	r5, r1
 801329c:	4614      	mov	r4, r2
 801329e:	d510      	bpl.n	80132c2 <_svfiprintf_r+0x36>
 80132a0:	690b      	ldr	r3, [r1, #16]
 80132a2:	b973      	cbnz	r3, 80132c2 <_svfiprintf_r+0x36>
 80132a4:	2140      	movs	r1, #64	@ 0x40
 80132a6:	f7ff fb8f 	bl	80129c8 <_malloc_r>
 80132aa:	6028      	str	r0, [r5, #0]
 80132ac:	6128      	str	r0, [r5, #16]
 80132ae:	b930      	cbnz	r0, 80132be <_svfiprintf_r+0x32>
 80132b0:	230c      	movs	r3, #12
 80132b2:	603b      	str	r3, [r7, #0]
 80132b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80132b8:	b01d      	add	sp, #116	@ 0x74
 80132ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132be:	2340      	movs	r3, #64	@ 0x40
 80132c0:	616b      	str	r3, [r5, #20]
 80132c2:	2300      	movs	r3, #0
 80132c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80132c6:	2320      	movs	r3, #32
 80132c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80132cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80132d0:	2330      	movs	r3, #48	@ 0x30
 80132d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013470 <_svfiprintf_r+0x1e4>
 80132d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80132da:	f04f 0901 	mov.w	r9, #1
 80132de:	4623      	mov	r3, r4
 80132e0:	469a      	mov	sl, r3
 80132e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132e6:	b10a      	cbz	r2, 80132ec <_svfiprintf_r+0x60>
 80132e8:	2a25      	cmp	r2, #37	@ 0x25
 80132ea:	d1f9      	bne.n	80132e0 <_svfiprintf_r+0x54>
 80132ec:	ebba 0b04 	subs.w	fp, sl, r4
 80132f0:	d00b      	beq.n	801330a <_svfiprintf_r+0x7e>
 80132f2:	465b      	mov	r3, fp
 80132f4:	4622      	mov	r2, r4
 80132f6:	4629      	mov	r1, r5
 80132f8:	4638      	mov	r0, r7
 80132fa:	f7ff ff6b 	bl	80131d4 <__ssputs_r>
 80132fe:	3001      	adds	r0, #1
 8013300:	f000 80a7 	beq.w	8013452 <_svfiprintf_r+0x1c6>
 8013304:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013306:	445a      	add	r2, fp
 8013308:	9209      	str	r2, [sp, #36]	@ 0x24
 801330a:	f89a 3000 	ldrb.w	r3, [sl]
 801330e:	2b00      	cmp	r3, #0
 8013310:	f000 809f 	beq.w	8013452 <_svfiprintf_r+0x1c6>
 8013314:	2300      	movs	r3, #0
 8013316:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801331a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801331e:	f10a 0a01 	add.w	sl, sl, #1
 8013322:	9304      	str	r3, [sp, #16]
 8013324:	9307      	str	r3, [sp, #28]
 8013326:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801332a:	931a      	str	r3, [sp, #104]	@ 0x68
 801332c:	4654      	mov	r4, sl
 801332e:	2205      	movs	r2, #5
 8013330:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013334:	484e      	ldr	r0, [pc, #312]	@ (8013470 <_svfiprintf_r+0x1e4>)
 8013336:	f7ec ff33 	bl	80001a0 <memchr>
 801333a:	9a04      	ldr	r2, [sp, #16]
 801333c:	b9d8      	cbnz	r0, 8013376 <_svfiprintf_r+0xea>
 801333e:	06d0      	lsls	r0, r2, #27
 8013340:	bf44      	itt	mi
 8013342:	2320      	movmi	r3, #32
 8013344:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013348:	0711      	lsls	r1, r2, #28
 801334a:	bf44      	itt	mi
 801334c:	232b      	movmi	r3, #43	@ 0x2b
 801334e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013352:	f89a 3000 	ldrb.w	r3, [sl]
 8013356:	2b2a      	cmp	r3, #42	@ 0x2a
 8013358:	d015      	beq.n	8013386 <_svfiprintf_r+0xfa>
 801335a:	9a07      	ldr	r2, [sp, #28]
 801335c:	4654      	mov	r4, sl
 801335e:	2000      	movs	r0, #0
 8013360:	f04f 0c0a 	mov.w	ip, #10
 8013364:	4621      	mov	r1, r4
 8013366:	f811 3b01 	ldrb.w	r3, [r1], #1
 801336a:	3b30      	subs	r3, #48	@ 0x30
 801336c:	2b09      	cmp	r3, #9
 801336e:	d94b      	bls.n	8013408 <_svfiprintf_r+0x17c>
 8013370:	b1b0      	cbz	r0, 80133a0 <_svfiprintf_r+0x114>
 8013372:	9207      	str	r2, [sp, #28]
 8013374:	e014      	b.n	80133a0 <_svfiprintf_r+0x114>
 8013376:	eba0 0308 	sub.w	r3, r0, r8
 801337a:	fa09 f303 	lsl.w	r3, r9, r3
 801337e:	4313      	orrs	r3, r2
 8013380:	9304      	str	r3, [sp, #16]
 8013382:	46a2      	mov	sl, r4
 8013384:	e7d2      	b.n	801332c <_svfiprintf_r+0xa0>
 8013386:	9b03      	ldr	r3, [sp, #12]
 8013388:	1d19      	adds	r1, r3, #4
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	9103      	str	r1, [sp, #12]
 801338e:	2b00      	cmp	r3, #0
 8013390:	bfbb      	ittet	lt
 8013392:	425b      	neglt	r3, r3
 8013394:	f042 0202 	orrlt.w	r2, r2, #2
 8013398:	9307      	strge	r3, [sp, #28]
 801339a:	9307      	strlt	r3, [sp, #28]
 801339c:	bfb8      	it	lt
 801339e:	9204      	strlt	r2, [sp, #16]
 80133a0:	7823      	ldrb	r3, [r4, #0]
 80133a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80133a4:	d10a      	bne.n	80133bc <_svfiprintf_r+0x130>
 80133a6:	7863      	ldrb	r3, [r4, #1]
 80133a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80133aa:	d132      	bne.n	8013412 <_svfiprintf_r+0x186>
 80133ac:	9b03      	ldr	r3, [sp, #12]
 80133ae:	1d1a      	adds	r2, r3, #4
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	9203      	str	r2, [sp, #12]
 80133b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80133b8:	3402      	adds	r4, #2
 80133ba:	9305      	str	r3, [sp, #20]
 80133bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013480 <_svfiprintf_r+0x1f4>
 80133c0:	7821      	ldrb	r1, [r4, #0]
 80133c2:	2203      	movs	r2, #3
 80133c4:	4650      	mov	r0, sl
 80133c6:	f7ec feeb 	bl	80001a0 <memchr>
 80133ca:	b138      	cbz	r0, 80133dc <_svfiprintf_r+0x150>
 80133cc:	9b04      	ldr	r3, [sp, #16]
 80133ce:	eba0 000a 	sub.w	r0, r0, sl
 80133d2:	2240      	movs	r2, #64	@ 0x40
 80133d4:	4082      	lsls	r2, r0
 80133d6:	4313      	orrs	r3, r2
 80133d8:	3401      	adds	r4, #1
 80133da:	9304      	str	r3, [sp, #16]
 80133dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133e0:	4824      	ldr	r0, [pc, #144]	@ (8013474 <_svfiprintf_r+0x1e8>)
 80133e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80133e6:	2206      	movs	r2, #6
 80133e8:	f7ec feda 	bl	80001a0 <memchr>
 80133ec:	2800      	cmp	r0, #0
 80133ee:	d036      	beq.n	801345e <_svfiprintf_r+0x1d2>
 80133f0:	4b21      	ldr	r3, [pc, #132]	@ (8013478 <_svfiprintf_r+0x1ec>)
 80133f2:	bb1b      	cbnz	r3, 801343c <_svfiprintf_r+0x1b0>
 80133f4:	9b03      	ldr	r3, [sp, #12]
 80133f6:	3307      	adds	r3, #7
 80133f8:	f023 0307 	bic.w	r3, r3, #7
 80133fc:	3308      	adds	r3, #8
 80133fe:	9303      	str	r3, [sp, #12]
 8013400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013402:	4433      	add	r3, r6
 8013404:	9309      	str	r3, [sp, #36]	@ 0x24
 8013406:	e76a      	b.n	80132de <_svfiprintf_r+0x52>
 8013408:	fb0c 3202 	mla	r2, ip, r2, r3
 801340c:	460c      	mov	r4, r1
 801340e:	2001      	movs	r0, #1
 8013410:	e7a8      	b.n	8013364 <_svfiprintf_r+0xd8>
 8013412:	2300      	movs	r3, #0
 8013414:	3401      	adds	r4, #1
 8013416:	9305      	str	r3, [sp, #20]
 8013418:	4619      	mov	r1, r3
 801341a:	f04f 0c0a 	mov.w	ip, #10
 801341e:	4620      	mov	r0, r4
 8013420:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013424:	3a30      	subs	r2, #48	@ 0x30
 8013426:	2a09      	cmp	r2, #9
 8013428:	d903      	bls.n	8013432 <_svfiprintf_r+0x1a6>
 801342a:	2b00      	cmp	r3, #0
 801342c:	d0c6      	beq.n	80133bc <_svfiprintf_r+0x130>
 801342e:	9105      	str	r1, [sp, #20]
 8013430:	e7c4      	b.n	80133bc <_svfiprintf_r+0x130>
 8013432:	fb0c 2101 	mla	r1, ip, r1, r2
 8013436:	4604      	mov	r4, r0
 8013438:	2301      	movs	r3, #1
 801343a:	e7f0      	b.n	801341e <_svfiprintf_r+0x192>
 801343c:	ab03      	add	r3, sp, #12
 801343e:	9300      	str	r3, [sp, #0]
 8013440:	462a      	mov	r2, r5
 8013442:	4b0e      	ldr	r3, [pc, #56]	@ (801347c <_svfiprintf_r+0x1f0>)
 8013444:	a904      	add	r1, sp, #16
 8013446:	4638      	mov	r0, r7
 8013448:	f7fd fd78 	bl	8010f3c <_printf_float>
 801344c:	1c42      	adds	r2, r0, #1
 801344e:	4606      	mov	r6, r0
 8013450:	d1d6      	bne.n	8013400 <_svfiprintf_r+0x174>
 8013452:	89ab      	ldrh	r3, [r5, #12]
 8013454:	065b      	lsls	r3, r3, #25
 8013456:	f53f af2d 	bmi.w	80132b4 <_svfiprintf_r+0x28>
 801345a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801345c:	e72c      	b.n	80132b8 <_svfiprintf_r+0x2c>
 801345e:	ab03      	add	r3, sp, #12
 8013460:	9300      	str	r3, [sp, #0]
 8013462:	462a      	mov	r2, r5
 8013464:	4b05      	ldr	r3, [pc, #20]	@ (801347c <_svfiprintf_r+0x1f0>)
 8013466:	a904      	add	r1, sp, #16
 8013468:	4638      	mov	r0, r7
 801346a:	f7fd ffff 	bl	801146c <_printf_i>
 801346e:	e7ed      	b.n	801344c <_svfiprintf_r+0x1c0>
 8013470:	08015966 	.word	0x08015966
 8013474:	08015970 	.word	0x08015970
 8013478:	08010f3d 	.word	0x08010f3d
 801347c:	080131d5 	.word	0x080131d5
 8013480:	0801596c 	.word	0x0801596c

08013484 <__sfputc_r>:
 8013484:	6893      	ldr	r3, [r2, #8]
 8013486:	3b01      	subs	r3, #1
 8013488:	2b00      	cmp	r3, #0
 801348a:	b410      	push	{r4}
 801348c:	6093      	str	r3, [r2, #8]
 801348e:	da08      	bge.n	80134a2 <__sfputc_r+0x1e>
 8013490:	6994      	ldr	r4, [r2, #24]
 8013492:	42a3      	cmp	r3, r4
 8013494:	db01      	blt.n	801349a <__sfputc_r+0x16>
 8013496:	290a      	cmp	r1, #10
 8013498:	d103      	bne.n	80134a2 <__sfputc_r+0x1e>
 801349a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801349e:	f7fe baa2 	b.w	80119e6 <__swbuf_r>
 80134a2:	6813      	ldr	r3, [r2, #0]
 80134a4:	1c58      	adds	r0, r3, #1
 80134a6:	6010      	str	r0, [r2, #0]
 80134a8:	7019      	strb	r1, [r3, #0]
 80134aa:	4608      	mov	r0, r1
 80134ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134b0:	4770      	bx	lr

080134b2 <__sfputs_r>:
 80134b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134b4:	4606      	mov	r6, r0
 80134b6:	460f      	mov	r7, r1
 80134b8:	4614      	mov	r4, r2
 80134ba:	18d5      	adds	r5, r2, r3
 80134bc:	42ac      	cmp	r4, r5
 80134be:	d101      	bne.n	80134c4 <__sfputs_r+0x12>
 80134c0:	2000      	movs	r0, #0
 80134c2:	e007      	b.n	80134d4 <__sfputs_r+0x22>
 80134c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80134c8:	463a      	mov	r2, r7
 80134ca:	4630      	mov	r0, r6
 80134cc:	f7ff ffda 	bl	8013484 <__sfputc_r>
 80134d0:	1c43      	adds	r3, r0, #1
 80134d2:	d1f3      	bne.n	80134bc <__sfputs_r+0xa>
 80134d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080134d8 <_vfiprintf_r>:
 80134d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134dc:	460d      	mov	r5, r1
 80134de:	b09d      	sub	sp, #116	@ 0x74
 80134e0:	4614      	mov	r4, r2
 80134e2:	4698      	mov	r8, r3
 80134e4:	4606      	mov	r6, r0
 80134e6:	b118      	cbz	r0, 80134f0 <_vfiprintf_r+0x18>
 80134e8:	6a03      	ldr	r3, [r0, #32]
 80134ea:	b90b      	cbnz	r3, 80134f0 <_vfiprintf_r+0x18>
 80134ec:	f7fe f968 	bl	80117c0 <__sinit>
 80134f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80134f2:	07d9      	lsls	r1, r3, #31
 80134f4:	d405      	bmi.n	8013502 <_vfiprintf_r+0x2a>
 80134f6:	89ab      	ldrh	r3, [r5, #12]
 80134f8:	059a      	lsls	r2, r3, #22
 80134fa:	d402      	bmi.n	8013502 <_vfiprintf_r+0x2a>
 80134fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80134fe:	f7fe fb84 	bl	8011c0a <__retarget_lock_acquire_recursive>
 8013502:	89ab      	ldrh	r3, [r5, #12]
 8013504:	071b      	lsls	r3, r3, #28
 8013506:	d501      	bpl.n	801350c <_vfiprintf_r+0x34>
 8013508:	692b      	ldr	r3, [r5, #16]
 801350a:	b99b      	cbnz	r3, 8013534 <_vfiprintf_r+0x5c>
 801350c:	4629      	mov	r1, r5
 801350e:	4630      	mov	r0, r6
 8013510:	f7fe faa8 	bl	8011a64 <__swsetup_r>
 8013514:	b170      	cbz	r0, 8013534 <_vfiprintf_r+0x5c>
 8013516:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013518:	07dc      	lsls	r4, r3, #31
 801351a:	d504      	bpl.n	8013526 <_vfiprintf_r+0x4e>
 801351c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013520:	b01d      	add	sp, #116	@ 0x74
 8013522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013526:	89ab      	ldrh	r3, [r5, #12]
 8013528:	0598      	lsls	r0, r3, #22
 801352a:	d4f7      	bmi.n	801351c <_vfiprintf_r+0x44>
 801352c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801352e:	f7fe fb6d 	bl	8011c0c <__retarget_lock_release_recursive>
 8013532:	e7f3      	b.n	801351c <_vfiprintf_r+0x44>
 8013534:	2300      	movs	r3, #0
 8013536:	9309      	str	r3, [sp, #36]	@ 0x24
 8013538:	2320      	movs	r3, #32
 801353a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801353e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013542:	2330      	movs	r3, #48	@ 0x30
 8013544:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80136f4 <_vfiprintf_r+0x21c>
 8013548:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801354c:	f04f 0901 	mov.w	r9, #1
 8013550:	4623      	mov	r3, r4
 8013552:	469a      	mov	sl, r3
 8013554:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013558:	b10a      	cbz	r2, 801355e <_vfiprintf_r+0x86>
 801355a:	2a25      	cmp	r2, #37	@ 0x25
 801355c:	d1f9      	bne.n	8013552 <_vfiprintf_r+0x7a>
 801355e:	ebba 0b04 	subs.w	fp, sl, r4
 8013562:	d00b      	beq.n	801357c <_vfiprintf_r+0xa4>
 8013564:	465b      	mov	r3, fp
 8013566:	4622      	mov	r2, r4
 8013568:	4629      	mov	r1, r5
 801356a:	4630      	mov	r0, r6
 801356c:	f7ff ffa1 	bl	80134b2 <__sfputs_r>
 8013570:	3001      	adds	r0, #1
 8013572:	f000 80a7 	beq.w	80136c4 <_vfiprintf_r+0x1ec>
 8013576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013578:	445a      	add	r2, fp
 801357a:	9209      	str	r2, [sp, #36]	@ 0x24
 801357c:	f89a 3000 	ldrb.w	r3, [sl]
 8013580:	2b00      	cmp	r3, #0
 8013582:	f000 809f 	beq.w	80136c4 <_vfiprintf_r+0x1ec>
 8013586:	2300      	movs	r3, #0
 8013588:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801358c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013590:	f10a 0a01 	add.w	sl, sl, #1
 8013594:	9304      	str	r3, [sp, #16]
 8013596:	9307      	str	r3, [sp, #28]
 8013598:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801359c:	931a      	str	r3, [sp, #104]	@ 0x68
 801359e:	4654      	mov	r4, sl
 80135a0:	2205      	movs	r2, #5
 80135a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135a6:	4853      	ldr	r0, [pc, #332]	@ (80136f4 <_vfiprintf_r+0x21c>)
 80135a8:	f7ec fdfa 	bl	80001a0 <memchr>
 80135ac:	9a04      	ldr	r2, [sp, #16]
 80135ae:	b9d8      	cbnz	r0, 80135e8 <_vfiprintf_r+0x110>
 80135b0:	06d1      	lsls	r1, r2, #27
 80135b2:	bf44      	itt	mi
 80135b4:	2320      	movmi	r3, #32
 80135b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80135ba:	0713      	lsls	r3, r2, #28
 80135bc:	bf44      	itt	mi
 80135be:	232b      	movmi	r3, #43	@ 0x2b
 80135c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80135c4:	f89a 3000 	ldrb.w	r3, [sl]
 80135c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80135ca:	d015      	beq.n	80135f8 <_vfiprintf_r+0x120>
 80135cc:	9a07      	ldr	r2, [sp, #28]
 80135ce:	4654      	mov	r4, sl
 80135d0:	2000      	movs	r0, #0
 80135d2:	f04f 0c0a 	mov.w	ip, #10
 80135d6:	4621      	mov	r1, r4
 80135d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135dc:	3b30      	subs	r3, #48	@ 0x30
 80135de:	2b09      	cmp	r3, #9
 80135e0:	d94b      	bls.n	801367a <_vfiprintf_r+0x1a2>
 80135e2:	b1b0      	cbz	r0, 8013612 <_vfiprintf_r+0x13a>
 80135e4:	9207      	str	r2, [sp, #28]
 80135e6:	e014      	b.n	8013612 <_vfiprintf_r+0x13a>
 80135e8:	eba0 0308 	sub.w	r3, r0, r8
 80135ec:	fa09 f303 	lsl.w	r3, r9, r3
 80135f0:	4313      	orrs	r3, r2
 80135f2:	9304      	str	r3, [sp, #16]
 80135f4:	46a2      	mov	sl, r4
 80135f6:	e7d2      	b.n	801359e <_vfiprintf_r+0xc6>
 80135f8:	9b03      	ldr	r3, [sp, #12]
 80135fa:	1d19      	adds	r1, r3, #4
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	9103      	str	r1, [sp, #12]
 8013600:	2b00      	cmp	r3, #0
 8013602:	bfbb      	ittet	lt
 8013604:	425b      	neglt	r3, r3
 8013606:	f042 0202 	orrlt.w	r2, r2, #2
 801360a:	9307      	strge	r3, [sp, #28]
 801360c:	9307      	strlt	r3, [sp, #28]
 801360e:	bfb8      	it	lt
 8013610:	9204      	strlt	r2, [sp, #16]
 8013612:	7823      	ldrb	r3, [r4, #0]
 8013614:	2b2e      	cmp	r3, #46	@ 0x2e
 8013616:	d10a      	bne.n	801362e <_vfiprintf_r+0x156>
 8013618:	7863      	ldrb	r3, [r4, #1]
 801361a:	2b2a      	cmp	r3, #42	@ 0x2a
 801361c:	d132      	bne.n	8013684 <_vfiprintf_r+0x1ac>
 801361e:	9b03      	ldr	r3, [sp, #12]
 8013620:	1d1a      	adds	r2, r3, #4
 8013622:	681b      	ldr	r3, [r3, #0]
 8013624:	9203      	str	r2, [sp, #12]
 8013626:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801362a:	3402      	adds	r4, #2
 801362c:	9305      	str	r3, [sp, #20]
 801362e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013704 <_vfiprintf_r+0x22c>
 8013632:	7821      	ldrb	r1, [r4, #0]
 8013634:	2203      	movs	r2, #3
 8013636:	4650      	mov	r0, sl
 8013638:	f7ec fdb2 	bl	80001a0 <memchr>
 801363c:	b138      	cbz	r0, 801364e <_vfiprintf_r+0x176>
 801363e:	9b04      	ldr	r3, [sp, #16]
 8013640:	eba0 000a 	sub.w	r0, r0, sl
 8013644:	2240      	movs	r2, #64	@ 0x40
 8013646:	4082      	lsls	r2, r0
 8013648:	4313      	orrs	r3, r2
 801364a:	3401      	adds	r4, #1
 801364c:	9304      	str	r3, [sp, #16]
 801364e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013652:	4829      	ldr	r0, [pc, #164]	@ (80136f8 <_vfiprintf_r+0x220>)
 8013654:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013658:	2206      	movs	r2, #6
 801365a:	f7ec fda1 	bl	80001a0 <memchr>
 801365e:	2800      	cmp	r0, #0
 8013660:	d03f      	beq.n	80136e2 <_vfiprintf_r+0x20a>
 8013662:	4b26      	ldr	r3, [pc, #152]	@ (80136fc <_vfiprintf_r+0x224>)
 8013664:	bb1b      	cbnz	r3, 80136ae <_vfiprintf_r+0x1d6>
 8013666:	9b03      	ldr	r3, [sp, #12]
 8013668:	3307      	adds	r3, #7
 801366a:	f023 0307 	bic.w	r3, r3, #7
 801366e:	3308      	adds	r3, #8
 8013670:	9303      	str	r3, [sp, #12]
 8013672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013674:	443b      	add	r3, r7
 8013676:	9309      	str	r3, [sp, #36]	@ 0x24
 8013678:	e76a      	b.n	8013550 <_vfiprintf_r+0x78>
 801367a:	fb0c 3202 	mla	r2, ip, r2, r3
 801367e:	460c      	mov	r4, r1
 8013680:	2001      	movs	r0, #1
 8013682:	e7a8      	b.n	80135d6 <_vfiprintf_r+0xfe>
 8013684:	2300      	movs	r3, #0
 8013686:	3401      	adds	r4, #1
 8013688:	9305      	str	r3, [sp, #20]
 801368a:	4619      	mov	r1, r3
 801368c:	f04f 0c0a 	mov.w	ip, #10
 8013690:	4620      	mov	r0, r4
 8013692:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013696:	3a30      	subs	r2, #48	@ 0x30
 8013698:	2a09      	cmp	r2, #9
 801369a:	d903      	bls.n	80136a4 <_vfiprintf_r+0x1cc>
 801369c:	2b00      	cmp	r3, #0
 801369e:	d0c6      	beq.n	801362e <_vfiprintf_r+0x156>
 80136a0:	9105      	str	r1, [sp, #20]
 80136a2:	e7c4      	b.n	801362e <_vfiprintf_r+0x156>
 80136a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80136a8:	4604      	mov	r4, r0
 80136aa:	2301      	movs	r3, #1
 80136ac:	e7f0      	b.n	8013690 <_vfiprintf_r+0x1b8>
 80136ae:	ab03      	add	r3, sp, #12
 80136b0:	9300      	str	r3, [sp, #0]
 80136b2:	462a      	mov	r2, r5
 80136b4:	4b12      	ldr	r3, [pc, #72]	@ (8013700 <_vfiprintf_r+0x228>)
 80136b6:	a904      	add	r1, sp, #16
 80136b8:	4630      	mov	r0, r6
 80136ba:	f7fd fc3f 	bl	8010f3c <_printf_float>
 80136be:	4607      	mov	r7, r0
 80136c0:	1c78      	adds	r0, r7, #1
 80136c2:	d1d6      	bne.n	8013672 <_vfiprintf_r+0x19a>
 80136c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80136c6:	07d9      	lsls	r1, r3, #31
 80136c8:	d405      	bmi.n	80136d6 <_vfiprintf_r+0x1fe>
 80136ca:	89ab      	ldrh	r3, [r5, #12]
 80136cc:	059a      	lsls	r2, r3, #22
 80136ce:	d402      	bmi.n	80136d6 <_vfiprintf_r+0x1fe>
 80136d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80136d2:	f7fe fa9b 	bl	8011c0c <__retarget_lock_release_recursive>
 80136d6:	89ab      	ldrh	r3, [r5, #12]
 80136d8:	065b      	lsls	r3, r3, #25
 80136da:	f53f af1f 	bmi.w	801351c <_vfiprintf_r+0x44>
 80136de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80136e0:	e71e      	b.n	8013520 <_vfiprintf_r+0x48>
 80136e2:	ab03      	add	r3, sp, #12
 80136e4:	9300      	str	r3, [sp, #0]
 80136e6:	462a      	mov	r2, r5
 80136e8:	4b05      	ldr	r3, [pc, #20]	@ (8013700 <_vfiprintf_r+0x228>)
 80136ea:	a904      	add	r1, sp, #16
 80136ec:	4630      	mov	r0, r6
 80136ee:	f7fd febd 	bl	801146c <_printf_i>
 80136f2:	e7e4      	b.n	80136be <_vfiprintf_r+0x1e6>
 80136f4:	08015966 	.word	0x08015966
 80136f8:	08015970 	.word	0x08015970
 80136fc:	08010f3d 	.word	0x08010f3d
 8013700:	080134b3 	.word	0x080134b3
 8013704:	0801596c 	.word	0x0801596c

08013708 <__sflush_r>:
 8013708:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801370c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013710:	0716      	lsls	r6, r2, #28
 8013712:	4605      	mov	r5, r0
 8013714:	460c      	mov	r4, r1
 8013716:	d454      	bmi.n	80137c2 <__sflush_r+0xba>
 8013718:	684b      	ldr	r3, [r1, #4]
 801371a:	2b00      	cmp	r3, #0
 801371c:	dc02      	bgt.n	8013724 <__sflush_r+0x1c>
 801371e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013720:	2b00      	cmp	r3, #0
 8013722:	dd48      	ble.n	80137b6 <__sflush_r+0xae>
 8013724:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013726:	2e00      	cmp	r6, #0
 8013728:	d045      	beq.n	80137b6 <__sflush_r+0xae>
 801372a:	2300      	movs	r3, #0
 801372c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013730:	682f      	ldr	r7, [r5, #0]
 8013732:	6a21      	ldr	r1, [r4, #32]
 8013734:	602b      	str	r3, [r5, #0]
 8013736:	d030      	beq.n	801379a <__sflush_r+0x92>
 8013738:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801373a:	89a3      	ldrh	r3, [r4, #12]
 801373c:	0759      	lsls	r1, r3, #29
 801373e:	d505      	bpl.n	801374c <__sflush_r+0x44>
 8013740:	6863      	ldr	r3, [r4, #4]
 8013742:	1ad2      	subs	r2, r2, r3
 8013744:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013746:	b10b      	cbz	r3, 801374c <__sflush_r+0x44>
 8013748:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801374a:	1ad2      	subs	r2, r2, r3
 801374c:	2300      	movs	r3, #0
 801374e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013750:	6a21      	ldr	r1, [r4, #32]
 8013752:	4628      	mov	r0, r5
 8013754:	47b0      	blx	r6
 8013756:	1c43      	adds	r3, r0, #1
 8013758:	89a3      	ldrh	r3, [r4, #12]
 801375a:	d106      	bne.n	801376a <__sflush_r+0x62>
 801375c:	6829      	ldr	r1, [r5, #0]
 801375e:	291d      	cmp	r1, #29
 8013760:	d82b      	bhi.n	80137ba <__sflush_r+0xb2>
 8013762:	4a2a      	ldr	r2, [pc, #168]	@ (801380c <__sflush_r+0x104>)
 8013764:	40ca      	lsrs	r2, r1
 8013766:	07d6      	lsls	r6, r2, #31
 8013768:	d527      	bpl.n	80137ba <__sflush_r+0xb2>
 801376a:	2200      	movs	r2, #0
 801376c:	6062      	str	r2, [r4, #4]
 801376e:	04d9      	lsls	r1, r3, #19
 8013770:	6922      	ldr	r2, [r4, #16]
 8013772:	6022      	str	r2, [r4, #0]
 8013774:	d504      	bpl.n	8013780 <__sflush_r+0x78>
 8013776:	1c42      	adds	r2, r0, #1
 8013778:	d101      	bne.n	801377e <__sflush_r+0x76>
 801377a:	682b      	ldr	r3, [r5, #0]
 801377c:	b903      	cbnz	r3, 8013780 <__sflush_r+0x78>
 801377e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013780:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013782:	602f      	str	r7, [r5, #0]
 8013784:	b1b9      	cbz	r1, 80137b6 <__sflush_r+0xae>
 8013786:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801378a:	4299      	cmp	r1, r3
 801378c:	d002      	beq.n	8013794 <__sflush_r+0x8c>
 801378e:	4628      	mov	r0, r5
 8013790:	f7ff f8a6 	bl	80128e0 <_free_r>
 8013794:	2300      	movs	r3, #0
 8013796:	6363      	str	r3, [r4, #52]	@ 0x34
 8013798:	e00d      	b.n	80137b6 <__sflush_r+0xae>
 801379a:	2301      	movs	r3, #1
 801379c:	4628      	mov	r0, r5
 801379e:	47b0      	blx	r6
 80137a0:	4602      	mov	r2, r0
 80137a2:	1c50      	adds	r0, r2, #1
 80137a4:	d1c9      	bne.n	801373a <__sflush_r+0x32>
 80137a6:	682b      	ldr	r3, [r5, #0]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d0c6      	beq.n	801373a <__sflush_r+0x32>
 80137ac:	2b1d      	cmp	r3, #29
 80137ae:	d001      	beq.n	80137b4 <__sflush_r+0xac>
 80137b0:	2b16      	cmp	r3, #22
 80137b2:	d11e      	bne.n	80137f2 <__sflush_r+0xea>
 80137b4:	602f      	str	r7, [r5, #0]
 80137b6:	2000      	movs	r0, #0
 80137b8:	e022      	b.n	8013800 <__sflush_r+0xf8>
 80137ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137be:	b21b      	sxth	r3, r3
 80137c0:	e01b      	b.n	80137fa <__sflush_r+0xf2>
 80137c2:	690f      	ldr	r7, [r1, #16]
 80137c4:	2f00      	cmp	r7, #0
 80137c6:	d0f6      	beq.n	80137b6 <__sflush_r+0xae>
 80137c8:	0793      	lsls	r3, r2, #30
 80137ca:	680e      	ldr	r6, [r1, #0]
 80137cc:	bf08      	it	eq
 80137ce:	694b      	ldreq	r3, [r1, #20]
 80137d0:	600f      	str	r7, [r1, #0]
 80137d2:	bf18      	it	ne
 80137d4:	2300      	movne	r3, #0
 80137d6:	eba6 0807 	sub.w	r8, r6, r7
 80137da:	608b      	str	r3, [r1, #8]
 80137dc:	f1b8 0f00 	cmp.w	r8, #0
 80137e0:	dde9      	ble.n	80137b6 <__sflush_r+0xae>
 80137e2:	6a21      	ldr	r1, [r4, #32]
 80137e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80137e6:	4643      	mov	r3, r8
 80137e8:	463a      	mov	r2, r7
 80137ea:	4628      	mov	r0, r5
 80137ec:	47b0      	blx	r6
 80137ee:	2800      	cmp	r0, #0
 80137f0:	dc08      	bgt.n	8013804 <__sflush_r+0xfc>
 80137f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137fa:	81a3      	strh	r3, [r4, #12]
 80137fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013804:	4407      	add	r7, r0
 8013806:	eba8 0800 	sub.w	r8, r8, r0
 801380a:	e7e7      	b.n	80137dc <__sflush_r+0xd4>
 801380c:	20400001 	.word	0x20400001

08013810 <_fflush_r>:
 8013810:	b538      	push	{r3, r4, r5, lr}
 8013812:	690b      	ldr	r3, [r1, #16]
 8013814:	4605      	mov	r5, r0
 8013816:	460c      	mov	r4, r1
 8013818:	b913      	cbnz	r3, 8013820 <_fflush_r+0x10>
 801381a:	2500      	movs	r5, #0
 801381c:	4628      	mov	r0, r5
 801381e:	bd38      	pop	{r3, r4, r5, pc}
 8013820:	b118      	cbz	r0, 801382a <_fflush_r+0x1a>
 8013822:	6a03      	ldr	r3, [r0, #32]
 8013824:	b90b      	cbnz	r3, 801382a <_fflush_r+0x1a>
 8013826:	f7fd ffcb 	bl	80117c0 <__sinit>
 801382a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801382e:	2b00      	cmp	r3, #0
 8013830:	d0f3      	beq.n	801381a <_fflush_r+0xa>
 8013832:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013834:	07d0      	lsls	r0, r2, #31
 8013836:	d404      	bmi.n	8013842 <_fflush_r+0x32>
 8013838:	0599      	lsls	r1, r3, #22
 801383a:	d402      	bmi.n	8013842 <_fflush_r+0x32>
 801383c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801383e:	f7fe f9e4 	bl	8011c0a <__retarget_lock_acquire_recursive>
 8013842:	4628      	mov	r0, r5
 8013844:	4621      	mov	r1, r4
 8013846:	f7ff ff5f 	bl	8013708 <__sflush_r>
 801384a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801384c:	07da      	lsls	r2, r3, #31
 801384e:	4605      	mov	r5, r0
 8013850:	d4e4      	bmi.n	801381c <_fflush_r+0xc>
 8013852:	89a3      	ldrh	r3, [r4, #12]
 8013854:	059b      	lsls	r3, r3, #22
 8013856:	d4e1      	bmi.n	801381c <_fflush_r+0xc>
 8013858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801385a:	f7fe f9d7 	bl	8011c0c <__retarget_lock_release_recursive>
 801385e:	e7dd      	b.n	801381c <_fflush_r+0xc>

08013860 <__swhatbuf_r>:
 8013860:	b570      	push	{r4, r5, r6, lr}
 8013862:	460c      	mov	r4, r1
 8013864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013868:	2900      	cmp	r1, #0
 801386a:	b096      	sub	sp, #88	@ 0x58
 801386c:	4615      	mov	r5, r2
 801386e:	461e      	mov	r6, r3
 8013870:	da0d      	bge.n	801388e <__swhatbuf_r+0x2e>
 8013872:	89a3      	ldrh	r3, [r4, #12]
 8013874:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013878:	f04f 0100 	mov.w	r1, #0
 801387c:	bf14      	ite	ne
 801387e:	2340      	movne	r3, #64	@ 0x40
 8013880:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013884:	2000      	movs	r0, #0
 8013886:	6031      	str	r1, [r6, #0]
 8013888:	602b      	str	r3, [r5, #0]
 801388a:	b016      	add	sp, #88	@ 0x58
 801388c:	bd70      	pop	{r4, r5, r6, pc}
 801388e:	466a      	mov	r2, sp
 8013890:	f000 f896 	bl	80139c0 <_fstat_r>
 8013894:	2800      	cmp	r0, #0
 8013896:	dbec      	blt.n	8013872 <__swhatbuf_r+0x12>
 8013898:	9901      	ldr	r1, [sp, #4]
 801389a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801389e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80138a2:	4259      	negs	r1, r3
 80138a4:	4159      	adcs	r1, r3
 80138a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80138aa:	e7eb      	b.n	8013884 <__swhatbuf_r+0x24>

080138ac <__smakebuf_r>:
 80138ac:	898b      	ldrh	r3, [r1, #12]
 80138ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80138b0:	079d      	lsls	r5, r3, #30
 80138b2:	4606      	mov	r6, r0
 80138b4:	460c      	mov	r4, r1
 80138b6:	d507      	bpl.n	80138c8 <__smakebuf_r+0x1c>
 80138b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80138bc:	6023      	str	r3, [r4, #0]
 80138be:	6123      	str	r3, [r4, #16]
 80138c0:	2301      	movs	r3, #1
 80138c2:	6163      	str	r3, [r4, #20]
 80138c4:	b003      	add	sp, #12
 80138c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80138c8:	ab01      	add	r3, sp, #4
 80138ca:	466a      	mov	r2, sp
 80138cc:	f7ff ffc8 	bl	8013860 <__swhatbuf_r>
 80138d0:	9f00      	ldr	r7, [sp, #0]
 80138d2:	4605      	mov	r5, r0
 80138d4:	4639      	mov	r1, r7
 80138d6:	4630      	mov	r0, r6
 80138d8:	f7ff f876 	bl	80129c8 <_malloc_r>
 80138dc:	b948      	cbnz	r0, 80138f2 <__smakebuf_r+0x46>
 80138de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80138e2:	059a      	lsls	r2, r3, #22
 80138e4:	d4ee      	bmi.n	80138c4 <__smakebuf_r+0x18>
 80138e6:	f023 0303 	bic.w	r3, r3, #3
 80138ea:	f043 0302 	orr.w	r3, r3, #2
 80138ee:	81a3      	strh	r3, [r4, #12]
 80138f0:	e7e2      	b.n	80138b8 <__smakebuf_r+0xc>
 80138f2:	89a3      	ldrh	r3, [r4, #12]
 80138f4:	6020      	str	r0, [r4, #0]
 80138f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80138fa:	81a3      	strh	r3, [r4, #12]
 80138fc:	9b01      	ldr	r3, [sp, #4]
 80138fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013902:	b15b      	cbz	r3, 801391c <__smakebuf_r+0x70>
 8013904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013908:	4630      	mov	r0, r6
 801390a:	f000 f86b 	bl	80139e4 <_isatty_r>
 801390e:	b128      	cbz	r0, 801391c <__smakebuf_r+0x70>
 8013910:	89a3      	ldrh	r3, [r4, #12]
 8013912:	f023 0303 	bic.w	r3, r3, #3
 8013916:	f043 0301 	orr.w	r3, r3, #1
 801391a:	81a3      	strh	r3, [r4, #12]
 801391c:	89a3      	ldrh	r3, [r4, #12]
 801391e:	431d      	orrs	r5, r3
 8013920:	81a5      	strh	r5, [r4, #12]
 8013922:	e7cf      	b.n	80138c4 <__smakebuf_r+0x18>

08013924 <_putc_r>:
 8013924:	b570      	push	{r4, r5, r6, lr}
 8013926:	460d      	mov	r5, r1
 8013928:	4614      	mov	r4, r2
 801392a:	4606      	mov	r6, r0
 801392c:	b118      	cbz	r0, 8013936 <_putc_r+0x12>
 801392e:	6a03      	ldr	r3, [r0, #32]
 8013930:	b90b      	cbnz	r3, 8013936 <_putc_r+0x12>
 8013932:	f7fd ff45 	bl	80117c0 <__sinit>
 8013936:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013938:	07d8      	lsls	r0, r3, #31
 801393a:	d405      	bmi.n	8013948 <_putc_r+0x24>
 801393c:	89a3      	ldrh	r3, [r4, #12]
 801393e:	0599      	lsls	r1, r3, #22
 8013940:	d402      	bmi.n	8013948 <_putc_r+0x24>
 8013942:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013944:	f7fe f961 	bl	8011c0a <__retarget_lock_acquire_recursive>
 8013948:	68a3      	ldr	r3, [r4, #8]
 801394a:	3b01      	subs	r3, #1
 801394c:	2b00      	cmp	r3, #0
 801394e:	60a3      	str	r3, [r4, #8]
 8013950:	da05      	bge.n	801395e <_putc_r+0x3a>
 8013952:	69a2      	ldr	r2, [r4, #24]
 8013954:	4293      	cmp	r3, r2
 8013956:	db12      	blt.n	801397e <_putc_r+0x5a>
 8013958:	b2eb      	uxtb	r3, r5
 801395a:	2b0a      	cmp	r3, #10
 801395c:	d00f      	beq.n	801397e <_putc_r+0x5a>
 801395e:	6823      	ldr	r3, [r4, #0]
 8013960:	1c5a      	adds	r2, r3, #1
 8013962:	6022      	str	r2, [r4, #0]
 8013964:	701d      	strb	r5, [r3, #0]
 8013966:	b2ed      	uxtb	r5, r5
 8013968:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801396a:	07da      	lsls	r2, r3, #31
 801396c:	d405      	bmi.n	801397a <_putc_r+0x56>
 801396e:	89a3      	ldrh	r3, [r4, #12]
 8013970:	059b      	lsls	r3, r3, #22
 8013972:	d402      	bmi.n	801397a <_putc_r+0x56>
 8013974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013976:	f7fe f949 	bl	8011c0c <__retarget_lock_release_recursive>
 801397a:	4628      	mov	r0, r5
 801397c:	bd70      	pop	{r4, r5, r6, pc}
 801397e:	4629      	mov	r1, r5
 8013980:	4622      	mov	r2, r4
 8013982:	4630      	mov	r0, r6
 8013984:	f7fe f82f 	bl	80119e6 <__swbuf_r>
 8013988:	4605      	mov	r5, r0
 801398a:	e7ed      	b.n	8013968 <_putc_r+0x44>

0801398c <memmove>:
 801398c:	4288      	cmp	r0, r1
 801398e:	b510      	push	{r4, lr}
 8013990:	eb01 0402 	add.w	r4, r1, r2
 8013994:	d902      	bls.n	801399c <memmove+0x10>
 8013996:	4284      	cmp	r4, r0
 8013998:	4623      	mov	r3, r4
 801399a:	d807      	bhi.n	80139ac <memmove+0x20>
 801399c:	1e43      	subs	r3, r0, #1
 801399e:	42a1      	cmp	r1, r4
 80139a0:	d008      	beq.n	80139b4 <memmove+0x28>
 80139a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80139aa:	e7f8      	b.n	801399e <memmove+0x12>
 80139ac:	4402      	add	r2, r0
 80139ae:	4601      	mov	r1, r0
 80139b0:	428a      	cmp	r2, r1
 80139b2:	d100      	bne.n	80139b6 <memmove+0x2a>
 80139b4:	bd10      	pop	{r4, pc}
 80139b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80139ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80139be:	e7f7      	b.n	80139b0 <memmove+0x24>

080139c0 <_fstat_r>:
 80139c0:	b538      	push	{r3, r4, r5, lr}
 80139c2:	4d07      	ldr	r5, [pc, #28]	@ (80139e0 <_fstat_r+0x20>)
 80139c4:	2300      	movs	r3, #0
 80139c6:	4604      	mov	r4, r0
 80139c8:	4608      	mov	r0, r1
 80139ca:	4611      	mov	r1, r2
 80139cc:	602b      	str	r3, [r5, #0]
 80139ce:	f7ef fcd1 	bl	8003374 <_fstat>
 80139d2:	1c43      	adds	r3, r0, #1
 80139d4:	d102      	bne.n	80139dc <_fstat_r+0x1c>
 80139d6:	682b      	ldr	r3, [r5, #0]
 80139d8:	b103      	cbz	r3, 80139dc <_fstat_r+0x1c>
 80139da:	6023      	str	r3, [r4, #0]
 80139dc:	bd38      	pop	{r3, r4, r5, pc}
 80139de:	bf00      	nop
 80139e0:	20001e78 	.word	0x20001e78

080139e4 <_isatty_r>:
 80139e4:	b538      	push	{r3, r4, r5, lr}
 80139e6:	4d06      	ldr	r5, [pc, #24]	@ (8013a00 <_isatty_r+0x1c>)
 80139e8:	2300      	movs	r3, #0
 80139ea:	4604      	mov	r4, r0
 80139ec:	4608      	mov	r0, r1
 80139ee:	602b      	str	r3, [r5, #0]
 80139f0:	f7ef fcd0 	bl	8003394 <_isatty>
 80139f4:	1c43      	adds	r3, r0, #1
 80139f6:	d102      	bne.n	80139fe <_isatty_r+0x1a>
 80139f8:	682b      	ldr	r3, [r5, #0]
 80139fa:	b103      	cbz	r3, 80139fe <_isatty_r+0x1a>
 80139fc:	6023      	str	r3, [r4, #0]
 80139fe:	bd38      	pop	{r3, r4, r5, pc}
 8013a00:	20001e78 	.word	0x20001e78

08013a04 <_sbrk_r>:
 8013a04:	b538      	push	{r3, r4, r5, lr}
 8013a06:	4d06      	ldr	r5, [pc, #24]	@ (8013a20 <_sbrk_r+0x1c>)
 8013a08:	2300      	movs	r3, #0
 8013a0a:	4604      	mov	r4, r0
 8013a0c:	4608      	mov	r0, r1
 8013a0e:	602b      	str	r3, [r5, #0]
 8013a10:	f7ef fcd8 	bl	80033c4 <_sbrk>
 8013a14:	1c43      	adds	r3, r0, #1
 8013a16:	d102      	bne.n	8013a1e <_sbrk_r+0x1a>
 8013a18:	682b      	ldr	r3, [r5, #0]
 8013a1a:	b103      	cbz	r3, 8013a1e <_sbrk_r+0x1a>
 8013a1c:	6023      	str	r3, [r4, #0]
 8013a1e:	bd38      	pop	{r3, r4, r5, pc}
 8013a20:	20001e78 	.word	0x20001e78

08013a24 <__assert_func>:
 8013a24:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013a26:	4614      	mov	r4, r2
 8013a28:	461a      	mov	r2, r3
 8013a2a:	4b09      	ldr	r3, [pc, #36]	@ (8013a50 <__assert_func+0x2c>)
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	4605      	mov	r5, r0
 8013a30:	68d8      	ldr	r0, [r3, #12]
 8013a32:	b14c      	cbz	r4, 8013a48 <__assert_func+0x24>
 8013a34:	4b07      	ldr	r3, [pc, #28]	@ (8013a54 <__assert_func+0x30>)
 8013a36:	9100      	str	r1, [sp, #0]
 8013a38:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013a3c:	4906      	ldr	r1, [pc, #24]	@ (8013a58 <__assert_func+0x34>)
 8013a3e:	462b      	mov	r3, r5
 8013a40:	f000 f870 	bl	8013b24 <fiprintf>
 8013a44:	f000 f880 	bl	8013b48 <abort>
 8013a48:	4b04      	ldr	r3, [pc, #16]	@ (8013a5c <__assert_func+0x38>)
 8013a4a:	461c      	mov	r4, r3
 8013a4c:	e7f3      	b.n	8013a36 <__assert_func+0x12>
 8013a4e:	bf00      	nop
 8013a50:	200000c8 	.word	0x200000c8
 8013a54:	08015981 	.word	0x08015981
 8013a58:	0801598e 	.word	0x0801598e
 8013a5c:	080159bc 	.word	0x080159bc

08013a60 <_calloc_r>:
 8013a60:	b570      	push	{r4, r5, r6, lr}
 8013a62:	fba1 5402 	umull	r5, r4, r1, r2
 8013a66:	b934      	cbnz	r4, 8013a76 <_calloc_r+0x16>
 8013a68:	4629      	mov	r1, r5
 8013a6a:	f7fe ffad 	bl	80129c8 <_malloc_r>
 8013a6e:	4606      	mov	r6, r0
 8013a70:	b928      	cbnz	r0, 8013a7e <_calloc_r+0x1e>
 8013a72:	4630      	mov	r0, r6
 8013a74:	bd70      	pop	{r4, r5, r6, pc}
 8013a76:	220c      	movs	r2, #12
 8013a78:	6002      	str	r2, [r0, #0]
 8013a7a:	2600      	movs	r6, #0
 8013a7c:	e7f9      	b.n	8013a72 <_calloc_r+0x12>
 8013a7e:	462a      	mov	r2, r5
 8013a80:	4621      	mov	r1, r4
 8013a82:	f7fe f845 	bl	8011b10 <memset>
 8013a86:	e7f4      	b.n	8013a72 <_calloc_r+0x12>

08013a88 <__ascii_mbtowc>:
 8013a88:	b082      	sub	sp, #8
 8013a8a:	b901      	cbnz	r1, 8013a8e <__ascii_mbtowc+0x6>
 8013a8c:	a901      	add	r1, sp, #4
 8013a8e:	b142      	cbz	r2, 8013aa2 <__ascii_mbtowc+0x1a>
 8013a90:	b14b      	cbz	r3, 8013aa6 <__ascii_mbtowc+0x1e>
 8013a92:	7813      	ldrb	r3, [r2, #0]
 8013a94:	600b      	str	r3, [r1, #0]
 8013a96:	7812      	ldrb	r2, [r2, #0]
 8013a98:	1e10      	subs	r0, r2, #0
 8013a9a:	bf18      	it	ne
 8013a9c:	2001      	movne	r0, #1
 8013a9e:	b002      	add	sp, #8
 8013aa0:	4770      	bx	lr
 8013aa2:	4610      	mov	r0, r2
 8013aa4:	e7fb      	b.n	8013a9e <__ascii_mbtowc+0x16>
 8013aa6:	f06f 0001 	mvn.w	r0, #1
 8013aaa:	e7f8      	b.n	8013a9e <__ascii_mbtowc+0x16>

08013aac <_realloc_r>:
 8013aac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ab0:	4607      	mov	r7, r0
 8013ab2:	4614      	mov	r4, r2
 8013ab4:	460d      	mov	r5, r1
 8013ab6:	b921      	cbnz	r1, 8013ac2 <_realloc_r+0x16>
 8013ab8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013abc:	4611      	mov	r1, r2
 8013abe:	f7fe bf83 	b.w	80129c8 <_malloc_r>
 8013ac2:	b92a      	cbnz	r2, 8013ad0 <_realloc_r+0x24>
 8013ac4:	f7fe ff0c 	bl	80128e0 <_free_r>
 8013ac8:	4625      	mov	r5, r4
 8013aca:	4628      	mov	r0, r5
 8013acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ad0:	f000 f841 	bl	8013b56 <_malloc_usable_size_r>
 8013ad4:	4284      	cmp	r4, r0
 8013ad6:	4606      	mov	r6, r0
 8013ad8:	d802      	bhi.n	8013ae0 <_realloc_r+0x34>
 8013ada:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013ade:	d8f4      	bhi.n	8013aca <_realloc_r+0x1e>
 8013ae0:	4621      	mov	r1, r4
 8013ae2:	4638      	mov	r0, r7
 8013ae4:	f7fe ff70 	bl	80129c8 <_malloc_r>
 8013ae8:	4680      	mov	r8, r0
 8013aea:	b908      	cbnz	r0, 8013af0 <_realloc_r+0x44>
 8013aec:	4645      	mov	r5, r8
 8013aee:	e7ec      	b.n	8013aca <_realloc_r+0x1e>
 8013af0:	42b4      	cmp	r4, r6
 8013af2:	4622      	mov	r2, r4
 8013af4:	4629      	mov	r1, r5
 8013af6:	bf28      	it	cs
 8013af8:	4632      	movcs	r2, r6
 8013afa:	f7fe f888 	bl	8011c0e <memcpy>
 8013afe:	4629      	mov	r1, r5
 8013b00:	4638      	mov	r0, r7
 8013b02:	f7fe feed 	bl	80128e0 <_free_r>
 8013b06:	e7f1      	b.n	8013aec <_realloc_r+0x40>

08013b08 <__ascii_wctomb>:
 8013b08:	4603      	mov	r3, r0
 8013b0a:	4608      	mov	r0, r1
 8013b0c:	b141      	cbz	r1, 8013b20 <__ascii_wctomb+0x18>
 8013b0e:	2aff      	cmp	r2, #255	@ 0xff
 8013b10:	d904      	bls.n	8013b1c <__ascii_wctomb+0x14>
 8013b12:	228a      	movs	r2, #138	@ 0x8a
 8013b14:	601a      	str	r2, [r3, #0]
 8013b16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013b1a:	4770      	bx	lr
 8013b1c:	700a      	strb	r2, [r1, #0]
 8013b1e:	2001      	movs	r0, #1
 8013b20:	4770      	bx	lr
	...

08013b24 <fiprintf>:
 8013b24:	b40e      	push	{r1, r2, r3}
 8013b26:	b503      	push	{r0, r1, lr}
 8013b28:	4601      	mov	r1, r0
 8013b2a:	ab03      	add	r3, sp, #12
 8013b2c:	4805      	ldr	r0, [pc, #20]	@ (8013b44 <fiprintf+0x20>)
 8013b2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013b32:	6800      	ldr	r0, [r0, #0]
 8013b34:	9301      	str	r3, [sp, #4]
 8013b36:	f7ff fccf 	bl	80134d8 <_vfiprintf_r>
 8013b3a:	b002      	add	sp, #8
 8013b3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013b40:	b003      	add	sp, #12
 8013b42:	4770      	bx	lr
 8013b44:	200000c8 	.word	0x200000c8

08013b48 <abort>:
 8013b48:	b508      	push	{r3, lr}
 8013b4a:	2006      	movs	r0, #6
 8013b4c:	f000 f834 	bl	8013bb8 <raise>
 8013b50:	2001      	movs	r0, #1
 8013b52:	f7ef fbdb 	bl	800330c <_exit>

08013b56 <_malloc_usable_size_r>:
 8013b56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013b5a:	1f18      	subs	r0, r3, #4
 8013b5c:	2b00      	cmp	r3, #0
 8013b5e:	bfbc      	itt	lt
 8013b60:	580b      	ldrlt	r3, [r1, r0]
 8013b62:	18c0      	addlt	r0, r0, r3
 8013b64:	4770      	bx	lr

08013b66 <_raise_r>:
 8013b66:	291f      	cmp	r1, #31
 8013b68:	b538      	push	{r3, r4, r5, lr}
 8013b6a:	4605      	mov	r5, r0
 8013b6c:	460c      	mov	r4, r1
 8013b6e:	d904      	bls.n	8013b7a <_raise_r+0x14>
 8013b70:	2316      	movs	r3, #22
 8013b72:	6003      	str	r3, [r0, #0]
 8013b74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013b78:	bd38      	pop	{r3, r4, r5, pc}
 8013b7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013b7c:	b112      	cbz	r2, 8013b84 <_raise_r+0x1e>
 8013b7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013b82:	b94b      	cbnz	r3, 8013b98 <_raise_r+0x32>
 8013b84:	4628      	mov	r0, r5
 8013b86:	f000 f831 	bl	8013bec <_getpid_r>
 8013b8a:	4622      	mov	r2, r4
 8013b8c:	4601      	mov	r1, r0
 8013b8e:	4628      	mov	r0, r5
 8013b90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b94:	f000 b818 	b.w	8013bc8 <_kill_r>
 8013b98:	2b01      	cmp	r3, #1
 8013b9a:	d00a      	beq.n	8013bb2 <_raise_r+0x4c>
 8013b9c:	1c59      	adds	r1, r3, #1
 8013b9e:	d103      	bne.n	8013ba8 <_raise_r+0x42>
 8013ba0:	2316      	movs	r3, #22
 8013ba2:	6003      	str	r3, [r0, #0]
 8013ba4:	2001      	movs	r0, #1
 8013ba6:	e7e7      	b.n	8013b78 <_raise_r+0x12>
 8013ba8:	2100      	movs	r1, #0
 8013baa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013bae:	4620      	mov	r0, r4
 8013bb0:	4798      	blx	r3
 8013bb2:	2000      	movs	r0, #0
 8013bb4:	e7e0      	b.n	8013b78 <_raise_r+0x12>
	...

08013bb8 <raise>:
 8013bb8:	4b02      	ldr	r3, [pc, #8]	@ (8013bc4 <raise+0xc>)
 8013bba:	4601      	mov	r1, r0
 8013bbc:	6818      	ldr	r0, [r3, #0]
 8013bbe:	f7ff bfd2 	b.w	8013b66 <_raise_r>
 8013bc2:	bf00      	nop
 8013bc4:	200000c8 	.word	0x200000c8

08013bc8 <_kill_r>:
 8013bc8:	b538      	push	{r3, r4, r5, lr}
 8013bca:	4d07      	ldr	r5, [pc, #28]	@ (8013be8 <_kill_r+0x20>)
 8013bcc:	2300      	movs	r3, #0
 8013bce:	4604      	mov	r4, r0
 8013bd0:	4608      	mov	r0, r1
 8013bd2:	4611      	mov	r1, r2
 8013bd4:	602b      	str	r3, [r5, #0]
 8013bd6:	f7ef fb89 	bl	80032ec <_kill>
 8013bda:	1c43      	adds	r3, r0, #1
 8013bdc:	d102      	bne.n	8013be4 <_kill_r+0x1c>
 8013bde:	682b      	ldr	r3, [r5, #0]
 8013be0:	b103      	cbz	r3, 8013be4 <_kill_r+0x1c>
 8013be2:	6023      	str	r3, [r4, #0]
 8013be4:	bd38      	pop	{r3, r4, r5, pc}
 8013be6:	bf00      	nop
 8013be8:	20001e78 	.word	0x20001e78

08013bec <_getpid_r>:
 8013bec:	f7ef bb76 	b.w	80032dc <_getpid>

08013bf0 <_init>:
 8013bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013bf2:	bf00      	nop
 8013bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013bf6:	bc08      	pop	{r3}
 8013bf8:	469e      	mov	lr, r3
 8013bfa:	4770      	bx	lr

08013bfc <_fini>:
 8013bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013bfe:	bf00      	nop
 8013c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013c02:	bc08      	pop	{r3}
 8013c04:	469e      	mov	lr, r3
 8013c06:	4770      	bx	lr
