
VERBOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000225c  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  080023f4  080023f4  000033f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800241c  0800241c  00004068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800241c  0800241c  0000341c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002424  08002424  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002424  08002424  00003424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002428  08002428  00003428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800242c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08002494  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002494  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000075a1  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001531  00000000  00000000  0000b639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  0000cb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006a3  00000000  00000000  0000d430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d4a  00000000  00000000  0000dad3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009ac2  00000000  00000000  0002481d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d36b  00000000  00000000  0002e2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb64a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a04  00000000  00000000  000bb690  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000be094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000068 	.word	0x20000068
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080023dc 	.word	0x080023dc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000006c 	.word	0x2000006c
 80001d4:	080023dc 	.word	0x080023dc

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f000 faa8 	bl	8000a5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050c:	f000 f846 	bl	800059c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000510:	f000 f8c6 	bl	80006a0 <MX_GPIO_Init>
  MX_TIM10_Init();
 8000514:	f000 f8a0 	bl	8000658 <MX_TIM10_Init>
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
    
    HAL_Delay(1000);
 8000518:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800051c:	f000 fb10 	bl	8000b40 <HAL_Delay>
    printf("main\n");
 8000520:	481c      	ldr	r0, [pc, #112]	@ (8000594 <main+0x90>)
 8000522:	f001 fbc7 	bl	8001cb4 <puts>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);    // LED3 PD13
 8000526:	2201      	movs	r2, #1
 8000528:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800052c:	481a      	ldr	r0, [pc, #104]	@ (8000598 <main+0x94>)
 800052e:	f000 fd95 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);    // LED4 PD12
 8000532:	2201      	movs	r2, #1
 8000534:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000538:	4817      	ldr	r0, [pc, #92]	@ (8000598 <main+0x94>)
 800053a:	f000 fd8f 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);    // LED5 PD14
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000544:	4814      	ldr	r0, [pc, #80]	@ (8000598 <main+0x94>)
 8000546:	f000 fd89 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);    // LED6 PD15
 800054a:	2201      	movs	r2, #1
 800054c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000550:	4811      	ldr	r0, [pc, #68]	@ (8000598 <main+0x94>)
 8000552:	f000 fd83 	bl	800105c <HAL_GPIO_WritePin>

    HAL_Delay(1000);
 8000556:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800055a:	f000 faf1 	bl	8000b40 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);    // LED4 PD12
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000564:	480c      	ldr	r0, [pc, #48]	@ (8000598 <main+0x94>)
 8000566:	f000 fd79 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);    // LED3 PD13
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000570:	4809      	ldr	r0, [pc, #36]	@ (8000598 <main+0x94>)
 8000572:	f000 fd73 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);    // LED5 PD14
 8000576:	2200      	movs	r2, #0
 8000578:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800057c:	4806      	ldr	r0, [pc, #24]	@ (8000598 <main+0x94>)
 800057e:	f000 fd6d 	bl	800105c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);    // LED6 PD15
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000588:	4803      	ldr	r0, [pc, #12]	@ (8000598 <main+0x94>)
 800058a:	f000 fd67 	bl	800105c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 800058e:	bf00      	nop
 8000590:	e7c2      	b.n	8000518 <main+0x14>
 8000592:	bf00      	nop
 8000594:	080023f4 	.word	0x080023f4
 8000598:	40020c00 	.word	0x40020c00

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b094      	sub	sp, #80	@ 0x50
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0320 	add.w	r3, r7, #32
 80005a6:	2230      	movs	r2, #48	@ 0x30
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 fc62 	bl	8001e74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	f107 030c 	add.w	r3, r7, #12
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]
 80005be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
 80005c4:	4b22      	ldr	r3, [pc, #136]	@ (8000650 <SystemClock_Config+0xb4>)
 80005c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005c8:	4a21      	ldr	r2, [pc, #132]	@ (8000650 <SystemClock_Config+0xb4>)
 80005ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <SystemClock_Config+0xb4>)
 80005d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005dc:	2300      	movs	r3, #0
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	4b1c      	ldr	r3, [pc, #112]	@ (8000654 <SystemClock_Config+0xb8>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a1b      	ldr	r2, [pc, #108]	@ (8000654 <SystemClock_Config+0xb8>)
 80005e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005ea:	6013      	str	r3, [r2, #0]
 80005ec:	4b19      	ldr	r3, [pc, #100]	@ (8000654 <SystemClock_Config+0xb8>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f8:	2302      	movs	r3, #2
 80005fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005fc:	2301      	movs	r3, #1
 80005fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000600:	2310      	movs	r3, #16
 8000602:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000604:	2300      	movs	r3, #0
 8000606:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000608:	f107 0320 	add.w	r3, r7, #32
 800060c:	4618      	mov	r0, r3
 800060e:	f000 fd3f 	bl	8001090 <HAL_RCC_OscConfig>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000618:	f000 f894 	bl	8000744 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061c:	230f      	movs	r3, #15
 800061e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000620:	2300      	movs	r3, #0
 8000622:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000628:	2300      	movs	r3, #0
 800062a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062c:	2300      	movs	r3, #0
 800062e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000630:	f107 030c 	add.w	r3, r7, #12
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f000 ffa2 	bl	8001580 <HAL_RCC_ClockConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000642:	f000 f87f 	bl	8000744 <Error_Handler>
  }
}
 8000646:	bf00      	nop
 8000648:	3750      	adds	r7, #80	@ 0x50
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40023800 	.word	0x40023800
 8000654:	40007000 	.word	0x40007000

08000658 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800065c:	4b0e      	ldr	r3, [pc, #56]	@ (8000698 <MX_TIM10_Init+0x40>)
 800065e:	4a0f      	ldr	r2, [pc, #60]	@ (800069c <MX_TIM10_Init+0x44>)
 8000660:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 16-1;
 8000662:	4b0d      	ldr	r3, [pc, #52]	@ (8000698 <MX_TIM10_Init+0x40>)
 8000664:	220f      	movs	r2, #15
 8000666:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000668:	4b0b      	ldr	r3, [pc, #44]	@ (8000698 <MX_TIM10_Init+0x40>)
 800066a:	2200      	movs	r2, #0
 800066c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_TIM10_Init+0x40>)
 8000670:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000674:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000676:	4b08      	ldr	r3, [pc, #32]	@ (8000698 <MX_TIM10_Init+0x40>)
 8000678:	2200      	movs	r2, #0
 800067a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800067c:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_TIM10_Init+0x40>)
 800067e:	2200      	movs	r2, #0
 8000680:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000682:	4805      	ldr	r0, [pc, #20]	@ (8000698 <MX_TIM10_Init+0x40>)
 8000684:	f001 f928 	bl	80018d8 <HAL_TIM_Base_Init>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800068e:	f000 f859 	bl	8000744 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000692:	bf00      	nop
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000084 	.word	0x20000084
 800069c:	40014400 	.word	0x40014400

080006a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b088      	sub	sp, #32
 80006a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	605a      	str	r2, [r3, #4]
 80006b0:	609a      	str	r2, [r3, #8]
 80006b2:	60da      	str	r2, [r3, #12]
 80006b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a1e      	ldr	r2, [pc, #120]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	4b18      	ldr	r3, [pc, #96]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006da:	4a17      	ldr	r2, [pc, #92]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006dc:	f043 0308 	orr.w	r3, r3, #8
 80006e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <MX_GPIO_Init+0x98>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e6:	f003 0308 	and.w	r3, r3, #8
 80006ea:	607b      	str	r3, [r7, #4]
 80006ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED4_Green_Pin|LED3_Orenge_Pin|LED5_Red_Pin|LED6_Blue_Pin, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006f4:	4811      	ldr	r0, [pc, #68]	@ (800073c <MX_GPIO_Init+0x9c>)
 80006f6:	f000 fcb1 	bl	800105c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_User_Pin */
  GPIO_InitStruct.Pin = BTN_User_Pin;
 80006fa:	2301      	movs	r3, #1
 80006fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006fe:	2300      	movs	r3, #0
 8000700:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000702:	2300      	movs	r3, #0
 8000704:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_User_GPIO_Port, &GPIO_InitStruct);
 8000706:	f107 030c 	add.w	r3, r7, #12
 800070a:	4619      	mov	r1, r3
 800070c:	480c      	ldr	r0, [pc, #48]	@ (8000740 <MX_GPIO_Init+0xa0>)
 800070e:	f000 fb21 	bl	8000d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Green_Pin LED3_Orenge_Pin LED5_Red_Pin LED6_Blue_Pin */
  GPIO_InitStruct.Pin = LED4_Green_Pin|LED3_Orenge_Pin|LED5_Red_Pin|LED6_Blue_Pin;
 8000712:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000716:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000718:	2301      	movs	r3, #1
 800071a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000720:	2300      	movs	r3, #0
 8000722:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	4619      	mov	r1, r3
 800072a:	4804      	ldr	r0, [pc, #16]	@ (800073c <MX_GPIO_Init+0x9c>)
 800072c:	f000 fb12 	bl	8000d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000730:	bf00      	nop
 8000732:	3720      	adds	r7, #32
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	40023800 	.word	0x40023800
 800073c:	40020c00 	.word	0x40020c00
 8000740:	40020000 	.word	0x40020000

08000744 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000748:	b672      	cpsid	i
}
 800074a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <Error_Handler+0x8>

08000750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	4b10      	ldr	r3, [pc, #64]	@ (800079c <HAL_MspInit+0x4c>)
 800075c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800075e:	4a0f      	ldr	r2, [pc, #60]	@ (800079c <HAL_MspInit+0x4c>)
 8000760:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000764:	6453      	str	r3, [r2, #68]	@ 0x44
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <HAL_MspInit+0x4c>)
 8000768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	603b      	str	r3, [r7, #0]
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <HAL_MspInit+0x4c>)
 8000778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077a:	4a08      	ldr	r2, [pc, #32]	@ (800079c <HAL_MspInit+0x4c>)
 800077c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000780:	6413      	str	r3, [r2, #64]	@ 0x40
 8000782:	4b06      	ldr	r3, [pc, #24]	@ (800079c <HAL_MspInit+0x4c>)
 8000784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000786:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800078a:	603b      	str	r3, [r7, #0]
 800078c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800078e:	bf00      	nop
 8000790:	370c      	adds	r7, #12
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	40023800 	.word	0x40023800

080007a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	4a0b      	ldr	r2, [pc, #44]	@ (80007dc <HAL_TIM_Base_MspInit+0x3c>)
 80007ae:	4293      	cmp	r3, r2
 80007b0:	d10d      	bne.n	80007ce <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
 80007b6:	4b0a      	ldr	r3, [pc, #40]	@ (80007e0 <HAL_TIM_Base_MspInit+0x40>)
 80007b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ba:	4a09      	ldr	r2, [pc, #36]	@ (80007e0 <HAL_TIM_Base_MspInit+0x40>)
 80007bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80007c2:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <HAL_TIM_Base_MspInit+0x40>)
 80007c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM10_MspInit 1 */

  }

}
 80007ce:	bf00      	nop
 80007d0:	3714      	adds	r7, #20
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40014400 	.word	0x40014400
 80007e0:	40023800 	.word	0x40023800

080007e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007e8:	bf00      	nop
 80007ea:	e7fd      	b.n	80007e8 <NMI_Handler+0x4>

080007ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f0:	bf00      	nop
 80007f2:	e7fd      	b.n	80007f0 <HardFault_Handler+0x4>

080007f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007f8:	bf00      	nop
 80007fa:	e7fd      	b.n	80007f8 <MemManage_Handler+0x4>

080007fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <BusFault_Handler+0x4>

08000804 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <UsageFault_Handler+0x4>

0800080c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800082c:	bf00      	nop
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr
	...

08000838 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  printf("SysTick Handler\n");
 800083c:	4803      	ldr	r0, [pc, #12]	@ (800084c <SysTick_Handler+0x14>)
 800083e:	f001 fa39 	bl	8001cb4 <puts>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000842:	f000 f95d 	bl	8000b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	080023fc 	.word	0x080023fc

08000850 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000858:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800085c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000860:	f003 0301 	and.w	r3, r3, #1
 8000864:	2b00      	cmp	r3, #0
 8000866:	d013      	beq.n	8000890 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000868:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800086c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000870:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000874:	2b00      	cmp	r3, #0
 8000876:	d00b      	beq.n	8000890 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000878:	e000      	b.n	800087c <ITM_SendChar+0x2c>
    {
      __NOP();
 800087a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800087c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d0f9      	beq.n	800087a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000886:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800088a:	687a      	ldr	r2, [r7, #4]
 800088c:	b2d2      	uxtb	r2, r2
 800088e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000890:	687b      	ldr	r3, [r7, #4]
}
 8000892:	4618      	mov	r0, r3
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b086      	sub	sp, #24
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	60f8      	str	r0, [r7, #12]
 80008a6:	60b9      	str	r1, [r7, #8]
 80008a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
 80008ae:	e00a      	b.n	80008c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008b0:	f3af 8000 	nop.w
 80008b4:	4601      	mov	r1, r0
 80008b6:	68bb      	ldr	r3, [r7, #8]
 80008b8:	1c5a      	adds	r2, r3, #1
 80008ba:	60ba      	str	r2, [r7, #8]
 80008bc:	b2ca      	uxtb	r2, r1
 80008be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	3301      	adds	r3, #1
 80008c4:	617b      	str	r3, [r7, #20]
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	429a      	cmp	r2, r3
 80008cc:	dbf0      	blt.n	80008b0 <_read+0x12>
  }

  return len;
 80008ce:	687b      	ldr	r3, [r7, #4]
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3718      	adds	r7, #24
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}

080008d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b086      	sub	sp, #24
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
 80008e8:	e009      	b.n	80008fe <_write+0x26>
  {
//    __io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	1c5a      	adds	r2, r3, #1
 80008ee:	60ba      	str	r2, [r7, #8]
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff ffac 	bl	8000850 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	3301      	adds	r3, #1
 80008fc:	617b      	str	r3, [r7, #20]
 80008fe:	697a      	ldr	r2, [r7, #20]
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	429a      	cmp	r2, r3
 8000904:	dbf1      	blt.n	80008ea <_write+0x12>
  }
  return len;
 8000906:	687b      	ldr	r3, [r7, #4]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3718      	adds	r7, #24
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}

08000910 <_close>:

int _close(int file)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000918:	f04f 33ff 	mov.w	r3, #4294967295
}
 800091c:	4618      	mov	r0, r3
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr

08000928 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000938:	605a      	str	r2, [r3, #4]
  return 0;
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <_isatty>:

int _isatty(int file)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000950:	2301      	movs	r3, #1
}
 8000952:	4618      	mov	r0, r3
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800095e:	b480      	push	{r7}
 8000960:	b085      	sub	sp, #20
 8000962:	af00      	add	r7, sp, #0
 8000964:	60f8      	str	r0, [r7, #12]
 8000966:	60b9      	str	r1, [r7, #8]
 8000968:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800096a:	2300      	movs	r3, #0
}
 800096c:	4618      	mov	r0, r3
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000980:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <_sbrk+0x5c>)
 8000982:	4b15      	ldr	r3, [pc, #84]	@ (80009d8 <_sbrk+0x60>)
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800098c:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <_sbrk+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d102      	bne.n	800099a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000994:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <_sbrk+0x64>)
 8000996:	4a12      	ldr	r2, [pc, #72]	@ (80009e0 <_sbrk+0x68>)
 8000998:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d207      	bcs.n	80009b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009a8:	f001 fab2 	bl	8001f10 <__errno>
 80009ac:	4603      	mov	r3, r0
 80009ae:	220c      	movs	r2, #12
 80009b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	e009      	b.n	80009cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009b8:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <_sbrk+0x64>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009be:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <_sbrk+0x64>)
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4413      	add	r3, r2
 80009c6:	4a05      	ldr	r2, [pc, #20]	@ (80009dc <_sbrk+0x64>)
 80009c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ca:	68fb      	ldr	r3, [r7, #12]
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3718      	adds	r7, #24
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20020000 	.word	0x20020000
 80009d8:	00000400 	.word	0x00000400
 80009dc:	200000cc 	.word	0x200000cc
 80009e0:	20000220 	.word	0x20000220

080009e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <SystemInit+0x20>)
 80009ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ee:	4a05      	ldr	r2, [pc, #20]	@ (8000a04 <SystemInit+0x20>)
 80009f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
 8000a02:	bf00      	nop
 8000a04:	e000ed00 	.word	0xe000ed00

08000a08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a0c:	f7ff ffea 	bl	80009e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a10:	480c      	ldr	r0, [pc, #48]	@ (8000a44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a12:	490d      	ldr	r1, [pc, #52]	@ (8000a48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a14:	4a0d      	ldr	r2, [pc, #52]	@ (8000a4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a18:	e002      	b.n	8000a20 <LoopCopyDataInit>

08000a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a1e:	3304      	adds	r3, #4

08000a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a24:	d3f9      	bcc.n	8000a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a26:	4a0a      	ldr	r2, [pc, #40]	@ (8000a50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a28:	4c0a      	ldr	r4, [pc, #40]	@ (8000a54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a2c:	e001      	b.n	8000a32 <LoopFillZerobss>

08000a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a30:	3204      	adds	r2, #4

08000a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a34:	d3fb      	bcc.n	8000a2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a36:	f001 fa71 	bl	8001f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a3a:	f7ff fd63 	bl	8000504 <main>
  bx  lr    
 8000a3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a4c:	0800242c 	.word	0x0800242c
  ldr r2, =_sbss
 8000a50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a54:	20000220 	.word	0x20000220

08000a58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a58:	e7fe      	b.n	8000a58 <ADC_IRQHandler>
	...

08000a5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a60:	4b0e      	ldr	r3, [pc, #56]	@ (8000a9c <HAL_Init+0x40>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a0d      	ldr	r2, [pc, #52]	@ (8000a9c <HAL_Init+0x40>)
 8000a66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000a9c <HAL_Init+0x40>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4a0a      	ldr	r2, [pc, #40]	@ (8000a9c <HAL_Init+0x40>)
 8000a72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a78:	4b08      	ldr	r3, [pc, #32]	@ (8000a9c <HAL_Init+0x40>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a07      	ldr	r2, [pc, #28]	@ (8000a9c <HAL_Init+0x40>)
 8000a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a84:	2003      	movs	r0, #3
 8000a86:	f000 f931 	bl	8000cec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a8a:	200f      	movs	r0, #15
 8000a8c:	f000 f808 	bl	8000aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a90:	f7ff fe5e 	bl	8000750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023c00 	.word	0x40023c00

08000aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa8:	4b12      	ldr	r3, [pc, #72]	@ (8000af4 <HAL_InitTick+0x54>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <HAL_InitTick+0x58>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f000 f93b 	bl	8000d3a <HAL_SYSTICK_Config>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e00e      	b.n	8000aec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	2b0f      	cmp	r3, #15
 8000ad2:	d80a      	bhi.n	8000aea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	6879      	ldr	r1, [r7, #4]
 8000ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8000adc:	f000 f911 	bl	8000d02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae0:	4a06      	ldr	r2, [pc, #24]	@ (8000afc <HAL_InitTick+0x5c>)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e000      	b.n	8000aec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000000 	.word	0x20000000
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000004 	.word	0x20000004

08000b00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b04:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <HAL_IncTick+0x20>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <HAL_IncTick+0x24>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4413      	add	r3, r2
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_IncTick+0x24>)
 8000b12:	6013      	str	r3, [r2, #0]
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	20000008 	.word	0x20000008
 8000b24:	200000d0 	.word	0x200000d0

08000b28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b2c:	4b03      	ldr	r3, [pc, #12]	@ (8000b3c <HAL_GetTick+0x14>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	200000d0 	.word	0x200000d0

08000b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b48:	f7ff ffee 	bl	8000b28 <HAL_GetTick>
 8000b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b58:	d005      	beq.n	8000b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_Delay+0x44>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	461a      	mov	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	4413      	add	r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b66:	bf00      	nop
 8000b68:	f7ff ffde 	bl	8000b28 <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	68fa      	ldr	r2, [r7, #12]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d8f7      	bhi.n	8000b68 <HAL_Delay+0x28>
  {
  }
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000008 	.word	0x20000008

08000b88 <__NVIC_SetPriorityGrouping>:
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f003 0307 	and.w	r3, r3, #7
 8000b96:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b98:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <__NVIC_SetPriorityGrouping+0x44>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bba:	4a04      	ldr	r2, [pc, #16]	@ (8000bcc <__NVIC_SetPriorityGrouping+0x44>)
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	60d3      	str	r3, [r2, #12]
}
 8000bc0:	bf00      	nop
 8000bc2:	3714      	adds	r7, #20
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <__NVIC_GetPriorityGrouping>:
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd4:	4b04      	ldr	r3, [pc, #16]	@ (8000be8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	0a1b      	lsrs	r3, r3, #8
 8000bda:	f003 0307 	and.w	r3, r3, #7
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <__NVIC_SetPriority>:
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	6039      	str	r1, [r7, #0]
 8000bf6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	db0a      	blt.n	8000c16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	490c      	ldr	r1, [pc, #48]	@ (8000c38 <__NVIC_SetPriority+0x4c>)
 8000c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0a:	0112      	lsls	r2, r2, #4
 8000c0c:	b2d2      	uxtb	r2, r2
 8000c0e:	440b      	add	r3, r1
 8000c10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000c14:	e00a      	b.n	8000c2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4908      	ldr	r1, [pc, #32]	@ (8000c3c <__NVIC_SetPriority+0x50>)
 8000c1c:	79fb      	ldrb	r3, [r7, #7]
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	3b04      	subs	r3, #4
 8000c24:	0112      	lsls	r2, r2, #4
 8000c26:	b2d2      	uxtb	r2, r2
 8000c28:	440b      	add	r3, r1
 8000c2a:	761a      	strb	r2, [r3, #24]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000e100 	.word	0xe000e100
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <NVIC_EncodePriority>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	b089      	sub	sp, #36	@ 0x24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c54:	69fb      	ldr	r3, [r7, #28]
 8000c56:	f1c3 0307 	rsb	r3, r3, #7
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	bf28      	it	cs
 8000c5e:	2304      	movcs	r3, #4
 8000c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3304      	adds	r3, #4
 8000c66:	2b06      	cmp	r3, #6
 8000c68:	d902      	bls.n	8000c70 <NVIC_EncodePriority+0x30>
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	3b03      	subs	r3, #3
 8000c6e:	e000      	b.n	8000c72 <NVIC_EncodePriority+0x32>
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c74:	f04f 32ff 	mov.w	r2, #4294967295
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	401a      	ands	r2, r3
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c88:	f04f 31ff 	mov.w	r1, #4294967295
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c92:	43d9      	mvns	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	4313      	orrs	r3, r2
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3724      	adds	r7, #36	@ 0x24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <SysTick_Config>:
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000cb8:	d301      	bcc.n	8000cbe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e00f      	b.n	8000cde <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce8 <SysTick_Config+0x40>)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cc6:	210f      	movs	r1, #15
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ccc:	f7ff ff8e 	bl	8000bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cd0:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <SysTick_Config+0x40>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cd6:	4b04      	ldr	r3, [pc, #16]	@ (8000ce8 <SysTick_Config+0x40>)
 8000cd8:	2207      	movs	r2, #7
 8000cda:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000cdc:	2300      	movs	r3, #0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	e000e010 	.word	0xe000e010

08000cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f7ff ff47 	bl	8000b88 <__NVIC_SetPriorityGrouping>
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b086      	sub	sp, #24
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	4603      	mov	r3, r0
 8000d0a:	60b9      	str	r1, [r7, #8]
 8000d0c:	607a      	str	r2, [r7, #4]
 8000d0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d14:	f7ff ff5c 	bl	8000bd0 <__NVIC_GetPriorityGrouping>
 8000d18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	68b9      	ldr	r1, [r7, #8]
 8000d1e:	6978      	ldr	r0, [r7, #20]
 8000d20:	f7ff ff8e 	bl	8000c40 <NVIC_EncodePriority>
 8000d24:	4602      	mov	r2, r0
 8000d26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ff5d 	bl	8000bec <__NVIC_SetPriority>
}
 8000d32:	bf00      	nop
 8000d34:	3718      	adds	r7, #24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}

08000d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b082      	sub	sp, #8
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f7ff ffb0 	bl	8000ca8 <SysTick_Config>
 8000d48:	4603      	mov	r3, r0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
	...

08000d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
 8000d6e:	e159      	b.n	8001024 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d70:	2201      	movs	r2, #1
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	697a      	ldr	r2, [r7, #20]
 8000d80:	4013      	ands	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d84:	693a      	ldr	r2, [r7, #16]
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	f040 8148 	bne.w	800101e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f003 0303 	and.w	r3, r3, #3
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d005      	beq.n	8000da6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d130      	bne.n	8000e08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dac:	69fb      	ldr	r3, [r7, #28]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	2203      	movs	r2, #3
 8000db2:	fa02 f303 	lsl.w	r3, r2, r3
 8000db6:	43db      	mvns	r3, r3
 8000db8:	69ba      	ldr	r2, [r7, #24]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	68da      	ldr	r2, [r3, #12]
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	69ba      	ldr	r2, [r7, #24]
 8000dd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ddc:	2201      	movs	r2, #1
 8000dde:	69fb      	ldr	r3, [r7, #28]
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	43db      	mvns	r3, r3
 8000de6:	69ba      	ldr	r2, [r7, #24]
 8000de8:	4013      	ands	r3, r2
 8000dea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	091b      	lsrs	r3, r3, #4
 8000df2:	f003 0201 	and.w	r2, r3, #1
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	69ba      	ldr	r2, [r7, #24]
 8000e06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	f003 0303 	and.w	r3, r3, #3
 8000e10:	2b03      	cmp	r3, #3
 8000e12:	d017      	beq.n	8000e44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	2203      	movs	r2, #3
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	69ba      	ldr	r2, [r7, #24]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	689a      	ldr	r2, [r3, #8]
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	f003 0303 	and.w	r3, r3, #3
 8000e4c:	2b02      	cmp	r3, #2
 8000e4e:	d123      	bne.n	8000e98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	08da      	lsrs	r2, r3, #3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3208      	adds	r2, #8
 8000e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	f003 0307 	and.w	r3, r3, #7
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	220f      	movs	r2, #15
 8000e68:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4013      	ands	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	691a      	ldr	r2, [r3, #16]
 8000e78:	69fb      	ldr	r3, [r7, #28]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	69ba      	ldr	r2, [r7, #24]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	08da      	lsrs	r2, r3, #3
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	3208      	adds	r2, #8
 8000e92:	69b9      	ldr	r1, [r7, #24]
 8000e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e9e:	69fb      	ldr	r3, [r7, #28]
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	2203      	movs	r2, #3
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	43db      	mvns	r3, r3
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	4013      	ands	r3, r2
 8000eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f003 0203 	and.w	r2, r3, #3
 8000eb8:	69fb      	ldr	r3, [r7, #28]
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec0:	69ba      	ldr	r2, [r7, #24]
 8000ec2:	4313      	orrs	r3, r2
 8000ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	f000 80a2 	beq.w	800101e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	4b57      	ldr	r3, [pc, #348]	@ (800103c <HAL_GPIO_Init+0x2e8>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee2:	4a56      	ldr	r2, [pc, #344]	@ (800103c <HAL_GPIO_Init+0x2e8>)
 8000ee4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eea:	4b54      	ldr	r3, [pc, #336]	@ (800103c <HAL_GPIO_Init+0x2e8>)
 8000eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ef6:	4a52      	ldr	r2, [pc, #328]	@ (8001040 <HAL_GPIO_Init+0x2ec>)
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	089b      	lsrs	r3, r3, #2
 8000efc:	3302      	adds	r3, #2
 8000efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	220f      	movs	r2, #15
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4013      	ands	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4a49      	ldr	r2, [pc, #292]	@ (8001044 <HAL_GPIO_Init+0x2f0>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d019      	beq.n	8000f56 <HAL_GPIO_Init+0x202>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4a48      	ldr	r2, [pc, #288]	@ (8001048 <HAL_GPIO_Init+0x2f4>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d013      	beq.n	8000f52 <HAL_GPIO_Init+0x1fe>
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4a47      	ldr	r2, [pc, #284]	@ (800104c <HAL_GPIO_Init+0x2f8>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d00d      	beq.n	8000f4e <HAL_GPIO_Init+0x1fa>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4a46      	ldr	r2, [pc, #280]	@ (8001050 <HAL_GPIO_Init+0x2fc>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d007      	beq.n	8000f4a <HAL_GPIO_Init+0x1f6>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a45      	ldr	r2, [pc, #276]	@ (8001054 <HAL_GPIO_Init+0x300>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d101      	bne.n	8000f46 <HAL_GPIO_Init+0x1f2>
 8000f42:	2304      	movs	r3, #4
 8000f44:	e008      	b.n	8000f58 <HAL_GPIO_Init+0x204>
 8000f46:	2307      	movs	r3, #7
 8000f48:	e006      	b.n	8000f58 <HAL_GPIO_Init+0x204>
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e004      	b.n	8000f58 <HAL_GPIO_Init+0x204>
 8000f4e:	2302      	movs	r3, #2
 8000f50:	e002      	b.n	8000f58 <HAL_GPIO_Init+0x204>
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <HAL_GPIO_Init+0x204>
 8000f56:	2300      	movs	r3, #0
 8000f58:	69fa      	ldr	r2, [r7, #28]
 8000f5a:	f002 0203 	and.w	r2, r2, #3
 8000f5e:	0092      	lsls	r2, r2, #2
 8000f60:	4093      	lsls	r3, r2
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f68:	4935      	ldr	r1, [pc, #212]	@ (8001040 <HAL_GPIO_Init+0x2ec>)
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	089b      	lsrs	r3, r3, #2
 8000f6e:	3302      	adds	r3, #2
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f76:	4b38      	ldr	r3, [pc, #224]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	4013      	ands	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d003      	beq.n	8000f9a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f9a:	4a2f      	ldr	r2, [pc, #188]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000f9c:	69bb      	ldr	r3, [r7, #24]
 8000f9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d003      	beq.n	8000fc4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fc4:	4a24      	ldr	r2, [pc, #144]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fca:	4b23      	ldr	r3, [pc, #140]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	43db      	mvns	r3, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d003      	beq.n	8000fee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000fe6:	69ba      	ldr	r2, [r7, #24]
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fee:	4a1a      	ldr	r2, [pc, #104]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ff4:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_GPIO_Init+0x304>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d003      	beq.n	8001018 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4313      	orrs	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001018:	4a0f      	ldr	r2, [pc, #60]	@ (8001058 <HAL_GPIO_Init+0x304>)
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	3301      	adds	r3, #1
 8001022:	61fb      	str	r3, [r7, #28]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	2b0f      	cmp	r3, #15
 8001028:	f67f aea2 	bls.w	8000d70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	3724      	adds	r7, #36	@ 0x24
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	40023800 	.word	0x40023800
 8001040:	40013800 	.word	0x40013800
 8001044:	40020000 	.word	0x40020000
 8001048:	40020400 	.word	0x40020400
 800104c:	40020800 	.word	0x40020800
 8001050:	40020c00 	.word	0x40020c00
 8001054:	40021000 	.word	0x40021000
 8001058:	40013c00 	.word	0x40013c00

0800105c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	807b      	strh	r3, [r7, #2]
 8001068:	4613      	mov	r3, r2
 800106a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800106c:	787b      	ldrb	r3, [r7, #1]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d003      	beq.n	800107a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001072:	887a      	ldrh	r2, [r7, #2]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001078:	e003      	b.n	8001082 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800107a:	887b      	ldrh	r3, [r7, #2]
 800107c:	041a      	lsls	r2, r3, #16
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	619a      	str	r2, [r3, #24]
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
	...

08001090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b086      	sub	sp, #24
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e267      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d075      	beq.n	800119a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010ae:	4b88      	ldr	r3, [pc, #544]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	d00c      	beq.n	80010d4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010ba:	4b85      	ldr	r3, [pc, #532]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80010c2:	2b08      	cmp	r3, #8
 80010c4:	d112      	bne.n	80010ec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010c6:	4b82      	ldr	r3, [pc, #520]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80010d2:	d10b      	bne.n	80010ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010d4:	4b7e      	ldr	r3, [pc, #504]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d05b      	beq.n	8001198 <HAL_RCC_OscConfig+0x108>
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d157      	bne.n	8001198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e242      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010f4:	d106      	bne.n	8001104 <HAL_RCC_OscConfig+0x74>
 80010f6:	4b76      	ldr	r3, [pc, #472]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a75      	ldr	r2, [pc, #468]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e01d      	b.n	8001140 <HAL_RCC_OscConfig+0xb0>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800110c:	d10c      	bne.n	8001128 <HAL_RCC_OscConfig+0x98>
 800110e:	4b70      	ldr	r3, [pc, #448]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a6f      	ldr	r2, [pc, #444]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001114:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b6d      	ldr	r3, [pc, #436]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a6c      	ldr	r2, [pc, #432]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001120:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	e00b      	b.n	8001140 <HAL_RCC_OscConfig+0xb0>
 8001128:	4b69      	ldr	r3, [pc, #420]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a68      	ldr	r2, [pc, #416]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800112e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b66      	ldr	r3, [pc, #408]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a65      	ldr	r2, [pc, #404]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800113a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800113e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d013      	beq.n	8001170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fcee 	bl	8000b28 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fcea 	bl	8000b28 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	@ 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e207      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001162:	4b5b      	ldr	r3, [pc, #364]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0xc0>
 800116e:	e014      	b.n	800119a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fcda 	bl	8000b28 <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fcd6 	bl	8000b28 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	@ 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e1f3      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	4b51      	ldr	r3, [pc, #324]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0xe8>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d063      	beq.n	800126e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011a6:	4b4a      	ldr	r3, [pc, #296]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00b      	beq.n	80011ca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011b2:	4b47      	ldr	r3, [pc, #284]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d11c      	bne.n	80011f8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011be:	4b44      	ldr	r3, [pc, #272]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d116      	bne.n	80011f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ca:	4b41      	ldr	r3, [pc, #260]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d005      	beq.n	80011e2 <HAL_RCC_OscConfig+0x152>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d001      	beq.n	80011e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e1c7      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e2:	4b3b      	ldr	r3, [pc, #236]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	4937      	ldr	r1, [pc, #220]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f6:	e03a      	b.n	800126e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d020      	beq.n	8001242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001200:	4b34      	ldr	r3, [pc, #208]	@ (80012d4 <HAL_RCC_OscConfig+0x244>)
 8001202:	2201      	movs	r2, #1
 8001204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001206:	f7ff fc8f 	bl	8000b28 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fc8b 	bl	8000b28 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e1a8      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001220:	4b2b      	ldr	r3, [pc, #172]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f0      	beq.n	800120e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122c:	4b28      	ldr	r3, [pc, #160]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4925      	ldr	r1, [pc, #148]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]
 8001240:	e015      	b.n	800126e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001242:	4b24      	ldr	r3, [pc, #144]	@ (80012d4 <HAL_RCC_OscConfig+0x244>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001248:	f7ff fc6e 	bl	8000b28 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001250:	f7ff fc6a 	bl	8000b28 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e187      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001262:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d036      	beq.n	80012e8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	695b      	ldr	r3, [r3, #20]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d016      	beq.n	80012b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <HAL_RCC_OscConfig+0x248>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001288:	f7ff fc4e 	bl	8000b28 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001290:	f7ff fc4a 	bl	8000b28 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e167      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a2:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <HAL_RCC_OscConfig+0x240>)
 80012a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0f0      	beq.n	8001290 <HAL_RCC_OscConfig+0x200>
 80012ae:	e01b      	b.n	80012e8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <HAL_RCC_OscConfig+0x248>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b6:	f7ff fc37 	bl	8000b28 <HAL_GetTick>
 80012ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012bc:	e00e      	b.n	80012dc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012be:	f7ff fc33 	bl	8000b28 <HAL_GetTick>
 80012c2:	4602      	mov	r2, r0
 80012c4:	693b      	ldr	r3, [r7, #16]
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	2b02      	cmp	r3, #2
 80012ca:	d907      	bls.n	80012dc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012cc:	2303      	movs	r3, #3
 80012ce:	e150      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
 80012d0:	40023800 	.word	0x40023800
 80012d4:	42470000 	.word	0x42470000
 80012d8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012dc:	4b88      	ldr	r3, [pc, #544]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80012de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d1ea      	bne.n	80012be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 8097 	beq.w	8001424 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012fa:	4b81      	ldr	r3, [pc, #516]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d10f      	bne.n	8001326 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	4b7d      	ldr	r3, [pc, #500]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130e:	4a7c      	ldr	r2, [pc, #496]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	@ 0x40
 8001316:	4b7a      	ldr	r3, [pc, #488]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001322:	2301      	movs	r3, #1
 8001324:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001326:	4b77      	ldr	r3, [pc, #476]	@ (8001504 <HAL_RCC_OscConfig+0x474>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800132e:	2b00      	cmp	r3, #0
 8001330:	d118      	bne.n	8001364 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001332:	4b74      	ldr	r3, [pc, #464]	@ (8001504 <HAL_RCC_OscConfig+0x474>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a73      	ldr	r2, [pc, #460]	@ (8001504 <HAL_RCC_OscConfig+0x474>)
 8001338:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800133c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800133e:	f7ff fbf3 	bl	8000b28 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001346:	f7ff fbef 	bl	8000b28 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e10c      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001358:	4b6a      	ldr	r3, [pc, #424]	@ (8001504 <HAL_RCC_OscConfig+0x474>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f0      	beq.n	8001346 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d106      	bne.n	800137a <HAL_RCC_OscConfig+0x2ea>
 800136c:	4b64      	ldr	r3, [pc, #400]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 800136e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001370:	4a63      	ldr	r2, [pc, #396]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6713      	str	r3, [r2, #112]	@ 0x70
 8001378:	e01c      	b.n	80013b4 <HAL_RCC_OscConfig+0x324>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2b05      	cmp	r3, #5
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x30c>
 8001382:	4b5f      	ldr	r3, [pc, #380]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001386:	4a5e      	ldr	r2, [pc, #376]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	6713      	str	r3, [r2, #112]	@ 0x70
 800138e:	4b5c      	ldr	r3, [pc, #368]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001392:	4a5b      	ldr	r2, [pc, #364]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6713      	str	r3, [r2, #112]	@ 0x70
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0x324>
 800139c:	4b58      	ldr	r3, [pc, #352]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 800139e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013a0:	4a57      	ldr	r2, [pc, #348]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80013a2:	f023 0301 	bic.w	r3, r3, #1
 80013a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80013a8:	4b55      	ldr	r3, [pc, #340]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80013aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013ac:	4a54      	ldr	r2, [pc, #336]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80013ae:	f023 0304 	bic.w	r3, r3, #4
 80013b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d015      	beq.n	80013e8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013bc:	f7ff fbb4 	bl	8000b28 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013c2:	e00a      	b.n	80013da <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c4:	f7ff fbb0 	bl	8000b28 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e0cb      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013da:	4b49      	ldr	r3, [pc, #292]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80013dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d0ee      	beq.n	80013c4 <HAL_RCC_OscConfig+0x334>
 80013e6:	e014      	b.n	8001412 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e8:	f7ff fb9e 	bl	8000b28 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013ee:	e00a      	b.n	8001406 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013f0:	f7ff fb9a 	bl	8000b28 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013fe:	4293      	cmp	r3, r2
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e0b5      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001406:	4b3e      	ldr	r3, [pc, #248]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1ee      	bne.n	80013f0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001412:	7dfb      	ldrb	r3, [r7, #23]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d105      	bne.n	8001424 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001418:	4b39      	ldr	r3, [pc, #228]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 800141a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141c:	4a38      	ldr	r2, [pc, #224]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 800141e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001422:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 80a1 	beq.w	8001570 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800142e:	4b34      	ldr	r3, [pc, #208]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b08      	cmp	r3, #8
 8001438:	d05c      	beq.n	80014f4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	2b02      	cmp	r3, #2
 8001440:	d141      	bne.n	80014c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001442:	4b31      	ldr	r3, [pc, #196]	@ (8001508 <HAL_RCC_OscConfig+0x478>)
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fb6e 	bl	8000b28 <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001450:	f7ff fb6a 	bl	8000b28 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b02      	cmp	r3, #2
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e087      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001462:	4b27      	ldr	r3, [pc, #156]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	69da      	ldr	r2, [r3, #28]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6a1b      	ldr	r3, [r3, #32]
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800147c:	019b      	lsls	r3, r3, #6
 800147e:	431a      	orrs	r2, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001484:	085b      	lsrs	r3, r3, #1
 8001486:	3b01      	subs	r3, #1
 8001488:	041b      	lsls	r3, r3, #16
 800148a:	431a      	orrs	r2, r3
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001490:	061b      	lsls	r3, r3, #24
 8001492:	491b      	ldr	r1, [pc, #108]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 8001494:	4313      	orrs	r3, r2
 8001496:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001498:	4b1b      	ldr	r3, [pc, #108]	@ (8001508 <HAL_RCC_OscConfig+0x478>)
 800149a:	2201      	movs	r2, #1
 800149c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149e:	f7ff fb43 	bl	8000b28 <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014a4:	e008      	b.n	80014b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014a6:	f7ff fb3f 	bl	8000b28 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b02      	cmp	r3, #2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e05c      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014b8:	4b11      	ldr	r3, [pc, #68]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0f0      	beq.n	80014a6 <HAL_RCC_OscConfig+0x416>
 80014c4:	e054      	b.n	8001570 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <HAL_RCC_OscConfig+0x478>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb2c 	bl	8000b28 <HAL_GetTick>
 80014d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014d2:	e008      	b.n	80014e6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d4:	f7ff fb28 	bl	8000b28 <HAL_GetTick>
 80014d8:	4602      	mov	r2, r0
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	1ad3      	subs	r3, r2, r3
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d901      	bls.n	80014e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80014e2:	2303      	movs	r3, #3
 80014e4:	e045      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014e6:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_RCC_OscConfig+0x470>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d1f0      	bne.n	80014d4 <HAL_RCC_OscConfig+0x444>
 80014f2:	e03d      	b.n	8001570 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d107      	bne.n	800150c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80014fc:	2301      	movs	r3, #1
 80014fe:	e038      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
 8001500:	40023800 	.word	0x40023800
 8001504:	40007000 	.word	0x40007000
 8001508:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800150c:	4b1b      	ldr	r3, [pc, #108]	@ (800157c <HAL_RCC_OscConfig+0x4ec>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d028      	beq.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001524:	429a      	cmp	r2, r3
 8001526:	d121      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001532:	429a      	cmp	r2, r3
 8001534:	d11a      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001536:	68fa      	ldr	r2, [r7, #12]
 8001538:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800153c:	4013      	ands	r3, r2
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001542:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001544:	4293      	cmp	r3, r2
 8001546:	d111      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001552:	085b      	lsrs	r3, r3, #1
 8001554:	3b01      	subs	r3, #1
 8001556:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001558:	429a      	cmp	r2, r3
 800155a:	d107      	bne.n	800156c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001566:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001568:	429a      	cmp	r2, r3
 800156a:	d001      	beq.n	8001570 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e000      	b.n	8001572 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3718      	adds	r7, #24
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40023800 	.word	0x40023800

08001580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e0cc      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001594:	4b68      	ldr	r3, [pc, #416]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	d90c      	bls.n	80015bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a2:	4b65      	ldr	r3, [pc, #404]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	b2d2      	uxtb	r2, r2
 80015a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015aa:	4b63      	ldr	r3, [pc, #396]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0307 	and.w	r3, r3, #7
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d001      	beq.n	80015bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e0b8      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0302 	and.w	r3, r3, #2
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d020      	beq.n	800160a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d005      	beq.n	80015e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015d4:	4b59      	ldr	r3, [pc, #356]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	4a58      	ldr	r2, [pc, #352]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80015da:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80015de:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d005      	beq.n	80015f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015ec:	4b53      	ldr	r3, [pc, #332]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	4a52      	ldr	r2, [pc, #328]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80015f2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80015f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015f8:	4b50      	ldr	r3, [pc, #320]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	494d      	ldr	r1, [pc, #308]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001606:	4313      	orrs	r3, r2
 8001608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d044      	beq.n	80016a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d107      	bne.n	800162e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	4b47      	ldr	r3, [pc, #284]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d119      	bne.n	800165e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e07f      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d003      	beq.n	800163e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800163a:	2b03      	cmp	r3, #3
 800163c:	d107      	bne.n	800164e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800163e:	4b3f      	ldr	r3, [pc, #252]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d109      	bne.n	800165e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e06f      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800164e:	4b3b      	ldr	r3, [pc, #236]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e067      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800165e:	4b37      	ldr	r3, [pc, #220]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	f023 0203 	bic.w	r2, r3, #3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	4934      	ldr	r1, [pc, #208]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 800166c:	4313      	orrs	r3, r2
 800166e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001670:	f7ff fa5a 	bl	8000b28 <HAL_GetTick>
 8001674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001676:	e00a      	b.n	800168e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001678:	f7ff fa56 	bl	8000b28 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001686:	4293      	cmp	r3, r2
 8001688:	d901      	bls.n	800168e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e04f      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168e:	4b2b      	ldr	r3, [pc, #172]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 020c 	and.w	r2, r3, #12
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	429a      	cmp	r2, r3
 800169e:	d1eb      	bne.n	8001678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016a0:	4b25      	ldr	r3, [pc, #148]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d20c      	bcs.n	80016c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ae:	4b22      	ldr	r3, [pc, #136]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <HAL_RCC_ClockConfig+0x1b8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d001      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e032      	b.n	800172e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0304 	and.w	r3, r3, #4
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d008      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016d4:	4b19      	ldr	r3, [pc, #100]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	4916      	ldr	r1, [pc, #88]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 0308 	and.w	r3, r3, #8
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d009      	beq.n	8001706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016f2:	4b12      	ldr	r3, [pc, #72]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	490e      	ldr	r1, [pc, #56]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 8001702:	4313      	orrs	r3, r2
 8001704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001706:	f000 f821 	bl	800174c <HAL_RCC_GetSysClockFreq>
 800170a:	4602      	mov	r2, r0
 800170c:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <HAL_RCC_ClockConfig+0x1bc>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	091b      	lsrs	r3, r3, #4
 8001712:	f003 030f 	and.w	r3, r3, #15
 8001716:	490a      	ldr	r1, [pc, #40]	@ (8001740 <HAL_RCC_ClockConfig+0x1c0>)
 8001718:	5ccb      	ldrb	r3, [r1, r3]
 800171a:	fa22 f303 	lsr.w	r3, r2, r3
 800171e:	4a09      	ldr	r2, [pc, #36]	@ (8001744 <HAL_RCC_ClockConfig+0x1c4>)
 8001720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001722:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <HAL_RCC_ClockConfig+0x1c8>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff f9ba 	bl	8000aa0 <HAL_InitTick>

  return HAL_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023c00 	.word	0x40023c00
 800173c:	40023800 	.word	0x40023800
 8001740:	0800240c 	.word	0x0800240c
 8001744:	20000000 	.word	0x20000000
 8001748:	20000004 	.word	0x20000004

0800174c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800174c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001750:	b090      	sub	sp, #64	@ 0x40
 8001752:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001754:	2300      	movs	r3, #0
 8001756:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001758:	2300      	movs	r3, #0
 800175a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800175c:	2300      	movs	r3, #0
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001760:	2300      	movs	r3, #0
 8001762:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001764:	4b59      	ldr	r3, [pc, #356]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f003 030c 	and.w	r3, r3, #12
 800176c:	2b08      	cmp	r3, #8
 800176e:	d00d      	beq.n	800178c <HAL_RCC_GetSysClockFreq+0x40>
 8001770:	2b08      	cmp	r3, #8
 8001772:	f200 80a1 	bhi.w	80018b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8001776:	2b00      	cmp	r3, #0
 8001778:	d002      	beq.n	8001780 <HAL_RCC_GetSysClockFreq+0x34>
 800177a:	2b04      	cmp	r3, #4
 800177c:	d003      	beq.n	8001786 <HAL_RCC_GetSysClockFreq+0x3a>
 800177e:	e09b      	b.n	80018b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001780:	4b53      	ldr	r3, [pc, #332]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001782:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001784:	e09b      	b.n	80018be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001786:	4b53      	ldr	r3, [pc, #332]	@ (80018d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001788:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800178a:	e098      	b.n	80018be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800178c:	4b4f      	ldr	r3, [pc, #316]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001794:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001796:	4b4d      	ldr	r3, [pc, #308]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d028      	beq.n	80017f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017a2:	4b4a      	ldr	r3, [pc, #296]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	099b      	lsrs	r3, r3, #6
 80017a8:	2200      	movs	r2, #0
 80017aa:	623b      	str	r3, [r7, #32]
 80017ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80017ae:	6a3b      	ldr	r3, [r7, #32]
 80017b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80017b4:	2100      	movs	r1, #0
 80017b6:	4b47      	ldr	r3, [pc, #284]	@ (80018d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80017b8:	fb03 f201 	mul.w	r2, r3, r1
 80017bc:	2300      	movs	r3, #0
 80017be:	fb00 f303 	mul.w	r3, r0, r3
 80017c2:	4413      	add	r3, r2
 80017c4:	4a43      	ldr	r2, [pc, #268]	@ (80018d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80017c6:	fba0 1202 	umull	r1, r2, r0, r2
 80017ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80017cc:	460a      	mov	r2, r1
 80017ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80017d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017d2:	4413      	add	r3, r2
 80017d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017d8:	2200      	movs	r2, #0
 80017da:	61bb      	str	r3, [r7, #24]
 80017dc:	61fa      	str	r2, [r7, #28]
 80017de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80017e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80017e6:	f7fe fcf7 	bl	80001d8 <__aeabi_uldivmod>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	4613      	mov	r3, r2
 80017f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017f2:	e053      	b.n	800189c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017f4:	4b35      	ldr	r3, [pc, #212]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	099b      	lsrs	r3, r3, #6
 80017fa:	2200      	movs	r2, #0
 80017fc:	613b      	str	r3, [r7, #16]
 80017fe:	617a      	str	r2, [r7, #20]
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001806:	f04f 0b00 	mov.w	fp, #0
 800180a:	4652      	mov	r2, sl
 800180c:	465b      	mov	r3, fp
 800180e:	f04f 0000 	mov.w	r0, #0
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	0159      	lsls	r1, r3, #5
 8001818:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800181c:	0150      	lsls	r0, r2, #5
 800181e:	4602      	mov	r2, r0
 8001820:	460b      	mov	r3, r1
 8001822:	ebb2 080a 	subs.w	r8, r2, sl
 8001826:	eb63 090b 	sbc.w	r9, r3, fp
 800182a:	f04f 0200 	mov.w	r2, #0
 800182e:	f04f 0300 	mov.w	r3, #0
 8001832:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001836:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800183a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800183e:	ebb2 0408 	subs.w	r4, r2, r8
 8001842:	eb63 0509 	sbc.w	r5, r3, r9
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	f04f 0300 	mov.w	r3, #0
 800184e:	00eb      	lsls	r3, r5, #3
 8001850:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001854:	00e2      	lsls	r2, r4, #3
 8001856:	4614      	mov	r4, r2
 8001858:	461d      	mov	r5, r3
 800185a:	eb14 030a 	adds.w	r3, r4, sl
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	eb45 030b 	adc.w	r3, r5, fp
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	f04f 0200 	mov.w	r2, #0
 800186a:	f04f 0300 	mov.w	r3, #0
 800186e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001872:	4629      	mov	r1, r5
 8001874:	028b      	lsls	r3, r1, #10
 8001876:	4621      	mov	r1, r4
 8001878:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800187c:	4621      	mov	r1, r4
 800187e:	028a      	lsls	r2, r1, #10
 8001880:	4610      	mov	r0, r2
 8001882:	4619      	mov	r1, r3
 8001884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001886:	2200      	movs	r2, #0
 8001888:	60bb      	str	r3, [r7, #8]
 800188a:	60fa      	str	r2, [r7, #12]
 800188c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001890:	f7fe fca2 	bl	80001d8 <__aeabi_uldivmod>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4613      	mov	r3, r2
 800189a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800189c:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <HAL_RCC_GetSysClockFreq+0x180>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	0c1b      	lsrs	r3, r3, #16
 80018a2:	f003 0303 	and.w	r3, r3, #3
 80018a6:	3301      	adds	r3, #1
 80018a8:	005b      	lsls	r3, r3, #1
 80018aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80018ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80018ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80018b6:	e002      	b.n	80018be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018b8:	4b05      	ldr	r3, [pc, #20]	@ (80018d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80018ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80018bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3740      	adds	r7, #64	@ 0x40
 80018c4:	46bd      	mov	sp, r7
 80018c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018ca:	bf00      	nop
 80018cc:	40023800 	.word	0x40023800
 80018d0:	00f42400 	.word	0x00f42400
 80018d4:	017d7840 	.word	0x017d7840

080018d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e041      	b.n	800196e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d106      	bne.n	8001904 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7fe ff4e 	bl	80007a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2202      	movs	r2, #2
 8001908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3304      	adds	r3, #4
 8001914:	4619      	mov	r1, r3
 8001916:	4610      	mov	r0, r2
 8001918:	f000 f82e 	bl	8001978 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2201      	movs	r2, #1
 8001920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2201      	movs	r2, #1
 8001930:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2201      	movs	r2, #1
 8001950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2201      	movs	r2, #1
 8001958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2201      	movs	r2, #1
 8001960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
	...

08001978 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	4a37      	ldr	r2, [pc, #220]	@ (8001a68 <TIM_Base_SetConfig+0xf0>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d00f      	beq.n	80019b0 <TIM_Base_SetConfig+0x38>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001996:	d00b      	beq.n	80019b0 <TIM_Base_SetConfig+0x38>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a34      	ldr	r2, [pc, #208]	@ (8001a6c <TIM_Base_SetConfig+0xf4>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d007      	beq.n	80019b0 <TIM_Base_SetConfig+0x38>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a33      	ldr	r2, [pc, #204]	@ (8001a70 <TIM_Base_SetConfig+0xf8>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d003      	beq.n	80019b0 <TIM_Base_SetConfig+0x38>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a32      	ldr	r2, [pc, #200]	@ (8001a74 <TIM_Base_SetConfig+0xfc>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d108      	bne.n	80019c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	68fa      	ldr	r2, [r7, #12]
 80019be:	4313      	orrs	r3, r2
 80019c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a28      	ldr	r2, [pc, #160]	@ (8001a68 <TIM_Base_SetConfig+0xf0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01b      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019d0:	d017      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a25      	ldr	r2, [pc, #148]	@ (8001a6c <TIM_Base_SetConfig+0xf4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d013      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a24      	ldr	r2, [pc, #144]	@ (8001a70 <TIM_Base_SetConfig+0xf8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d00f      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a23      	ldr	r2, [pc, #140]	@ (8001a74 <TIM_Base_SetConfig+0xfc>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d00b      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a22      	ldr	r2, [pc, #136]	@ (8001a78 <TIM_Base_SetConfig+0x100>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d007      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a21      	ldr	r2, [pc, #132]	@ (8001a7c <TIM_Base_SetConfig+0x104>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d003      	beq.n	8001a02 <TIM_Base_SetConfig+0x8a>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a20      	ldr	r2, [pc, #128]	@ (8001a80 <TIM_Base_SetConfig+0x108>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d108      	bne.n	8001a14 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	68db      	ldr	r3, [r3, #12]
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	695b      	ldr	r3, [r3, #20]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689a      	ldr	r2, [r3, #8]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a0c      	ldr	r2, [pc, #48]	@ (8001a68 <TIM_Base_SetConfig+0xf0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d103      	bne.n	8001a42 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691a      	ldr	r2, [r3, #16]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f043 0204 	orr.w	r2, r3, #4
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2201      	movs	r2, #1
 8001a52:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	601a      	str	r2, [r3, #0]
}
 8001a5a:	bf00      	nop
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	40000400 	.word	0x40000400
 8001a70:	40000800 	.word	0x40000800
 8001a74:	40000c00 	.word	0x40000c00
 8001a78:	40014000 	.word	0x40014000
 8001a7c:	40014400 	.word	0x40014400
 8001a80:	40014800 	.word	0x40014800

08001a84 <std>:
 8001a84:	2300      	movs	r3, #0
 8001a86:	b510      	push	{r4, lr}
 8001a88:	4604      	mov	r4, r0
 8001a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8001a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001a92:	6083      	str	r3, [r0, #8]
 8001a94:	8181      	strh	r1, [r0, #12]
 8001a96:	6643      	str	r3, [r0, #100]	@ 0x64
 8001a98:	81c2      	strh	r2, [r0, #14]
 8001a9a:	6183      	str	r3, [r0, #24]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	2208      	movs	r2, #8
 8001aa0:	305c      	adds	r0, #92	@ 0x5c
 8001aa2:	f000 f9e7 	bl	8001e74 <memset>
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <std+0x58>)
 8001aa8:	6263      	str	r3, [r4, #36]	@ 0x24
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <std+0x5c>)
 8001aac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001aae:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae4 <std+0x60>)
 8001ab0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <std+0x64>)
 8001ab4:	6323      	str	r3, [r4, #48]	@ 0x30
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <std+0x68>)
 8001ab8:	6224      	str	r4, [r4, #32]
 8001aba:	429c      	cmp	r4, r3
 8001abc:	d006      	beq.n	8001acc <std+0x48>
 8001abe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001ac2:	4294      	cmp	r4, r2
 8001ac4:	d002      	beq.n	8001acc <std+0x48>
 8001ac6:	33d0      	adds	r3, #208	@ 0xd0
 8001ac8:	429c      	cmp	r4, r3
 8001aca:	d105      	bne.n	8001ad8 <std+0x54>
 8001acc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ad4:	f000 ba46 	b.w	8001f64 <__retarget_lock_init_recursive>
 8001ad8:	bd10      	pop	{r4, pc}
 8001ada:	bf00      	nop
 8001adc:	08001cc5 	.word	0x08001cc5
 8001ae0:	08001ce7 	.word	0x08001ce7
 8001ae4:	08001d1f 	.word	0x08001d1f
 8001ae8:	08001d43 	.word	0x08001d43
 8001aec:	200000d4 	.word	0x200000d4

08001af0 <stdio_exit_handler>:
 8001af0:	4a02      	ldr	r2, [pc, #8]	@ (8001afc <stdio_exit_handler+0xc>)
 8001af2:	4903      	ldr	r1, [pc, #12]	@ (8001b00 <stdio_exit_handler+0x10>)
 8001af4:	4803      	ldr	r0, [pc, #12]	@ (8001b04 <stdio_exit_handler+0x14>)
 8001af6:	f000 b869 	b.w	8001bcc <_fwalk_sglue>
 8001afa:	bf00      	nop
 8001afc:	2000000c 	.word	0x2000000c
 8001b00:	08002265 	.word	0x08002265
 8001b04:	2000001c 	.word	0x2000001c

08001b08 <cleanup_stdio>:
 8001b08:	6841      	ldr	r1, [r0, #4]
 8001b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b3c <cleanup_stdio+0x34>)
 8001b0c:	4299      	cmp	r1, r3
 8001b0e:	b510      	push	{r4, lr}
 8001b10:	4604      	mov	r4, r0
 8001b12:	d001      	beq.n	8001b18 <cleanup_stdio+0x10>
 8001b14:	f000 fba6 	bl	8002264 <_fflush_r>
 8001b18:	68a1      	ldr	r1, [r4, #8]
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <cleanup_stdio+0x38>)
 8001b1c:	4299      	cmp	r1, r3
 8001b1e:	d002      	beq.n	8001b26 <cleanup_stdio+0x1e>
 8001b20:	4620      	mov	r0, r4
 8001b22:	f000 fb9f 	bl	8002264 <_fflush_r>
 8001b26:	68e1      	ldr	r1, [r4, #12]
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <cleanup_stdio+0x3c>)
 8001b2a:	4299      	cmp	r1, r3
 8001b2c:	d004      	beq.n	8001b38 <cleanup_stdio+0x30>
 8001b2e:	4620      	mov	r0, r4
 8001b30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b34:	f000 bb96 	b.w	8002264 <_fflush_r>
 8001b38:	bd10      	pop	{r4, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200000d4 	.word	0x200000d4
 8001b40:	2000013c 	.word	0x2000013c
 8001b44:	200001a4 	.word	0x200001a4

08001b48 <global_stdio_init.part.0>:
 8001b48:	b510      	push	{r4, lr}
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <global_stdio_init.part.0+0x30>)
 8001b4c:	4c0b      	ldr	r4, [pc, #44]	@ (8001b7c <global_stdio_init.part.0+0x34>)
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b80 <global_stdio_init.part.0+0x38>)
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	4620      	mov	r0, r4
 8001b54:	2200      	movs	r2, #0
 8001b56:	2104      	movs	r1, #4
 8001b58:	f7ff ff94 	bl	8001a84 <std>
 8001b5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001b60:	2201      	movs	r2, #1
 8001b62:	2109      	movs	r1, #9
 8001b64:	f7ff ff8e 	bl	8001a84 <std>
 8001b68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001b6c:	2202      	movs	r2, #2
 8001b6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b72:	2112      	movs	r1, #18
 8001b74:	f7ff bf86 	b.w	8001a84 <std>
 8001b78:	2000020c 	.word	0x2000020c
 8001b7c:	200000d4 	.word	0x200000d4
 8001b80:	08001af1 	.word	0x08001af1

08001b84 <__sfp_lock_acquire>:
 8001b84:	4801      	ldr	r0, [pc, #4]	@ (8001b8c <__sfp_lock_acquire+0x8>)
 8001b86:	f000 b9ee 	b.w	8001f66 <__retarget_lock_acquire_recursive>
 8001b8a:	bf00      	nop
 8001b8c:	20000215 	.word	0x20000215

08001b90 <__sfp_lock_release>:
 8001b90:	4801      	ldr	r0, [pc, #4]	@ (8001b98 <__sfp_lock_release+0x8>)
 8001b92:	f000 b9e9 	b.w	8001f68 <__retarget_lock_release_recursive>
 8001b96:	bf00      	nop
 8001b98:	20000215 	.word	0x20000215

08001b9c <__sinit>:
 8001b9c:	b510      	push	{r4, lr}
 8001b9e:	4604      	mov	r4, r0
 8001ba0:	f7ff fff0 	bl	8001b84 <__sfp_lock_acquire>
 8001ba4:	6a23      	ldr	r3, [r4, #32]
 8001ba6:	b11b      	cbz	r3, 8001bb0 <__sinit+0x14>
 8001ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bac:	f7ff bff0 	b.w	8001b90 <__sfp_lock_release>
 8001bb0:	4b04      	ldr	r3, [pc, #16]	@ (8001bc4 <__sinit+0x28>)
 8001bb2:	6223      	str	r3, [r4, #32]
 8001bb4:	4b04      	ldr	r3, [pc, #16]	@ (8001bc8 <__sinit+0x2c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d1f5      	bne.n	8001ba8 <__sinit+0xc>
 8001bbc:	f7ff ffc4 	bl	8001b48 <global_stdio_init.part.0>
 8001bc0:	e7f2      	b.n	8001ba8 <__sinit+0xc>
 8001bc2:	bf00      	nop
 8001bc4:	08001b09 	.word	0x08001b09
 8001bc8:	2000020c 	.word	0x2000020c

08001bcc <_fwalk_sglue>:
 8001bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bd0:	4607      	mov	r7, r0
 8001bd2:	4688      	mov	r8, r1
 8001bd4:	4614      	mov	r4, r2
 8001bd6:	2600      	movs	r6, #0
 8001bd8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001bdc:	f1b9 0901 	subs.w	r9, r9, #1
 8001be0:	d505      	bpl.n	8001bee <_fwalk_sglue+0x22>
 8001be2:	6824      	ldr	r4, [r4, #0]
 8001be4:	2c00      	cmp	r4, #0
 8001be6:	d1f7      	bne.n	8001bd8 <_fwalk_sglue+0xc>
 8001be8:	4630      	mov	r0, r6
 8001bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001bee:	89ab      	ldrh	r3, [r5, #12]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d907      	bls.n	8001c04 <_fwalk_sglue+0x38>
 8001bf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	d003      	beq.n	8001c04 <_fwalk_sglue+0x38>
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	4638      	mov	r0, r7
 8001c00:	47c0      	blx	r8
 8001c02:	4306      	orrs	r6, r0
 8001c04:	3568      	adds	r5, #104	@ 0x68
 8001c06:	e7e9      	b.n	8001bdc <_fwalk_sglue+0x10>

08001c08 <_puts_r>:
 8001c08:	6a03      	ldr	r3, [r0, #32]
 8001c0a:	b570      	push	{r4, r5, r6, lr}
 8001c0c:	6884      	ldr	r4, [r0, #8]
 8001c0e:	4605      	mov	r5, r0
 8001c10:	460e      	mov	r6, r1
 8001c12:	b90b      	cbnz	r3, 8001c18 <_puts_r+0x10>
 8001c14:	f7ff ffc2 	bl	8001b9c <__sinit>
 8001c18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001c1a:	07db      	lsls	r3, r3, #31
 8001c1c:	d405      	bmi.n	8001c2a <_puts_r+0x22>
 8001c1e:	89a3      	ldrh	r3, [r4, #12]
 8001c20:	0598      	lsls	r0, r3, #22
 8001c22:	d402      	bmi.n	8001c2a <_puts_r+0x22>
 8001c24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c26:	f000 f99e 	bl	8001f66 <__retarget_lock_acquire_recursive>
 8001c2a:	89a3      	ldrh	r3, [r4, #12]
 8001c2c:	0719      	lsls	r1, r3, #28
 8001c2e:	d502      	bpl.n	8001c36 <_puts_r+0x2e>
 8001c30:	6923      	ldr	r3, [r4, #16]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d135      	bne.n	8001ca2 <_puts_r+0x9a>
 8001c36:	4621      	mov	r1, r4
 8001c38:	4628      	mov	r0, r5
 8001c3a:	f000 f8c5 	bl	8001dc8 <__swsetup_r>
 8001c3e:	b380      	cbz	r0, 8001ca2 <_puts_r+0x9a>
 8001c40:	f04f 35ff 	mov.w	r5, #4294967295
 8001c44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001c46:	07da      	lsls	r2, r3, #31
 8001c48:	d405      	bmi.n	8001c56 <_puts_r+0x4e>
 8001c4a:	89a3      	ldrh	r3, [r4, #12]
 8001c4c:	059b      	lsls	r3, r3, #22
 8001c4e:	d402      	bmi.n	8001c56 <_puts_r+0x4e>
 8001c50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c52:	f000 f989 	bl	8001f68 <__retarget_lock_release_recursive>
 8001c56:	4628      	mov	r0, r5
 8001c58:	bd70      	pop	{r4, r5, r6, pc}
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	da04      	bge.n	8001c68 <_puts_r+0x60>
 8001c5e:	69a2      	ldr	r2, [r4, #24]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dc17      	bgt.n	8001c94 <_puts_r+0x8c>
 8001c64:	290a      	cmp	r1, #10
 8001c66:	d015      	beq.n	8001c94 <_puts_r+0x8c>
 8001c68:	6823      	ldr	r3, [r4, #0]
 8001c6a:	1c5a      	adds	r2, r3, #1
 8001c6c:	6022      	str	r2, [r4, #0]
 8001c6e:	7019      	strb	r1, [r3, #0]
 8001c70:	68a3      	ldr	r3, [r4, #8]
 8001c72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001c76:	3b01      	subs	r3, #1
 8001c78:	60a3      	str	r3, [r4, #8]
 8001c7a:	2900      	cmp	r1, #0
 8001c7c:	d1ed      	bne.n	8001c5a <_puts_r+0x52>
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	da11      	bge.n	8001ca6 <_puts_r+0x9e>
 8001c82:	4622      	mov	r2, r4
 8001c84:	210a      	movs	r1, #10
 8001c86:	4628      	mov	r0, r5
 8001c88:	f000 f85f 	bl	8001d4a <__swbuf_r>
 8001c8c:	3001      	adds	r0, #1
 8001c8e:	d0d7      	beq.n	8001c40 <_puts_r+0x38>
 8001c90:	250a      	movs	r5, #10
 8001c92:	e7d7      	b.n	8001c44 <_puts_r+0x3c>
 8001c94:	4622      	mov	r2, r4
 8001c96:	4628      	mov	r0, r5
 8001c98:	f000 f857 	bl	8001d4a <__swbuf_r>
 8001c9c:	3001      	adds	r0, #1
 8001c9e:	d1e7      	bne.n	8001c70 <_puts_r+0x68>
 8001ca0:	e7ce      	b.n	8001c40 <_puts_r+0x38>
 8001ca2:	3e01      	subs	r6, #1
 8001ca4:	e7e4      	b.n	8001c70 <_puts_r+0x68>
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	1c5a      	adds	r2, r3, #1
 8001caa:	6022      	str	r2, [r4, #0]
 8001cac:	220a      	movs	r2, #10
 8001cae:	701a      	strb	r2, [r3, #0]
 8001cb0:	e7ee      	b.n	8001c90 <_puts_r+0x88>
	...

08001cb4 <puts>:
 8001cb4:	4b02      	ldr	r3, [pc, #8]	@ (8001cc0 <puts+0xc>)
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	6818      	ldr	r0, [r3, #0]
 8001cba:	f7ff bfa5 	b.w	8001c08 <_puts_r>
 8001cbe:	bf00      	nop
 8001cc0:	20000018 	.word	0x20000018

08001cc4 <__sread>:
 8001cc4:	b510      	push	{r4, lr}
 8001cc6:	460c      	mov	r4, r1
 8001cc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ccc:	f000 f8fc 	bl	8001ec8 <_read_r>
 8001cd0:	2800      	cmp	r0, #0
 8001cd2:	bfab      	itete	ge
 8001cd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001cd6:	89a3      	ldrhlt	r3, [r4, #12]
 8001cd8:	181b      	addge	r3, r3, r0
 8001cda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001cde:	bfac      	ite	ge
 8001ce0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001ce2:	81a3      	strhlt	r3, [r4, #12]
 8001ce4:	bd10      	pop	{r4, pc}

08001ce6 <__swrite>:
 8001ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cea:	461f      	mov	r7, r3
 8001cec:	898b      	ldrh	r3, [r1, #12]
 8001cee:	05db      	lsls	r3, r3, #23
 8001cf0:	4605      	mov	r5, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	4616      	mov	r6, r2
 8001cf6:	d505      	bpl.n	8001d04 <__swrite+0x1e>
 8001cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f000 f8d0 	bl	8001ea4 <_lseek_r>
 8001d04:	89a3      	ldrh	r3, [r4, #12]
 8001d06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001d0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d0e:	81a3      	strh	r3, [r4, #12]
 8001d10:	4632      	mov	r2, r6
 8001d12:	463b      	mov	r3, r7
 8001d14:	4628      	mov	r0, r5
 8001d16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d1a:	f000 b8e7 	b.w	8001eec <_write_r>

08001d1e <__sseek>:
 8001d1e:	b510      	push	{r4, lr}
 8001d20:	460c      	mov	r4, r1
 8001d22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d26:	f000 f8bd 	bl	8001ea4 <_lseek_r>
 8001d2a:	1c43      	adds	r3, r0, #1
 8001d2c:	89a3      	ldrh	r3, [r4, #12]
 8001d2e:	bf15      	itete	ne
 8001d30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001d32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001d36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001d3a:	81a3      	strheq	r3, [r4, #12]
 8001d3c:	bf18      	it	ne
 8001d3e:	81a3      	strhne	r3, [r4, #12]
 8001d40:	bd10      	pop	{r4, pc}

08001d42 <__sclose>:
 8001d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d46:	f000 b89d 	b.w	8001e84 <_close_r>

08001d4a <__swbuf_r>:
 8001d4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d4c:	460e      	mov	r6, r1
 8001d4e:	4614      	mov	r4, r2
 8001d50:	4605      	mov	r5, r0
 8001d52:	b118      	cbz	r0, 8001d5c <__swbuf_r+0x12>
 8001d54:	6a03      	ldr	r3, [r0, #32]
 8001d56:	b90b      	cbnz	r3, 8001d5c <__swbuf_r+0x12>
 8001d58:	f7ff ff20 	bl	8001b9c <__sinit>
 8001d5c:	69a3      	ldr	r3, [r4, #24]
 8001d5e:	60a3      	str	r3, [r4, #8]
 8001d60:	89a3      	ldrh	r3, [r4, #12]
 8001d62:	071a      	lsls	r2, r3, #28
 8001d64:	d501      	bpl.n	8001d6a <__swbuf_r+0x20>
 8001d66:	6923      	ldr	r3, [r4, #16]
 8001d68:	b943      	cbnz	r3, 8001d7c <__swbuf_r+0x32>
 8001d6a:	4621      	mov	r1, r4
 8001d6c:	4628      	mov	r0, r5
 8001d6e:	f000 f82b 	bl	8001dc8 <__swsetup_r>
 8001d72:	b118      	cbz	r0, 8001d7c <__swbuf_r+0x32>
 8001d74:	f04f 37ff 	mov.w	r7, #4294967295
 8001d78:	4638      	mov	r0, r7
 8001d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	6922      	ldr	r2, [r4, #16]
 8001d80:	1a98      	subs	r0, r3, r2
 8001d82:	6963      	ldr	r3, [r4, #20]
 8001d84:	b2f6      	uxtb	r6, r6
 8001d86:	4283      	cmp	r3, r0
 8001d88:	4637      	mov	r7, r6
 8001d8a:	dc05      	bgt.n	8001d98 <__swbuf_r+0x4e>
 8001d8c:	4621      	mov	r1, r4
 8001d8e:	4628      	mov	r0, r5
 8001d90:	f000 fa68 	bl	8002264 <_fflush_r>
 8001d94:	2800      	cmp	r0, #0
 8001d96:	d1ed      	bne.n	8001d74 <__swbuf_r+0x2a>
 8001d98:	68a3      	ldr	r3, [r4, #8]
 8001d9a:	3b01      	subs	r3, #1
 8001d9c:	60a3      	str	r3, [r4, #8]
 8001d9e:	6823      	ldr	r3, [r4, #0]
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	6022      	str	r2, [r4, #0]
 8001da4:	701e      	strb	r6, [r3, #0]
 8001da6:	6962      	ldr	r2, [r4, #20]
 8001da8:	1c43      	adds	r3, r0, #1
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d004      	beq.n	8001db8 <__swbuf_r+0x6e>
 8001dae:	89a3      	ldrh	r3, [r4, #12]
 8001db0:	07db      	lsls	r3, r3, #31
 8001db2:	d5e1      	bpl.n	8001d78 <__swbuf_r+0x2e>
 8001db4:	2e0a      	cmp	r6, #10
 8001db6:	d1df      	bne.n	8001d78 <__swbuf_r+0x2e>
 8001db8:	4621      	mov	r1, r4
 8001dba:	4628      	mov	r0, r5
 8001dbc:	f000 fa52 	bl	8002264 <_fflush_r>
 8001dc0:	2800      	cmp	r0, #0
 8001dc2:	d0d9      	beq.n	8001d78 <__swbuf_r+0x2e>
 8001dc4:	e7d6      	b.n	8001d74 <__swbuf_r+0x2a>
	...

08001dc8 <__swsetup_r>:
 8001dc8:	b538      	push	{r3, r4, r5, lr}
 8001dca:	4b29      	ldr	r3, [pc, #164]	@ (8001e70 <__swsetup_r+0xa8>)
 8001dcc:	4605      	mov	r5, r0
 8001dce:	6818      	ldr	r0, [r3, #0]
 8001dd0:	460c      	mov	r4, r1
 8001dd2:	b118      	cbz	r0, 8001ddc <__swsetup_r+0x14>
 8001dd4:	6a03      	ldr	r3, [r0, #32]
 8001dd6:	b90b      	cbnz	r3, 8001ddc <__swsetup_r+0x14>
 8001dd8:	f7ff fee0 	bl	8001b9c <__sinit>
 8001ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001de0:	0719      	lsls	r1, r3, #28
 8001de2:	d422      	bmi.n	8001e2a <__swsetup_r+0x62>
 8001de4:	06da      	lsls	r2, r3, #27
 8001de6:	d407      	bmi.n	8001df8 <__swsetup_r+0x30>
 8001de8:	2209      	movs	r2, #9
 8001dea:	602a      	str	r2, [r5, #0]
 8001dec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001df0:	81a3      	strh	r3, [r4, #12]
 8001df2:	f04f 30ff 	mov.w	r0, #4294967295
 8001df6:	e033      	b.n	8001e60 <__swsetup_r+0x98>
 8001df8:	0758      	lsls	r0, r3, #29
 8001dfa:	d512      	bpl.n	8001e22 <__swsetup_r+0x5a>
 8001dfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001dfe:	b141      	cbz	r1, 8001e12 <__swsetup_r+0x4a>
 8001e00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e04:	4299      	cmp	r1, r3
 8001e06:	d002      	beq.n	8001e0e <__swsetup_r+0x46>
 8001e08:	4628      	mov	r0, r5
 8001e0a:	f000 f8af 	bl	8001f6c <_free_r>
 8001e0e:	2300      	movs	r3, #0
 8001e10:	6363      	str	r3, [r4, #52]	@ 0x34
 8001e12:	89a3      	ldrh	r3, [r4, #12]
 8001e14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001e18:	81a3      	strh	r3, [r4, #12]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	6063      	str	r3, [r4, #4]
 8001e1e:	6923      	ldr	r3, [r4, #16]
 8001e20:	6023      	str	r3, [r4, #0]
 8001e22:	89a3      	ldrh	r3, [r4, #12]
 8001e24:	f043 0308 	orr.w	r3, r3, #8
 8001e28:	81a3      	strh	r3, [r4, #12]
 8001e2a:	6923      	ldr	r3, [r4, #16]
 8001e2c:	b94b      	cbnz	r3, 8001e42 <__swsetup_r+0x7a>
 8001e2e:	89a3      	ldrh	r3, [r4, #12]
 8001e30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e38:	d003      	beq.n	8001e42 <__swsetup_r+0x7a>
 8001e3a:	4621      	mov	r1, r4
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	f000 fa5f 	bl	8002300 <__smakebuf_r>
 8001e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e46:	f013 0201 	ands.w	r2, r3, #1
 8001e4a:	d00a      	beq.n	8001e62 <__swsetup_r+0x9a>
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	60a2      	str	r2, [r4, #8]
 8001e50:	6962      	ldr	r2, [r4, #20]
 8001e52:	4252      	negs	r2, r2
 8001e54:	61a2      	str	r2, [r4, #24]
 8001e56:	6922      	ldr	r2, [r4, #16]
 8001e58:	b942      	cbnz	r2, 8001e6c <__swsetup_r+0xa4>
 8001e5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001e5e:	d1c5      	bne.n	8001dec <__swsetup_r+0x24>
 8001e60:	bd38      	pop	{r3, r4, r5, pc}
 8001e62:	0799      	lsls	r1, r3, #30
 8001e64:	bf58      	it	pl
 8001e66:	6962      	ldrpl	r2, [r4, #20]
 8001e68:	60a2      	str	r2, [r4, #8]
 8001e6a:	e7f4      	b.n	8001e56 <__swsetup_r+0x8e>
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	e7f7      	b.n	8001e60 <__swsetup_r+0x98>
 8001e70:	20000018 	.word	0x20000018

08001e74 <memset>:
 8001e74:	4402      	add	r2, r0
 8001e76:	4603      	mov	r3, r0
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d100      	bne.n	8001e7e <memset+0xa>
 8001e7c:	4770      	bx	lr
 8001e7e:	f803 1b01 	strb.w	r1, [r3], #1
 8001e82:	e7f9      	b.n	8001e78 <memset+0x4>

08001e84 <_close_r>:
 8001e84:	b538      	push	{r3, r4, r5, lr}
 8001e86:	4d06      	ldr	r5, [pc, #24]	@ (8001ea0 <_close_r+0x1c>)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	4604      	mov	r4, r0
 8001e8c:	4608      	mov	r0, r1
 8001e8e:	602b      	str	r3, [r5, #0]
 8001e90:	f7fe fd3e 	bl	8000910 <_close>
 8001e94:	1c43      	adds	r3, r0, #1
 8001e96:	d102      	bne.n	8001e9e <_close_r+0x1a>
 8001e98:	682b      	ldr	r3, [r5, #0]
 8001e9a:	b103      	cbz	r3, 8001e9e <_close_r+0x1a>
 8001e9c:	6023      	str	r3, [r4, #0]
 8001e9e:	bd38      	pop	{r3, r4, r5, pc}
 8001ea0:	20000210 	.word	0x20000210

08001ea4 <_lseek_r>:
 8001ea4:	b538      	push	{r3, r4, r5, lr}
 8001ea6:	4d07      	ldr	r5, [pc, #28]	@ (8001ec4 <_lseek_r+0x20>)
 8001ea8:	4604      	mov	r4, r0
 8001eaa:	4608      	mov	r0, r1
 8001eac:	4611      	mov	r1, r2
 8001eae:	2200      	movs	r2, #0
 8001eb0:	602a      	str	r2, [r5, #0]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	f7fe fd53 	bl	800095e <_lseek>
 8001eb8:	1c43      	adds	r3, r0, #1
 8001eba:	d102      	bne.n	8001ec2 <_lseek_r+0x1e>
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	b103      	cbz	r3, 8001ec2 <_lseek_r+0x1e>
 8001ec0:	6023      	str	r3, [r4, #0]
 8001ec2:	bd38      	pop	{r3, r4, r5, pc}
 8001ec4:	20000210 	.word	0x20000210

08001ec8 <_read_r>:
 8001ec8:	b538      	push	{r3, r4, r5, lr}
 8001eca:	4d07      	ldr	r5, [pc, #28]	@ (8001ee8 <_read_r+0x20>)
 8001ecc:	4604      	mov	r4, r0
 8001ece:	4608      	mov	r0, r1
 8001ed0:	4611      	mov	r1, r2
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	602a      	str	r2, [r5, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	f7fe fce1 	bl	800089e <_read>
 8001edc:	1c43      	adds	r3, r0, #1
 8001ede:	d102      	bne.n	8001ee6 <_read_r+0x1e>
 8001ee0:	682b      	ldr	r3, [r5, #0]
 8001ee2:	b103      	cbz	r3, 8001ee6 <_read_r+0x1e>
 8001ee4:	6023      	str	r3, [r4, #0]
 8001ee6:	bd38      	pop	{r3, r4, r5, pc}
 8001ee8:	20000210 	.word	0x20000210

08001eec <_write_r>:
 8001eec:	b538      	push	{r3, r4, r5, lr}
 8001eee:	4d07      	ldr	r5, [pc, #28]	@ (8001f0c <_write_r+0x20>)
 8001ef0:	4604      	mov	r4, r0
 8001ef2:	4608      	mov	r0, r1
 8001ef4:	4611      	mov	r1, r2
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	602a      	str	r2, [r5, #0]
 8001efa:	461a      	mov	r2, r3
 8001efc:	f7fe fcec 	bl	80008d8 <_write>
 8001f00:	1c43      	adds	r3, r0, #1
 8001f02:	d102      	bne.n	8001f0a <_write_r+0x1e>
 8001f04:	682b      	ldr	r3, [r5, #0]
 8001f06:	b103      	cbz	r3, 8001f0a <_write_r+0x1e>
 8001f08:	6023      	str	r3, [r4, #0]
 8001f0a:	bd38      	pop	{r3, r4, r5, pc}
 8001f0c:	20000210 	.word	0x20000210

08001f10 <__errno>:
 8001f10:	4b01      	ldr	r3, [pc, #4]	@ (8001f18 <__errno+0x8>)
 8001f12:	6818      	ldr	r0, [r3, #0]
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	20000018 	.word	0x20000018

08001f1c <__libc_init_array>:
 8001f1c:	b570      	push	{r4, r5, r6, lr}
 8001f1e:	4d0d      	ldr	r5, [pc, #52]	@ (8001f54 <__libc_init_array+0x38>)
 8001f20:	4c0d      	ldr	r4, [pc, #52]	@ (8001f58 <__libc_init_array+0x3c>)
 8001f22:	1b64      	subs	r4, r4, r5
 8001f24:	10a4      	asrs	r4, r4, #2
 8001f26:	2600      	movs	r6, #0
 8001f28:	42a6      	cmp	r6, r4
 8001f2a:	d109      	bne.n	8001f40 <__libc_init_array+0x24>
 8001f2c:	4d0b      	ldr	r5, [pc, #44]	@ (8001f5c <__libc_init_array+0x40>)
 8001f2e:	4c0c      	ldr	r4, [pc, #48]	@ (8001f60 <__libc_init_array+0x44>)
 8001f30:	f000 fa54 	bl	80023dc <_init>
 8001f34:	1b64      	subs	r4, r4, r5
 8001f36:	10a4      	asrs	r4, r4, #2
 8001f38:	2600      	movs	r6, #0
 8001f3a:	42a6      	cmp	r6, r4
 8001f3c:	d105      	bne.n	8001f4a <__libc_init_array+0x2e>
 8001f3e:	bd70      	pop	{r4, r5, r6, pc}
 8001f40:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f44:	4798      	blx	r3
 8001f46:	3601      	adds	r6, #1
 8001f48:	e7ee      	b.n	8001f28 <__libc_init_array+0xc>
 8001f4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f4e:	4798      	blx	r3
 8001f50:	3601      	adds	r6, #1
 8001f52:	e7f2      	b.n	8001f3a <__libc_init_array+0x1e>
 8001f54:	08002424 	.word	0x08002424
 8001f58:	08002424 	.word	0x08002424
 8001f5c:	08002424 	.word	0x08002424
 8001f60:	08002428 	.word	0x08002428

08001f64 <__retarget_lock_init_recursive>:
 8001f64:	4770      	bx	lr

08001f66 <__retarget_lock_acquire_recursive>:
 8001f66:	4770      	bx	lr

08001f68 <__retarget_lock_release_recursive>:
 8001f68:	4770      	bx	lr
	...

08001f6c <_free_r>:
 8001f6c:	b538      	push	{r3, r4, r5, lr}
 8001f6e:	4605      	mov	r5, r0
 8001f70:	2900      	cmp	r1, #0
 8001f72:	d041      	beq.n	8001ff8 <_free_r+0x8c>
 8001f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f78:	1f0c      	subs	r4, r1, #4
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	bfb8      	it	lt
 8001f7e:	18e4      	addlt	r4, r4, r3
 8001f80:	f000 f8e0 	bl	8002144 <__malloc_lock>
 8001f84:	4a1d      	ldr	r2, [pc, #116]	@ (8001ffc <_free_r+0x90>)
 8001f86:	6813      	ldr	r3, [r2, #0]
 8001f88:	b933      	cbnz	r3, 8001f98 <_free_r+0x2c>
 8001f8a:	6063      	str	r3, [r4, #4]
 8001f8c:	6014      	str	r4, [r2, #0]
 8001f8e:	4628      	mov	r0, r5
 8001f90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f94:	f000 b8dc 	b.w	8002150 <__malloc_unlock>
 8001f98:	42a3      	cmp	r3, r4
 8001f9a:	d908      	bls.n	8001fae <_free_r+0x42>
 8001f9c:	6820      	ldr	r0, [r4, #0]
 8001f9e:	1821      	adds	r1, r4, r0
 8001fa0:	428b      	cmp	r3, r1
 8001fa2:	bf01      	itttt	eq
 8001fa4:	6819      	ldreq	r1, [r3, #0]
 8001fa6:	685b      	ldreq	r3, [r3, #4]
 8001fa8:	1809      	addeq	r1, r1, r0
 8001faa:	6021      	streq	r1, [r4, #0]
 8001fac:	e7ed      	b.n	8001f8a <_free_r+0x1e>
 8001fae:	461a      	mov	r2, r3
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	b10b      	cbz	r3, 8001fb8 <_free_r+0x4c>
 8001fb4:	42a3      	cmp	r3, r4
 8001fb6:	d9fa      	bls.n	8001fae <_free_r+0x42>
 8001fb8:	6811      	ldr	r1, [r2, #0]
 8001fba:	1850      	adds	r0, r2, r1
 8001fbc:	42a0      	cmp	r0, r4
 8001fbe:	d10b      	bne.n	8001fd8 <_free_r+0x6c>
 8001fc0:	6820      	ldr	r0, [r4, #0]
 8001fc2:	4401      	add	r1, r0
 8001fc4:	1850      	adds	r0, r2, r1
 8001fc6:	4283      	cmp	r3, r0
 8001fc8:	6011      	str	r1, [r2, #0]
 8001fca:	d1e0      	bne.n	8001f8e <_free_r+0x22>
 8001fcc:	6818      	ldr	r0, [r3, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	6053      	str	r3, [r2, #4]
 8001fd2:	4408      	add	r0, r1
 8001fd4:	6010      	str	r0, [r2, #0]
 8001fd6:	e7da      	b.n	8001f8e <_free_r+0x22>
 8001fd8:	d902      	bls.n	8001fe0 <_free_r+0x74>
 8001fda:	230c      	movs	r3, #12
 8001fdc:	602b      	str	r3, [r5, #0]
 8001fde:	e7d6      	b.n	8001f8e <_free_r+0x22>
 8001fe0:	6820      	ldr	r0, [r4, #0]
 8001fe2:	1821      	adds	r1, r4, r0
 8001fe4:	428b      	cmp	r3, r1
 8001fe6:	bf04      	itt	eq
 8001fe8:	6819      	ldreq	r1, [r3, #0]
 8001fea:	685b      	ldreq	r3, [r3, #4]
 8001fec:	6063      	str	r3, [r4, #4]
 8001fee:	bf04      	itt	eq
 8001ff0:	1809      	addeq	r1, r1, r0
 8001ff2:	6021      	streq	r1, [r4, #0]
 8001ff4:	6054      	str	r4, [r2, #4]
 8001ff6:	e7ca      	b.n	8001f8e <_free_r+0x22>
 8001ff8:	bd38      	pop	{r3, r4, r5, pc}
 8001ffa:	bf00      	nop
 8001ffc:	2000021c 	.word	0x2000021c

08002000 <sbrk_aligned>:
 8002000:	b570      	push	{r4, r5, r6, lr}
 8002002:	4e0f      	ldr	r6, [pc, #60]	@ (8002040 <sbrk_aligned+0x40>)
 8002004:	460c      	mov	r4, r1
 8002006:	6831      	ldr	r1, [r6, #0]
 8002008:	4605      	mov	r5, r0
 800200a:	b911      	cbnz	r1, 8002012 <sbrk_aligned+0x12>
 800200c:	f000 f9d6 	bl	80023bc <_sbrk_r>
 8002010:	6030      	str	r0, [r6, #0]
 8002012:	4621      	mov	r1, r4
 8002014:	4628      	mov	r0, r5
 8002016:	f000 f9d1 	bl	80023bc <_sbrk_r>
 800201a:	1c43      	adds	r3, r0, #1
 800201c:	d103      	bne.n	8002026 <sbrk_aligned+0x26>
 800201e:	f04f 34ff 	mov.w	r4, #4294967295
 8002022:	4620      	mov	r0, r4
 8002024:	bd70      	pop	{r4, r5, r6, pc}
 8002026:	1cc4      	adds	r4, r0, #3
 8002028:	f024 0403 	bic.w	r4, r4, #3
 800202c:	42a0      	cmp	r0, r4
 800202e:	d0f8      	beq.n	8002022 <sbrk_aligned+0x22>
 8002030:	1a21      	subs	r1, r4, r0
 8002032:	4628      	mov	r0, r5
 8002034:	f000 f9c2 	bl	80023bc <_sbrk_r>
 8002038:	3001      	adds	r0, #1
 800203a:	d1f2      	bne.n	8002022 <sbrk_aligned+0x22>
 800203c:	e7ef      	b.n	800201e <sbrk_aligned+0x1e>
 800203e:	bf00      	nop
 8002040:	20000218 	.word	0x20000218

08002044 <_malloc_r>:
 8002044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002048:	1ccd      	adds	r5, r1, #3
 800204a:	f025 0503 	bic.w	r5, r5, #3
 800204e:	3508      	adds	r5, #8
 8002050:	2d0c      	cmp	r5, #12
 8002052:	bf38      	it	cc
 8002054:	250c      	movcc	r5, #12
 8002056:	2d00      	cmp	r5, #0
 8002058:	4606      	mov	r6, r0
 800205a:	db01      	blt.n	8002060 <_malloc_r+0x1c>
 800205c:	42a9      	cmp	r1, r5
 800205e:	d904      	bls.n	800206a <_malloc_r+0x26>
 8002060:	230c      	movs	r3, #12
 8002062:	6033      	str	r3, [r6, #0]
 8002064:	2000      	movs	r0, #0
 8002066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800206a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002140 <_malloc_r+0xfc>
 800206e:	f000 f869 	bl	8002144 <__malloc_lock>
 8002072:	f8d8 3000 	ldr.w	r3, [r8]
 8002076:	461c      	mov	r4, r3
 8002078:	bb44      	cbnz	r4, 80020cc <_malloc_r+0x88>
 800207a:	4629      	mov	r1, r5
 800207c:	4630      	mov	r0, r6
 800207e:	f7ff ffbf 	bl	8002000 <sbrk_aligned>
 8002082:	1c43      	adds	r3, r0, #1
 8002084:	4604      	mov	r4, r0
 8002086:	d158      	bne.n	800213a <_malloc_r+0xf6>
 8002088:	f8d8 4000 	ldr.w	r4, [r8]
 800208c:	4627      	mov	r7, r4
 800208e:	2f00      	cmp	r7, #0
 8002090:	d143      	bne.n	800211a <_malloc_r+0xd6>
 8002092:	2c00      	cmp	r4, #0
 8002094:	d04b      	beq.n	800212e <_malloc_r+0xea>
 8002096:	6823      	ldr	r3, [r4, #0]
 8002098:	4639      	mov	r1, r7
 800209a:	4630      	mov	r0, r6
 800209c:	eb04 0903 	add.w	r9, r4, r3
 80020a0:	f000 f98c 	bl	80023bc <_sbrk_r>
 80020a4:	4581      	cmp	r9, r0
 80020a6:	d142      	bne.n	800212e <_malloc_r+0xea>
 80020a8:	6821      	ldr	r1, [r4, #0]
 80020aa:	1a6d      	subs	r5, r5, r1
 80020ac:	4629      	mov	r1, r5
 80020ae:	4630      	mov	r0, r6
 80020b0:	f7ff ffa6 	bl	8002000 <sbrk_aligned>
 80020b4:	3001      	adds	r0, #1
 80020b6:	d03a      	beq.n	800212e <_malloc_r+0xea>
 80020b8:	6823      	ldr	r3, [r4, #0]
 80020ba:	442b      	add	r3, r5
 80020bc:	6023      	str	r3, [r4, #0]
 80020be:	f8d8 3000 	ldr.w	r3, [r8]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	bb62      	cbnz	r2, 8002120 <_malloc_r+0xdc>
 80020c6:	f8c8 7000 	str.w	r7, [r8]
 80020ca:	e00f      	b.n	80020ec <_malloc_r+0xa8>
 80020cc:	6822      	ldr	r2, [r4, #0]
 80020ce:	1b52      	subs	r2, r2, r5
 80020d0:	d420      	bmi.n	8002114 <_malloc_r+0xd0>
 80020d2:	2a0b      	cmp	r2, #11
 80020d4:	d917      	bls.n	8002106 <_malloc_r+0xc2>
 80020d6:	1961      	adds	r1, r4, r5
 80020d8:	42a3      	cmp	r3, r4
 80020da:	6025      	str	r5, [r4, #0]
 80020dc:	bf18      	it	ne
 80020de:	6059      	strne	r1, [r3, #4]
 80020e0:	6863      	ldr	r3, [r4, #4]
 80020e2:	bf08      	it	eq
 80020e4:	f8c8 1000 	streq.w	r1, [r8]
 80020e8:	5162      	str	r2, [r4, r5]
 80020ea:	604b      	str	r3, [r1, #4]
 80020ec:	4630      	mov	r0, r6
 80020ee:	f000 f82f 	bl	8002150 <__malloc_unlock>
 80020f2:	f104 000b 	add.w	r0, r4, #11
 80020f6:	1d23      	adds	r3, r4, #4
 80020f8:	f020 0007 	bic.w	r0, r0, #7
 80020fc:	1ac2      	subs	r2, r0, r3
 80020fe:	bf1c      	itt	ne
 8002100:	1a1b      	subne	r3, r3, r0
 8002102:	50a3      	strne	r3, [r4, r2]
 8002104:	e7af      	b.n	8002066 <_malloc_r+0x22>
 8002106:	6862      	ldr	r2, [r4, #4]
 8002108:	42a3      	cmp	r3, r4
 800210a:	bf0c      	ite	eq
 800210c:	f8c8 2000 	streq.w	r2, [r8]
 8002110:	605a      	strne	r2, [r3, #4]
 8002112:	e7eb      	b.n	80020ec <_malloc_r+0xa8>
 8002114:	4623      	mov	r3, r4
 8002116:	6864      	ldr	r4, [r4, #4]
 8002118:	e7ae      	b.n	8002078 <_malloc_r+0x34>
 800211a:	463c      	mov	r4, r7
 800211c:	687f      	ldr	r7, [r7, #4]
 800211e:	e7b6      	b.n	800208e <_malloc_r+0x4a>
 8002120:	461a      	mov	r2, r3
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	42a3      	cmp	r3, r4
 8002126:	d1fb      	bne.n	8002120 <_malloc_r+0xdc>
 8002128:	2300      	movs	r3, #0
 800212a:	6053      	str	r3, [r2, #4]
 800212c:	e7de      	b.n	80020ec <_malloc_r+0xa8>
 800212e:	230c      	movs	r3, #12
 8002130:	6033      	str	r3, [r6, #0]
 8002132:	4630      	mov	r0, r6
 8002134:	f000 f80c 	bl	8002150 <__malloc_unlock>
 8002138:	e794      	b.n	8002064 <_malloc_r+0x20>
 800213a:	6005      	str	r5, [r0, #0]
 800213c:	e7d6      	b.n	80020ec <_malloc_r+0xa8>
 800213e:	bf00      	nop
 8002140:	2000021c 	.word	0x2000021c

08002144 <__malloc_lock>:
 8002144:	4801      	ldr	r0, [pc, #4]	@ (800214c <__malloc_lock+0x8>)
 8002146:	f7ff bf0e 	b.w	8001f66 <__retarget_lock_acquire_recursive>
 800214a:	bf00      	nop
 800214c:	20000214 	.word	0x20000214

08002150 <__malloc_unlock>:
 8002150:	4801      	ldr	r0, [pc, #4]	@ (8002158 <__malloc_unlock+0x8>)
 8002152:	f7ff bf09 	b.w	8001f68 <__retarget_lock_release_recursive>
 8002156:	bf00      	nop
 8002158:	20000214 	.word	0x20000214

0800215c <__sflush_r>:
 800215c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002164:	0716      	lsls	r6, r2, #28
 8002166:	4605      	mov	r5, r0
 8002168:	460c      	mov	r4, r1
 800216a:	d454      	bmi.n	8002216 <__sflush_r+0xba>
 800216c:	684b      	ldr	r3, [r1, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	dc02      	bgt.n	8002178 <__sflush_r+0x1c>
 8002172:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002174:	2b00      	cmp	r3, #0
 8002176:	dd48      	ble.n	800220a <__sflush_r+0xae>
 8002178:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800217a:	2e00      	cmp	r6, #0
 800217c:	d045      	beq.n	800220a <__sflush_r+0xae>
 800217e:	2300      	movs	r3, #0
 8002180:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002184:	682f      	ldr	r7, [r5, #0]
 8002186:	6a21      	ldr	r1, [r4, #32]
 8002188:	602b      	str	r3, [r5, #0]
 800218a:	d030      	beq.n	80021ee <__sflush_r+0x92>
 800218c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800218e:	89a3      	ldrh	r3, [r4, #12]
 8002190:	0759      	lsls	r1, r3, #29
 8002192:	d505      	bpl.n	80021a0 <__sflush_r+0x44>
 8002194:	6863      	ldr	r3, [r4, #4]
 8002196:	1ad2      	subs	r2, r2, r3
 8002198:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800219a:	b10b      	cbz	r3, 80021a0 <__sflush_r+0x44>
 800219c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800219e:	1ad2      	subs	r2, r2, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021a4:	6a21      	ldr	r1, [r4, #32]
 80021a6:	4628      	mov	r0, r5
 80021a8:	47b0      	blx	r6
 80021aa:	1c43      	adds	r3, r0, #1
 80021ac:	89a3      	ldrh	r3, [r4, #12]
 80021ae:	d106      	bne.n	80021be <__sflush_r+0x62>
 80021b0:	6829      	ldr	r1, [r5, #0]
 80021b2:	291d      	cmp	r1, #29
 80021b4:	d82b      	bhi.n	800220e <__sflush_r+0xb2>
 80021b6:	4a2a      	ldr	r2, [pc, #168]	@ (8002260 <__sflush_r+0x104>)
 80021b8:	40ca      	lsrs	r2, r1
 80021ba:	07d6      	lsls	r6, r2, #31
 80021bc:	d527      	bpl.n	800220e <__sflush_r+0xb2>
 80021be:	2200      	movs	r2, #0
 80021c0:	6062      	str	r2, [r4, #4]
 80021c2:	04d9      	lsls	r1, r3, #19
 80021c4:	6922      	ldr	r2, [r4, #16]
 80021c6:	6022      	str	r2, [r4, #0]
 80021c8:	d504      	bpl.n	80021d4 <__sflush_r+0x78>
 80021ca:	1c42      	adds	r2, r0, #1
 80021cc:	d101      	bne.n	80021d2 <__sflush_r+0x76>
 80021ce:	682b      	ldr	r3, [r5, #0]
 80021d0:	b903      	cbnz	r3, 80021d4 <__sflush_r+0x78>
 80021d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80021d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80021d6:	602f      	str	r7, [r5, #0]
 80021d8:	b1b9      	cbz	r1, 800220a <__sflush_r+0xae>
 80021da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80021de:	4299      	cmp	r1, r3
 80021e0:	d002      	beq.n	80021e8 <__sflush_r+0x8c>
 80021e2:	4628      	mov	r0, r5
 80021e4:	f7ff fec2 	bl	8001f6c <_free_r>
 80021e8:	2300      	movs	r3, #0
 80021ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80021ec:	e00d      	b.n	800220a <__sflush_r+0xae>
 80021ee:	2301      	movs	r3, #1
 80021f0:	4628      	mov	r0, r5
 80021f2:	47b0      	blx	r6
 80021f4:	4602      	mov	r2, r0
 80021f6:	1c50      	adds	r0, r2, #1
 80021f8:	d1c9      	bne.n	800218e <__sflush_r+0x32>
 80021fa:	682b      	ldr	r3, [r5, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d0c6      	beq.n	800218e <__sflush_r+0x32>
 8002200:	2b1d      	cmp	r3, #29
 8002202:	d001      	beq.n	8002208 <__sflush_r+0xac>
 8002204:	2b16      	cmp	r3, #22
 8002206:	d11e      	bne.n	8002246 <__sflush_r+0xea>
 8002208:	602f      	str	r7, [r5, #0]
 800220a:	2000      	movs	r0, #0
 800220c:	e022      	b.n	8002254 <__sflush_r+0xf8>
 800220e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002212:	b21b      	sxth	r3, r3
 8002214:	e01b      	b.n	800224e <__sflush_r+0xf2>
 8002216:	690f      	ldr	r7, [r1, #16]
 8002218:	2f00      	cmp	r7, #0
 800221a:	d0f6      	beq.n	800220a <__sflush_r+0xae>
 800221c:	0793      	lsls	r3, r2, #30
 800221e:	680e      	ldr	r6, [r1, #0]
 8002220:	bf08      	it	eq
 8002222:	694b      	ldreq	r3, [r1, #20]
 8002224:	600f      	str	r7, [r1, #0]
 8002226:	bf18      	it	ne
 8002228:	2300      	movne	r3, #0
 800222a:	eba6 0807 	sub.w	r8, r6, r7
 800222e:	608b      	str	r3, [r1, #8]
 8002230:	f1b8 0f00 	cmp.w	r8, #0
 8002234:	dde9      	ble.n	800220a <__sflush_r+0xae>
 8002236:	6a21      	ldr	r1, [r4, #32]
 8002238:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800223a:	4643      	mov	r3, r8
 800223c:	463a      	mov	r2, r7
 800223e:	4628      	mov	r0, r5
 8002240:	47b0      	blx	r6
 8002242:	2800      	cmp	r0, #0
 8002244:	dc08      	bgt.n	8002258 <__sflush_r+0xfc>
 8002246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800224a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800224e:	81a3      	strh	r3, [r4, #12]
 8002250:	f04f 30ff 	mov.w	r0, #4294967295
 8002254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002258:	4407      	add	r7, r0
 800225a:	eba8 0800 	sub.w	r8, r8, r0
 800225e:	e7e7      	b.n	8002230 <__sflush_r+0xd4>
 8002260:	20400001 	.word	0x20400001

08002264 <_fflush_r>:
 8002264:	b538      	push	{r3, r4, r5, lr}
 8002266:	690b      	ldr	r3, [r1, #16]
 8002268:	4605      	mov	r5, r0
 800226a:	460c      	mov	r4, r1
 800226c:	b913      	cbnz	r3, 8002274 <_fflush_r+0x10>
 800226e:	2500      	movs	r5, #0
 8002270:	4628      	mov	r0, r5
 8002272:	bd38      	pop	{r3, r4, r5, pc}
 8002274:	b118      	cbz	r0, 800227e <_fflush_r+0x1a>
 8002276:	6a03      	ldr	r3, [r0, #32]
 8002278:	b90b      	cbnz	r3, 800227e <_fflush_r+0x1a>
 800227a:	f7ff fc8f 	bl	8001b9c <__sinit>
 800227e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d0f3      	beq.n	800226e <_fflush_r+0xa>
 8002286:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002288:	07d0      	lsls	r0, r2, #31
 800228a:	d404      	bmi.n	8002296 <_fflush_r+0x32>
 800228c:	0599      	lsls	r1, r3, #22
 800228e:	d402      	bmi.n	8002296 <_fflush_r+0x32>
 8002290:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002292:	f7ff fe68 	bl	8001f66 <__retarget_lock_acquire_recursive>
 8002296:	4628      	mov	r0, r5
 8002298:	4621      	mov	r1, r4
 800229a:	f7ff ff5f 	bl	800215c <__sflush_r>
 800229e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022a0:	07da      	lsls	r2, r3, #31
 80022a2:	4605      	mov	r5, r0
 80022a4:	d4e4      	bmi.n	8002270 <_fflush_r+0xc>
 80022a6:	89a3      	ldrh	r3, [r4, #12]
 80022a8:	059b      	lsls	r3, r3, #22
 80022aa:	d4e1      	bmi.n	8002270 <_fflush_r+0xc>
 80022ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022ae:	f7ff fe5b 	bl	8001f68 <__retarget_lock_release_recursive>
 80022b2:	e7dd      	b.n	8002270 <_fflush_r+0xc>

080022b4 <__swhatbuf_r>:
 80022b4:	b570      	push	{r4, r5, r6, lr}
 80022b6:	460c      	mov	r4, r1
 80022b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022bc:	2900      	cmp	r1, #0
 80022be:	b096      	sub	sp, #88	@ 0x58
 80022c0:	4615      	mov	r5, r2
 80022c2:	461e      	mov	r6, r3
 80022c4:	da0d      	bge.n	80022e2 <__swhatbuf_r+0x2e>
 80022c6:	89a3      	ldrh	r3, [r4, #12]
 80022c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80022cc:	f04f 0100 	mov.w	r1, #0
 80022d0:	bf14      	ite	ne
 80022d2:	2340      	movne	r3, #64	@ 0x40
 80022d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80022d8:	2000      	movs	r0, #0
 80022da:	6031      	str	r1, [r6, #0]
 80022dc:	602b      	str	r3, [r5, #0]
 80022de:	b016      	add	sp, #88	@ 0x58
 80022e0:	bd70      	pop	{r4, r5, r6, pc}
 80022e2:	466a      	mov	r2, sp
 80022e4:	f000 f848 	bl	8002378 <_fstat_r>
 80022e8:	2800      	cmp	r0, #0
 80022ea:	dbec      	blt.n	80022c6 <__swhatbuf_r+0x12>
 80022ec:	9901      	ldr	r1, [sp, #4]
 80022ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80022f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80022f6:	4259      	negs	r1, r3
 80022f8:	4159      	adcs	r1, r3
 80022fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022fe:	e7eb      	b.n	80022d8 <__swhatbuf_r+0x24>

08002300 <__smakebuf_r>:
 8002300:	898b      	ldrh	r3, [r1, #12]
 8002302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002304:	079d      	lsls	r5, r3, #30
 8002306:	4606      	mov	r6, r0
 8002308:	460c      	mov	r4, r1
 800230a:	d507      	bpl.n	800231c <__smakebuf_r+0x1c>
 800230c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002310:	6023      	str	r3, [r4, #0]
 8002312:	6123      	str	r3, [r4, #16]
 8002314:	2301      	movs	r3, #1
 8002316:	6163      	str	r3, [r4, #20]
 8002318:	b003      	add	sp, #12
 800231a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800231c:	ab01      	add	r3, sp, #4
 800231e:	466a      	mov	r2, sp
 8002320:	f7ff ffc8 	bl	80022b4 <__swhatbuf_r>
 8002324:	9f00      	ldr	r7, [sp, #0]
 8002326:	4605      	mov	r5, r0
 8002328:	4639      	mov	r1, r7
 800232a:	4630      	mov	r0, r6
 800232c:	f7ff fe8a 	bl	8002044 <_malloc_r>
 8002330:	b948      	cbnz	r0, 8002346 <__smakebuf_r+0x46>
 8002332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002336:	059a      	lsls	r2, r3, #22
 8002338:	d4ee      	bmi.n	8002318 <__smakebuf_r+0x18>
 800233a:	f023 0303 	bic.w	r3, r3, #3
 800233e:	f043 0302 	orr.w	r3, r3, #2
 8002342:	81a3      	strh	r3, [r4, #12]
 8002344:	e7e2      	b.n	800230c <__smakebuf_r+0xc>
 8002346:	89a3      	ldrh	r3, [r4, #12]
 8002348:	6020      	str	r0, [r4, #0]
 800234a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800234e:	81a3      	strh	r3, [r4, #12]
 8002350:	9b01      	ldr	r3, [sp, #4]
 8002352:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002356:	b15b      	cbz	r3, 8002370 <__smakebuf_r+0x70>
 8002358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800235c:	4630      	mov	r0, r6
 800235e:	f000 f81d 	bl	800239c <_isatty_r>
 8002362:	b128      	cbz	r0, 8002370 <__smakebuf_r+0x70>
 8002364:	89a3      	ldrh	r3, [r4, #12]
 8002366:	f023 0303 	bic.w	r3, r3, #3
 800236a:	f043 0301 	orr.w	r3, r3, #1
 800236e:	81a3      	strh	r3, [r4, #12]
 8002370:	89a3      	ldrh	r3, [r4, #12]
 8002372:	431d      	orrs	r5, r3
 8002374:	81a5      	strh	r5, [r4, #12]
 8002376:	e7cf      	b.n	8002318 <__smakebuf_r+0x18>

08002378 <_fstat_r>:
 8002378:	b538      	push	{r3, r4, r5, lr}
 800237a:	4d07      	ldr	r5, [pc, #28]	@ (8002398 <_fstat_r+0x20>)
 800237c:	2300      	movs	r3, #0
 800237e:	4604      	mov	r4, r0
 8002380:	4608      	mov	r0, r1
 8002382:	4611      	mov	r1, r2
 8002384:	602b      	str	r3, [r5, #0]
 8002386:	f7fe facf 	bl	8000928 <_fstat>
 800238a:	1c43      	adds	r3, r0, #1
 800238c:	d102      	bne.n	8002394 <_fstat_r+0x1c>
 800238e:	682b      	ldr	r3, [r5, #0]
 8002390:	b103      	cbz	r3, 8002394 <_fstat_r+0x1c>
 8002392:	6023      	str	r3, [r4, #0]
 8002394:	bd38      	pop	{r3, r4, r5, pc}
 8002396:	bf00      	nop
 8002398:	20000210 	.word	0x20000210

0800239c <_isatty_r>:
 800239c:	b538      	push	{r3, r4, r5, lr}
 800239e:	4d06      	ldr	r5, [pc, #24]	@ (80023b8 <_isatty_r+0x1c>)
 80023a0:	2300      	movs	r3, #0
 80023a2:	4604      	mov	r4, r0
 80023a4:	4608      	mov	r0, r1
 80023a6:	602b      	str	r3, [r5, #0]
 80023a8:	f7fe face 	bl	8000948 <_isatty>
 80023ac:	1c43      	adds	r3, r0, #1
 80023ae:	d102      	bne.n	80023b6 <_isatty_r+0x1a>
 80023b0:	682b      	ldr	r3, [r5, #0]
 80023b2:	b103      	cbz	r3, 80023b6 <_isatty_r+0x1a>
 80023b4:	6023      	str	r3, [r4, #0]
 80023b6:	bd38      	pop	{r3, r4, r5, pc}
 80023b8:	20000210 	.word	0x20000210

080023bc <_sbrk_r>:
 80023bc:	b538      	push	{r3, r4, r5, lr}
 80023be:	4d06      	ldr	r5, [pc, #24]	@ (80023d8 <_sbrk_r+0x1c>)
 80023c0:	2300      	movs	r3, #0
 80023c2:	4604      	mov	r4, r0
 80023c4:	4608      	mov	r0, r1
 80023c6:	602b      	str	r3, [r5, #0]
 80023c8:	f7fe fad6 	bl	8000978 <_sbrk>
 80023cc:	1c43      	adds	r3, r0, #1
 80023ce:	d102      	bne.n	80023d6 <_sbrk_r+0x1a>
 80023d0:	682b      	ldr	r3, [r5, #0]
 80023d2:	b103      	cbz	r3, 80023d6 <_sbrk_r+0x1a>
 80023d4:	6023      	str	r3, [r4, #0]
 80023d6:	bd38      	pop	{r3, r4, r5, pc}
 80023d8:	20000210 	.word	0x20000210

080023dc <_init>:
 80023dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023de:	bf00      	nop
 80023e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023e2:	bc08      	pop	{r3}
 80023e4:	469e      	mov	lr, r3
 80023e6:	4770      	bx	lr

080023e8 <_fini>:
 80023e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ea:	bf00      	nop
 80023ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023ee:	bc08      	pop	{r3}
 80023f0:	469e      	mov	lr, r3
 80023f2:	4770      	bx	lr
