Running: D:\Apps\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/top_mod_isim_beh.exe -prj F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/top_mod_beh.prj work.top_mod 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/Cla_Logic.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/Cla.vhd" into library work
Parsing VHDL file "F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/Top_Module.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture logic of entity cla_block [cla_block_default]
Compiling architecture cla of entity cla_adder [cla_adder_default]
Compiling architecture logic of entity top_mod
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable F:/Training/Synthesis/Adders/Carry Look Ahead Adder/Cla_with_cascading/top_mod_isim_beh.exe
Fuse Memory Usage: 29380 KB
Fuse CPU Usage: 421 ms
