<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Shriya Shukla</title>
  <link rel="stylesheet" href="style.css" />
  <link href="https://fonts.googleapis.com/css2?family=Sora:wght@400;600;700&display=swap" rel="stylesheet">
</head>
<body>
  <header>
    <nav class="navbar">
      <ul class="nav-links">
        <li><a href="#home" class="active">Home</a></li>
        <li><a href="#resume">Resume</a></li>
        <li><a href="#projects">Projects</a></li>
        <li><a href="#exp_edu">Experiences & Education</a></li>
        <li><a href="#contact">Contact</a></li>
      </ul>
    </nav>
  </header>

  <main class="hero" id="home">
    <div class="hero-content">
      <div class="text-content">
        <h1 class="name">Hello, I am Shriya Shukla</h1>
        <p class="intro">Master’s Student in IC & VLSI | Verification Engineer | Computer Architecture | VSLI</p>
        <p class="about-para">I'm a Master's student at the University of Michigan, specializing in IC and VLSI design with a focus on computer architecture and hardware verification. With experience in performance verification and a strong foundation in RTL and system-level design, I work on building and validating complex digital systems. My interests include processor microarchitecture, UVM-based verification, and hardware acceleration for compute-intensive applications.</p>
      </div>
      <div class="image-content">
        <img src="Shriya.jpg" alt="Shriya Shukla">
      </div>
    </div>
  </main>

  <section id="resume" class="resume-section">
    <div class="resume-header">
      <h2>Resume</h2>
      <a href="https://shshriya.github.io/shriyashukla/Shriya_Shukla_Resume_UMich.pdf" class="download-btn" target="_blank" rel="noopener">Download Resume</a>
    </div>
    <div class="resume-content">
      <section class="resume-block">
        <h3>Education</h3>
        <ul>
          <li>
            <div class="edu-entry">
              <strong>University of Michigan, Ann Arbor</strong><br>
              <span class="degree">Master's of Science in Electrical Engineering and Computer Science (IC & VLSI Track)</span><br>
              <span class="resume-date">Aug 2024 – Dec 2025</span><br>
              <em><strong>Relevant Coursework:</strong></em> Computer Architecture, VLSI for ML, Parallel Computer Architecture, Microarchitecture, VLSI Design (Fall’25), Advanced Operating Systems (Fall’25)
            </div>
          </li>
          <li>
            <div class="edu-entry">
              <strong>Vellore Institute of Technology, Chennai</strong><br>
              <span class="degree">Bachelor's of Technology in Electronics and Communication Engineering</span><br>
              <span class="resume-date">Jul 2016 – Jun 2020</span><br>
              <em><strong>Relevant Coursework:</strong></em> Semiconductor Devices and Circuits, Digital Logic Design, Applied Linear Algebra, Digital Signal Processing, VLSI System Design, Computer Organization and Architecture
            </div>
          </li>
        </ul>
      </section>
      <section class="resume-block">
        <h3>Professional Experience</h3>
        <ul>
          <li>
            <div class="exp-entry">
              <strong>Rivian Automotive, Palo Alto</strong><br>
              <span class="resume-position">Design Verification Intern</span><br>
              <span class="resume-date">May 2025 – Aug 2025</span>
              <ul class="resume-bullets">
                <li>Contributing to UVM-based design verification under the Electrical Hardware team.</li>
              </ul>
            </div>
          </li>
          <li>
            <div class="exp-entry">
              <strong>Qualcomm, Bangalore</strong><br>
              <span class="resume-position">Senior Performance Verification Engineer</span><br>
              <span class="resume-date">Jun 2020 – Aug 2024</span>
              <ul class="resume-bullets">
                <li>Verified performance for 10+ DSP cores using RTL simulation and emulation, addressing critical design issues early in the development process.</li>
                <li>Developed micro-benchmarks in C++ and Assembly to identify and resolve performance bottlenecks in RTL simulation and emulation.</li>
                <li>Debugged RTL setups and automation scripts, reducing workflow interruptions by over 30%.</li>
                <li>Designed and documented performance experiments in a pre-silicon environment, providing design feedback for next-generation cores.</li>
                <li>Diagnosed and resolved correlation issues between RTL-ISS and emulation-silicon platforms, reducing correlation error to under 5%.</li>
                <li>Built end-to-end workflows with Python scripts to monitor power and performance across simulation platforms.</li>
              </ul>
            </div>
          </li>
          <li>
            <div class="exp-entry">
              <strong>Qualcomm, Bangalore</strong><br>
              <span class="resume-position">Interim Engineering Intern</span><br>
              <span class="resume-date">Jan 2020 – Jun 2020</span>
              <ul class="resume-bullets">
                <li>Automated DSP core snapshot generation using Python, reducing processing time and speeding up test creation.</li>
                <li>Solved RTL-ISS snapshot mismatches by identifying root causes and ensuring output consistency.</li>
              </ul>
            </div>
          </li>
        </ul>
      </section>
      <section class="resume-block">
        <h3>Projects</h3>
        <ul>
          <li>
            <strong>2-Way Superscalar Out-of-Order R10K RISC-V Processor</strong> <span class="resume-date">Fall 2024</span>
            <ul class="resume-bullets">
              <li>Engineered a 2-way superscalar R10K RISC-V processor with write-back DCache, dual-ported ICache, store queue, and PAg branch predictor using SystemVerilog and Verilog (CPI: 3.96).</li>
              <li>Tested modules with Synopsys VCS and debugged signals in Verdi.</li>
            </ul>
          </li>
          <li>
            <strong>Adaptive Resource Allocation in Hybrid CPU-GPU Systems for Optimizing TSP</strong> <span class="resume-date">Winter 2025</span>
            <ul class="resume-bullets">
              <li>Developed a dynamic scheduler to split metaheuristic TSP solvers across CPU and GPU using CUDA and C++.</li>
              <li>Profiled execution with Nsight and VTune, achieving 30× speedup and 9× error reduction via dynamic workload reallocation.</li>
            </ul>
          </li>
          <li>
            <strong>Hardware Accelerator for Sequence-to-Graph Alignment</strong> <span class="resume-date">Winter 2025</span>
            <ul class="resume-bullets">
              <li>Designed a systolic-array accelerator for Smith-Waterman alignment over genome graphs using SystemVerilog.</li>
              <li>Implemented and verified control and memory modules, achieving 30× speedup on short reads.</li>
            </ul>
          </li>
        </ul>
      </section>
      <section class="resume-block">
        <h3>Skills</h3>
        <ul class="skills-list">
          <li>C/C++</li>
          <li>Verilog/SystemVerilog</li>
          <li>MATLAB</li>
          <li>Assembly</li>
          <li>Python</li>
          <li>Bash</li>
          <li>UVM</li>
          <li>Synopsys VCS</li>
          <li>Verdi</li>
          <li>Emulation</li>
          <li>Performance Monitoring Tools</li>
          <li>Intel VTune</li>
          <li>NVIDIA Nsight</li>
          <li>Synopsys Design Compiler</li>
          <li>Git</li>
          <li>Makefile</li>
        </ul>
      </section>
    </div>
  </section>
  <section id="projects" class="projects-section">
    <div class="projects-header">
      <h2>Projects</h2>
    </div>
    <div class="projects-content">
      <section class="project-block">
        <h3>2-Way Superscalar Out-of-Order R10K RISC-V Processor <span class="resume-date">Fall 2024</span></h3>
        <ul class="project-bullets">
          <li>Engineered a 2-way superscalar R10K RISC-V processor with write-back DCache, dual-ported ICache, store queue, and PAg branch predictor using SystemVerilog and Verilog (CPI: 3.96).</li>
          <li>Tested modules with Synopsys VCS and debugged signals in Verdi.</li>
        </ul>
      </section>
      <section class="project-block">
        <h3>Adaptive Resource Allocation in Hybrid CPU-GPU Systems for Optimizing TSP <span class="resume-date">Winter 2025</span></h3>
        <ul class="project-bullets">
          <li>Developed a dynamic scheduler to split metaheuristic TSP solvers across CPU and GPU using CUDA and C++.</li>
          <li>Profiled execution with Nsight and VTune, achieving 30× speedup and 9× error reduction via dynamic workload reallocation.</li>
        </ul>
      </section>
      <section class="project-block">
        <h3>Hardware Accelerator for Sequence-to-Graph Alignment <span class="resume-date">Winter 2025</span></h3>
        <ul class="project-bullets">
          <li>Designed a systolic-array accelerator for Smith-Waterman alignment over genome graphs using SystemVerilog.</li>
          <li>Implemented and verified control and memory modules, achieving 30× speedup on short reads.</li>
        </ul>
      </section>
      <section class="project-block">
        <h3>CNN Accelerator with Sparse Winograd Algorithm <span class="resume-date">Winter 2025 – EECS 598 Project</span></h3>
        <ul class="project-bullets">
          <li>Designed a Verilog-based accelerator using Winograd convolution with sparsity handling (MBM encoding, FIFO buffering).</li>
          <li>Implemented and analyzed key modules like BWT, SPU, and ReLU; contributed area and power analysis.</li>
        </ul>
      </section>
      <section class="project-block">
        <h3>Directory-Based MSI/MOESI Cache Coherence Protocol in Murphi <span class="resume-date">Winter 2025 – EECS 570 Programming Assignment</span></h3>
        <ul class="project-bullets">
          <li>Implemented an advanced directory-based MSI protocol in Murphi with transient states like H_RS, H_SM and processor states like P_SM and P_MSI.</li>
          <li>Extended the design into MOESI by adding stable states (Exclusive, Owned), transient states (e.g., H_EA, H_XD), and new message types (EData, FwdAck, AckCnt) to model realistic behaviors.</li>
          <li>Used debugging techniques including Murphi invariants, asserts, and trace analysis to identify and resolve deadlocks and correctness issues.</li>
        </ul>
      </section>
      <!-- Add more projects as needed -->
    </div>
  </section>
  <section id="exp_edu" class="exp-edu-section">
    <div class="exp-edu-header">
      <h2>Experiences &amp; Education</h2>
    </div>
    <div class="timeline">
      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <h3>Master’s in EECS, University of Michigan</h3>
          <span class="resume-date">Aug 2024 – Dec 2025</span>
          <p>Integrated Circuits & VLSI Track</p>
        </div>
      </div>
      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <h3>Design Verification Intern, Rivian Automotive</h3>
          <span class="resume-date">May 2025 – Aug 2025</span>
          <p>UVM-based design verification, Electrical Hardware team</p>
        </div>
      </div>
      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <h3>Senior Performance Verification Engineer, Qualcomm</h3>
          <span class="resume-date">Jun 2020 – Aug 2024</span>
          <p>Performance verification for DSP cores, RTL simulation/emulation, automation, and workflow optimization</p>
        </div>
      </div>
      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <h3>Interim Engineering Intern, Qualcomm</h3>
          <span class="resume-date">Jan 2020 – Jun 2020</span>
          <p>Automated DSP core snapshot generation, debugged RTL-ISS mismatches</p>
        </div>
      </div>
      <div class="timeline-item">
        <div class="timeline-dot"></div>
        <div class="timeline-content">
          <h3>B.Tech, VIT Chennai</h3>
          <span class="resume-date">Jul 2016 – Jun 2020</span>
          <p>Electronics and Communication Engineering</p>
        </div>
      </div>
    </div>
  </section>
  <section id="contact" class="contact-section">
    <div class="contact-header">
      <h2>Contact</h2>
    </div>
    <div class="contact-content">
      <div class="contact-links">
        <a href="https://www.linkedin.com/in/shriyashukla1810/" class="contact-link" target="_blank" rel="noopener">
          <img src="https://cdn.jsdelivr.net/gh/simple-icons/simple-icons/icons/linkedin.svg" alt="LinkedIn" class="contact-icon">
          LinkedIn Profile
        </a>
        <a href="mailto:shshriya@umich.edu" class="contact-link">
          <img src="https://cdn.jsdelivr.net/gh/simple-icons/simple-icons/icons/maildotru.svg" alt="Email" class="contact-icon">
          shshriya@umich.edu
        </a>
      </div>
      <form class="contact-form" action="https://formsubmit.co/shshriya@umich.edu" method="POST">
        <label for="user-email">Your Email</label>
        <input type="email" id="user-email" name="email" required placeholder="your@email.com">
        <label for="user-message">Message</label>
        <textarea id="user-message" name="message" rows="5" required placeholder="Type your message here..."></textarea>
        <button type="submit" class="send-btn">Send Message</button>
      </form>
    </div>
  </section>
  <script>
document.addEventListener("DOMContentLoaded", function () {
  const sections = document.querySelectorAll("main.hero, section.resume-section, section.projects-section, section.exp-edu-section, section.contact-section");
  const navLinks = document.querySelectorAll(".nav-links a");

  function onScroll() {
    let scrollPos = window.scrollY + 120; // Offset for fixed navbar
    let currentSection = "home";
    sections.forEach(section => {
      if (section.offsetTop <= scrollPos) {
        currentSection = section.id || "home";
      }
    });
    navLinks.forEach(link => {
      link.classList.toggle(
        "active",
        link.getAttribute("href") === "#" + currentSection
      );
    });
  }

  window.addEventListener("scroll", onScroll, { passive: true });
  onScroll(); // Set on load
});
</script>
</body>
</html>
