

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Mon Nov 21 10:07:39 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        mandel1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   77|  7501|   78|  7502|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |   29|  7452|        29|          -|          -| 1 ~ 256 |    no    |
        +----------+-----+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 77
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / (!tmp_6)
	77  / (tmp_6)
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	49  / (!tmp_6 & !tmp_18)
* FSM state operations: 

 <State 1>: 7.28ns
ST_1: cy_read (7)  [1/1] 1.00ns
:4  %cy_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cy) nounwind

ST_1: cx_read (8)  [1/1] 1.00ns
:5  %cx_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %cx) nounwind

ST_1: tmp (12)  [6/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_1: tmp_3 (16)  [6/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 2>: 6.28ns
ST_2: tmp (12)  [5/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_2: tmp_3 (16)  [5/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 3>: 6.28ns
ST_3: tmp (12)  [4/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_3: tmp_3 (16)  [4/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 4>: 6.28ns
ST_4: tmp (12)  [3/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_4: tmp_3 (16)  [3/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 5>: 6.28ns
ST_5: tmp (12)  [2/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_5: tmp_3 (16)  [2/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 6>: 6.28ns
ST_6: tmp (12)  [1/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:9  %tmp = sitofp i32 %cx_read to double

ST_6: tmp_3 (16)  [1/6] 6.28ns  loc: mandel1/solution1/top.cpp:11
:13  %tmp_3 = sitofp i32 %cy_read to double


 <State 7>: 8.62ns
ST_7: tmp_1 (13)  [31/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_7: tmp_4 (17)  [31/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 8>: 8.62ns
ST_8: tmp_1 (13)  [30/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_8: tmp_4 (17)  [30/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 9>: 8.62ns
ST_9: tmp_1 (13)  [29/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_9: tmp_4 (17)  [29/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 10>: 8.62ns
ST_10: tmp_1 (13)  [28/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_10: tmp_4 (17)  [28/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 11>: 8.62ns
ST_11: tmp_1 (13)  [27/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_11: tmp_4 (17)  [27/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 12>: 8.62ns
ST_12: tmp_1 (13)  [26/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_12: tmp_4 (17)  [26/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 13>: 8.62ns
ST_13: tmp_1 (13)  [25/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_13: tmp_4 (17)  [25/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 14>: 8.62ns
ST_14: tmp_1 (13)  [24/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_14: tmp_4 (17)  [24/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 15>: 8.62ns
ST_15: tmp_1 (13)  [23/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_15: tmp_4 (17)  [23/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 16>: 8.62ns
ST_16: tmp_1 (13)  [22/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_16: tmp_4 (17)  [22/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 17>: 8.62ns
ST_17: tmp_1 (13)  [21/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_17: tmp_4 (17)  [21/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 18>: 8.62ns
ST_18: tmp_1 (13)  [20/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_18: tmp_4 (17)  [20/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 19>: 8.62ns
ST_19: tmp_1 (13)  [19/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_19: tmp_4 (17)  [19/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 20>: 8.62ns
ST_20: tmp_1 (13)  [18/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_20: tmp_4 (17)  [18/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 21>: 8.62ns
ST_21: tmp_1 (13)  [17/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_21: tmp_4 (17)  [17/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 22>: 8.62ns
ST_22: tmp_1 (13)  [16/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_22: tmp_4 (17)  [16/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 23>: 8.62ns
ST_23: tmp_1 (13)  [15/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_23: tmp_4 (17)  [15/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 24>: 8.62ns
ST_24: tmp_1 (13)  [14/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_24: tmp_4 (17)  [14/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 25>: 8.62ns
ST_25: tmp_1 (13)  [13/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_25: tmp_4 (17)  [13/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 26>: 8.62ns
ST_26: tmp_1 (13)  [12/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_26: tmp_4 (17)  [12/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 27>: 8.62ns
ST_27: tmp_1 (13)  [11/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_27: tmp_4 (17)  [11/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 28>: 8.62ns
ST_28: tmp_1 (13)  [10/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_28: tmp_4 (17)  [10/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 29>: 8.62ns
ST_29: tmp_1 (13)  [9/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_29: tmp_4 (17)  [9/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 30>: 8.62ns
ST_30: tmp_1 (13)  [8/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_30: tmp_4 (17)  [8/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 31>: 8.62ns
ST_31: tmp_1 (13)  [7/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_31: tmp_4 (17)  [7/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 32>: 8.62ns
ST_32: tmp_1 (13)  [6/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_32: tmp_4 (17)  [6/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 33>: 8.62ns
ST_33: tmp_1 (13)  [5/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_33: tmp_4 (17)  [5/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 34>: 8.62ns
ST_34: tmp_1 (13)  [4/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_34: tmp_4 (17)  [4/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 35>: 8.62ns
ST_35: tmp_1 (13)  [3/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_35: tmp_4 (17)  [3/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 36>: 8.62ns
ST_36: tmp_1 (13)  [2/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_36: tmp_4 (17)  [2/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 37>: 8.62ns
ST_37: tmp_1 (13)  [1/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:10  %tmp_1 = fdiv double %tmp, 6.400000e+02

ST_37: tmp_4 (17)  [1/31] 8.62ns  loc: mandel1/solution1/top.cpp:11
:14  %tmp_4 = fdiv double %tmp_3, 4.800000e+02


 <State 38>: 7.79ns
ST_38: tmp_2 (14)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_38: tmp_5 (18)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 39>: 7.79ns
ST_39: tmp_2 (14)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_39: tmp_5 (18)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 40>: 7.79ns
ST_40: tmp_2 (14)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_40: tmp_5 (18)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 41>: 7.79ns
ST_41: tmp_2 (14)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_41: tmp_5 (18)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 42>: 7.79ns
ST_42: tmp_2 (14)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_42: tmp_5 (18)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 43>: 7.79ns
ST_43: tmp_2 (14)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:11  %tmp_2 = fmul double %tmp_1, 3.000000e+00

ST_43: tmp_5 (18)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:11
:15  %tmp_5 = fmul double %tmp_4, -2.000000e+00


 <State 44>: 9.40ns
ST_44: dcx (15)  [5/5] 9.40ns  loc: mandel1/solution1/top.cpp:11
:12  %dcx = fadd double %tmp_2, -2.000000e+00

ST_44: dcy (19)  [5/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:16  %dcy = fadd double %tmp_5, 1.000000e+00


 <State 45>: 8.23ns
ST_45: dcx (15)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:12  %dcx = fadd double %tmp_2, -2.000000e+00

ST_45: dcy (19)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:16  %dcy = fadd double %tmp_5, 1.000000e+00


 <State 46>: 8.23ns
ST_46: dcx (15)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:12  %dcx = fadd double %tmp_2, -2.000000e+00

ST_46: dcy (19)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:16  %dcy = fadd double %tmp_5, 1.000000e+00


 <State 47>: 8.23ns
ST_47: dcx (15)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:12  %dcx = fadd double %tmp_2, -2.000000e+00

ST_47: dcy (19)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:16  %dcy = fadd double %tmp_5, 1.000000e+00


 <State 48>: 8.23ns
ST_48: StgValue_174 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cx) nounwind, !map !7

ST_48: StgValue_175 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cy) nounwind, !map !13

ST_48: StgValue_176 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

ST_48: StgValue_177 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mandelbrot_str) nounwind

ST_48: StgValue_178 (9)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:2
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %cy, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_179 (10)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:3
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %cx, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: StgValue_180 (11)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:4
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_48: dcx (15)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:12  %dcx = fadd double %tmp_2, -2.000000e+00

ST_48: dcy (19)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:11
:16  %dcy = fadd double %tmp_5, 1.000000e+00

ST_48: StgValue_183 (20)  [1/1] 1.57ns  loc: mandel1/solution1/top.cpp:14
:17  br label %1


 <State 49>: 7.79ns
ST_49: t (22)  [1/1] 0.00ns
:0  %t = phi double [ 0.000000e+00, %0 ], [ %x, %2 ]

ST_49: y (23)  [1/1] 0.00ns
:1  %y = phi double [ 0.000000e+00, %0 ], [ %y_1, %2 ]

ST_49: i (24)  [1/1] 0.00ns
:2  %i = phi i9 [ 0, %0 ], [ %i_1, %2 ]

ST_49: tmp_6 (25)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:14
:3  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %i, i32 8)

ST_49: empty (26)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind

ST_49: i_1 (27)  [1/1] 1.84ns  loc: mandel1/solution1/top.cpp:14
:5  %i_1 = add i9 %i, 1

ST_49: StgValue_190 (28)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:14
:6  br i1 %tmp_6, label %.loopexit, label %2

ST_49: tmp_7 (30)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_49: tmp_8 (31)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_49: tmp_s (34)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 50>: 7.79ns
ST_50: tmp_7 (30)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_50: tmp_8 (31)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_50: tmp_s (34)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 51>: 7.79ns
ST_51: tmp_7 (30)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_51: tmp_8 (31)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_51: tmp_s (34)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 52>: 7.79ns
ST_52: tmp_7 (30)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_52: tmp_8 (31)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_52: tmp_s (34)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 53>: 7.79ns
ST_53: tmp_7 (30)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_53: tmp_8 (31)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_53: tmp_s (34)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 54>: 7.79ns
ST_54: tmp_7 (30)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:0  %tmp_7 = fmul double %t, %t

ST_54: tmp_8 (31)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:16
:1  %tmp_8 = fmul double %y, %y

ST_54: tmp_s (34)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:4  %tmp_s = fmul double %t, 2.000000e+00


 <State 55>: 9.40ns
ST_55: tmp_9 (32)  [5/5] 9.40ns  loc: mandel1/solution1/top.cpp:16
:2  %tmp_9 = fsub double %tmp_7, %tmp_8

ST_55: tmp_10 (35)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 56>: 8.23ns
ST_56: tmp_9 (32)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:2  %tmp_9 = fsub double %tmp_7, %tmp_8

ST_56: tmp_10 (35)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 57>: 8.23ns
ST_57: tmp_9 (32)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:2  %tmp_9 = fsub double %tmp_7, %tmp_8

ST_57: tmp_10 (35)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 58>: 8.23ns
ST_58: tmp_9 (32)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:2  %tmp_9 = fsub double %tmp_7, %tmp_8

ST_58: tmp_10 (35)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 59>: 8.23ns
ST_59: tmp_9 (32)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:2  %tmp_9 = fsub double %tmp_7, %tmp_8

ST_59: tmp_10 (35)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 60>: 9.40ns
ST_60: x (33)  [5/5] 9.40ns  loc: mandel1/solution1/top.cpp:16
:3  %x = fadd double %tmp_9, %dcx

ST_60: tmp_10 (35)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:17
:5  %tmp_10 = fmul double %tmp_s, %y


 <State 61>: 9.40ns
ST_61: x (33)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:3  %x = fadd double %tmp_9, %dcx

ST_61: y_1 (36)  [5/5] 9.40ns  loc: mandel1/solution1/top.cpp:17
:6  %y_1 = fadd double %tmp_10, %dcy


 <State 62>: 8.23ns
ST_62: x (33)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:3  %x = fadd double %tmp_9, %dcx

ST_62: y_1 (36)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:17
:6  %y_1 = fadd double %tmp_10, %dcy


 <State 63>: 8.23ns
ST_63: x (33)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:3  %x = fadd double %tmp_9, %dcx

ST_63: y_1 (36)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:17
:6  %y_1 = fadd double %tmp_10, %dcy


 <State 64>: 8.23ns
ST_64: x (33)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:16
:3  %x = fadd double %tmp_9, %dcx

ST_64: y_1 (36)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:17
:6  %y_1 = fadd double %tmp_10, %dcy


 <State 65>: 8.23ns
ST_65: y_1 (36)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:17
:6  %y_1 = fadd double %tmp_10, %dcy


 <State 66>: 7.79ns
ST_66: tmp_11 (37)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_66: tmp_12 (38)  [6/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 67>: 7.79ns
ST_67: tmp_11 (37)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_67: tmp_12 (38)  [5/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 68>: 7.79ns
ST_68: tmp_11 (37)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_68: tmp_12 (38)  [4/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 69>: 7.79ns
ST_69: tmp_11 (37)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_69: tmp_12 (38)  [3/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 70>: 7.79ns
ST_70: tmp_11 (37)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_70: tmp_12 (38)  [2/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 71>: 7.79ns
ST_71: tmp_11 (37)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:7  %tmp_11 = fmul double %x, %x

ST_71: tmp_12 (38)  [1/6] 7.79ns  loc: mandel1/solution1/top.cpp:18
:8  %tmp_12 = fmul double %y_1, %y_1


 <State 72>: 9.40ns
ST_72: tmp_13 (39)  [5/5] 9.40ns  loc: mandel1/solution1/top.cpp:18
:9  %tmp_13 = fadd double %tmp_11, %tmp_12


 <State 73>: 8.23ns
ST_73: tmp_13 (39)  [4/5] 8.23ns  loc: mandel1/solution1/top.cpp:18
:9  %tmp_13 = fadd double %tmp_11, %tmp_12


 <State 74>: 8.23ns
ST_74: tmp_13 (39)  [3/5] 8.23ns  loc: mandel1/solution1/top.cpp:18
:9  %tmp_13 = fadd double %tmp_11, %tmp_12


 <State 75>: 8.23ns
ST_75: tmp_13 (39)  [2/5] 8.23ns  loc: mandel1/solution1/top.cpp:18
:9  %tmp_13 = fadd double %tmp_11, %tmp_12


 <State 76>: 8.23ns
ST_76: tmp_13 (39)  [1/5] 8.23ns  loc: mandel1/solution1/top.cpp:18
:9  %tmp_13 = fadd double %tmp_11, %tmp_12


 <State 77>: 8.20ns
ST_77: tmp_13_to_int (40)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:18
:10  %tmp_13_to_int = bitcast double %tmp_13 to i64

ST_77: tmp_14 (41)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:18
:11  %tmp_14 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_13_to_int, i32 52, i32 62)

ST_77: tmp_15 (42)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:18
:12  %tmp_15 = trunc i64 %tmp_13_to_int to i52

ST_77: notlhs (43)  [1/1] 2.11ns  loc: mandel1/solution1/top.cpp:18
:13  %notlhs = icmp ne i11 %tmp_14, -1

ST_77: notrhs (44)  [1/1] 2.64ns  loc: mandel1/solution1/top.cpp:18
:14  %notrhs = icmp eq i52 %tmp_15, 0

ST_77: tmp_16 (45)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:18 (grouped into LUT with out node tmp_18)
:15  %tmp_16 = or i1 %notrhs, %notlhs

ST_77: tmp_17 (46)  [1/1] 6.82ns  loc: mandel1/solution1/top.cpp:18
:16  %tmp_17 = fcmp ogt double %tmp_13, 4.000000e+00

ST_77: tmp_18 (47)  [1/1] 1.37ns  loc: mandel1/solution1/top.cpp:18 (out node of the LUT)
:17  %tmp_18 = and i1 %tmp_16, %tmp_17

ST_77: StgValue_255 (48)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:18
:18  br i1 %tmp_18, label %.loopexit, label %1

ST_77: i_cast1 (50)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:14
.loopexit:0  %i_cast1 = zext i9 %i to i32

ST_77: StgValue_257 (51)  [1/1] 0.00ns  loc: mandel1/solution1/top.cpp:20
.loopexit:1  ret i32 %i_cast1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cy_read       (read             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000]
cx_read       (read             ) [ 001111100000000000000000000000000000000000000000000000000000000000000000000000]
tmp           (sitodp           ) [ 000000011111111111111111111111111111110000000000000000000000000000000000000000]
tmp_3         (sitodp           ) [ 000000011111111111111111111111111111110000000000000000000000000000000000000000]
tmp_1         (ddiv             ) [ 000000000000000000000000000000000000001111110000000000000000000000000000000000]
tmp_4         (ddiv             ) [ 000000000000000000000000000000000000001111110000000000000000000000000000000000]
tmp_2         (dmul             ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000]
tmp_5         (dmul             ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000]
StgValue_174  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_175  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_176  (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_177  (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_178  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_179  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_180  (specinterface    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
dcx           (dadd             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111]
dcy           (dadd             ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111]
StgValue_183  (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111]
t             (phi              ) [ 000000000000000000000000000000000000000000000000011111100000000000000000000000]
y             (phi              ) [ 000000000000000000000000000000000000000000000000011111111111100000000000000000]
i             (phi              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111]
tmp_6         (bitselect        ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111]
empty         (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1           (add              ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111]
StgValue_190  (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7         (dmul             ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000]
tmp_8         (dmul             ) [ 000000000000000000000000000000000000000000000000000000011111000000000000000000]
tmp_s         (dmul             ) [ 000000000000000000000000000000000000000000000000000000011111100000000000000000]
tmp_9         (dsub             ) [ 000000000000000000000000000000000000000000000000000000000000111110000000000000]
tmp_10        (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000011111000000000000]
x             (dadd             ) [ 000000000000000000000000000000000000000000000000110000000000000001111111111111]
y_1           (dadd             ) [ 000000000000000000000000000000000000000000000000110000000000000000111111111111]
tmp_11        (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110]
tmp_12        (dmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111110]
tmp_13        (dadd             ) [ 000000000000000000000000000000000000000000000000010000000000000000000000000001]
tmp_13_to_int (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14        (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15        (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notlhs        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs        (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16        (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17        (dcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18        (and              ) [ 000000000000000000000000000000000000000000000000011111111111111111111111111111]
StgValue_255  (br               ) [ 000000000000000000000000000000000000000000000000111111111111111111111111111111]
i_cast1       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_257  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cy">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cy"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mandelbrot_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="cy_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cy_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cx_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cx_read/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="t_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="1"/>
<pin id="76" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="t_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="64" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/49 "/>
</bind>
</comp>

<comp id="86" class="1005" name="y_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="1"/>
<pin id="88" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="y_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="64" slack="1"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/49 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="1"/>
<pin id="100" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/49 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="1"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="dcx/44 tmp_9/55 x/60 y_1/61 tmp_13/72 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dcy/44 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_2/38 tmp_7/49 tmp_10/55 tmp_11/66 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_5/38 tmp_8/49 tmp_12/66 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/49 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_17_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_17/77 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_7 tmp_10 tmp_11 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 tmp_8 tmp_12 "/>
</bind>
</comp>

<comp id="175" class="1005" name="reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 x "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="9" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="28"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/49 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/49 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_13_to_int_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_13_to_int/77 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/77 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_15_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/77 "/>
</bind>
</comp>

<comp id="214" class="1004" name="notlhs_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/77 "/>
</bind>
</comp>

<comp id="220" class="1004" name="notrhs_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="52" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/77 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_16_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/77 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_18_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_18/77 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_cast1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="28"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/77 "/>
</bind>
</comp>

<comp id="242" class="1005" name="cy_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cy_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="cx_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cx_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_3_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_4_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="dcx_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="12"/>
<pin id="274" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="dcx "/>
</bind>
</comp>

<comp id="277" class="1005" name="dcy_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="13"/>
<pin id="279" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="dcy "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_6_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="28"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_s_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="296" class="1005" name="y_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_13_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="90" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="130"><net_src comp="78" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="78" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="90" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="90" pin="4"/><net_sink comp="125" pin=1"/></net>

<net id="138"><net_src comp="78" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="86" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="68" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="62" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="120" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="172"><net_src comp="125" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="178"><net_src comp="110" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="102" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="195"><net_src comp="102" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="52" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="54" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="197" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="200" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="210" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="214" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="151" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="98" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="62" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="250"><net_src comp="68" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="255"><net_src comp="156" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="260"><net_src comp="160" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="265"><net_src comp="141" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="270"><net_src comp="146" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="275"><net_src comp="110" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="280"><net_src comp="115" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="285"><net_src comp="183" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="191" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="294"><net_src comp="134" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="299"><net_src comp="110" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="306"><net_src comp="110" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mandelbrot : cx | {1 }
	Port: mandelbrot : cy | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_6 : 1
		i_1 : 1
		StgValue_190 : 2
		tmp_7 : 1
		tmp_8 : 1
		tmp_s : 1
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		tmp_14 : 1
		tmp_15 : 1
		notlhs : 2
		notrhs : 2
		tmp_16 : 3
		tmp_18 : 3
		StgValue_255 : 3
		StgValue_257 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   ddiv   |     grp_fu_141     |    0    |   3211  |   3658  |
|          |     grp_fu_146     |    0    |   3211  |   3658  |
|----------|--------------------|---------|---------|---------|
|   dadd   |     grp_fu_110     |    3    |   445   |   1149  |
|          |     grp_fu_115     |    3    |   445   |   1149  |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_120     |    11   |   317   |   578   |
|   dmul   |     grp_fu_125     |    11   |   317   |   578   |
|          |     grp_fu_134     |    11   |   317   |   578   |
|----------|--------------------|---------|---------|---------|
|  sitodp  |     grp_fu_156     |    0    |   412   |   645   |
|          |     grp_fu_160     |    0    |   412   |   645   |
|----------|--------------------|---------|---------|---------|
|   dcmp   |    tmp_17_fu_151   |    0    |   130   |   469   |
|----------|--------------------|---------|---------|---------|
|   icmp   |    notlhs_fu_214   |    0    |    0    |    4    |
|          |    notrhs_fu_220   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    add   |     i_1_fu_191     |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_16_fu_226   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_18_fu_232   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|   read   | cy_read_read_fu_62 |    0    |    0    |    0    |
|          | cx_read_read_fu_68 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|    tmp_6_fu_183    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_14_fu_200   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_15_fu_210   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |   i_cast1_fu_238   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    39   |   9217  |  13140  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|cx_read_reg_247|   32   |
|cy_read_reg_242|   32   |
|  dcx_reg_272  |   64   |
|  dcy_reg_277  |   64   |
|  i_1_reg_286  |    9   |
|    i_reg_98   |    9   |
|    reg_164    |   64   |
|    reg_169    |   64   |
|    reg_175    |   64   |
|    t_reg_74   |   64   |
| tmp_13_reg_303|   64   |
| tmp_1_reg_262 |   64   |
| tmp_3_reg_257 |   64   |
| tmp_4_reg_267 |   64   |
| tmp_6_reg_282 |    1   |
|  tmp_reg_252  |   64   |
| tmp_s_reg_291 |   64   |
|  y_1_reg_296  |   64   |
|    y_reg_86   |   64   |
+---------------+--------+
|     Total     |   979  |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  t_reg_74  |  p0  |   2  |  64  |   128  ||    64   |
|  y_reg_86  |  p0  |   2  |  64  |   128  ||    64   |
|  i_reg_98  |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_110 |  p0  |   2  |  64  |   128  ||    64   |
| grp_fu_110 |  p1  |   4  |  64  |   256  ||    64   |
| grp_fu_120 |  p0  |   4  |  64  |   256  ||    64   |
| grp_fu_120 |  p1  |   4  |  64  |   256  ||    64   |
| grp_fu_125 |  p0  |   3  |  64  |   192  ||    64   |
| grp_fu_125 |  p1  |   3  |  64  |   192  ||    64   |
| grp_fu_156 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_160 |  p0  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1682  ||  17.281 ||   585   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   39   |    -   |  9217  |  13140 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   585  |
|  Register |    -   |    -   |   979  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   39   |   17   |  10196 |  13725 |
+-----------+--------+--------+--------+--------+
