$date
	Sun Oct 23 09:48:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#241254
b11110 &
b11110 %
1$
b11110 !
1"
#241255
0"
#241258
b1111 &
b1111 %
#241262
b101110 &
b101110 %
#241266
b10111 &
b10111 %
#241270
b1000110 &
b1000110 %
#241274
b100011 &
b100011 %
#241278
b1101010 &
b1101010 %
#241282
b110101 &
b110101 %
#241286
b10100000 &
b10100000 %
#241290
b1010000 &
b1010000 %
#241294
b101000 &
b101000 %
#241298
b10100 &
b10100 %
#241302
b1010 &
b1010 %
#241306
b101 &
b101 %
#241310
b10000 &
b10000 %
#241314
b1000 &
b1000 %
#241318
b100 &
b100 %
#241322
b10 &
b10 %
#241326
b1 &
1#
b1 %
#241330
b0 &
b0 %
0#
0$
#1196669
b11000 !
1"
#1196670
b11000 &
b11000 %
1$
#1196671
0"
#1196674
b1100 &
b1100 %
#1196678
b110 &
b110 %
#1196682
b11 &
b11 %
#1196686
b1010 &
b1010 %
#1196690
b101 &
b101 %
#1196694
b10000 &
b10000 %
#1196698
b1000 &
b1000 %
#1196702
b100 &
b100 %
#1196706
b10 &
b10 %
#1196710
b1 &
1#
b1 %
#1196714
b0 &
b0 %
0#
0$
#2235577
b11 !
1"
#2235578
b11 &
b11 %
1$
#2235579
0"
#2235582
b1010 &
b1010 %
#2235586
b101 &
b101 %
#2235590
b10000 &
b10000 %
#2235594
b1000 &
b1000 %
#2235598
b100 &
b100 %
#2235602
b10 &
b10 %
#2235606
b1 &
1#
b1 %
#2235610
b0 &
b0 %
0#
0$
#4500012
