
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/synthesis/runs/RUN_2025-03-12_10-28-58/tmp/4c4c435d5449403381307490e4c42bf7.bb.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/synthesis/runs/RUN_2025-03-12_10-28-58/tmp/4c4c435d5449403381307490e4c42bf7.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v' to AST representation.
Storing AST representation for module `$abstract\ascon_core'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v' to AST representation.
Storing AST representation for module `$abstract\ascon_permutation_1p'.
Storing AST representation for module `$abstract\ascon_permutation_p8'.
Storing AST representation for module `$abstract\ascon_permutation_p12'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v' to AST representation.
Storing AST representation for module `$abstract\ascon_initialization'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v' to AST representation.
Storing AST representation for module `$abstract\ascon_AD_AM'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v' to AST representation.
Storing AST representation for module `$abstract\ascon_encrypt_decrypt'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v' to AST representation.
Storing AST representation for module `$abstract\ascon_hash'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v
Parsing SystemVerilog input from `/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v' to AST representation.
Storing AST representation for module `$abstract\ascon_finalization'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

10. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_core'.
Generating RTLIL representation for module `\ascon_core'.

10.1. Analyzing design hierarchy..
Top module:  \ascon_core

10.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_permutation_p8'.
Generating RTLIL representation for module `\ascon_permutation_p8'.

10.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_permutation_p12'.
Generating RTLIL representation for module `\ascon_permutation_p12'.

10.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_hash'.
Generating RTLIL representation for module `\ascon_hash'.

10.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_finalization'.
Generating RTLIL representation for module `\ascon_finalization'.

10.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_encrypt_decrypt'.
Generating RTLIL representation for module `\ascon_encrypt_decrypt'.

10.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_AD_AM'.
Generating RTLIL representation for module `\ascon_AD_AM'.

10.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_initialization'.
Generating RTLIL representation for module `\ascon_initialization'.

10.9. Analyzing design hierarchy..
Top module:  \ascon_core
Used module:     \ascon_permutation_p8
Used module:     \ascon_permutation_p12
Used module:     \ascon_hash
Used module:     \ascon_finalization
Used module:     \ascon_encrypt_decrypt
Used module:     \ascon_AD_AM
Used module:     \ascon_initialization

10.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ascon_permutation_1p'.
Generating RTLIL representation for module `\ascon_permutation_1p'.
Reprocessing module ascon_permutation_p12 because instantiated module ascon_permutation_1p has become available.
Generating RTLIL representation for module `\ascon_permutation_p12'.
Reprocessing module ascon_permutation_p8 because instantiated module ascon_permutation_1p has become available.
Generating RTLIL representation for module `\ascon_permutation_p8'.

10.11. Analyzing design hierarchy..
Top module:  \ascon_core
Used module:     \ascon_permutation_p8
Used module:         \ascon_permutation_1p
Used module:     \ascon_permutation_p12
Used module:     \ascon_hash
Used module:     \ascon_finalization
Used module:     \ascon_encrypt_decrypt
Used module:     \ascon_AD_AM
Used module:     \ascon_initialization

10.12. Analyzing design hierarchy..
Top module:  \ascon_core
Used module:     \ascon_permutation_p8
Used module:         \ascon_permutation_1p
Used module:     \ascon_permutation_p12
Used module:     \ascon_hash
Used module:     \ascon_finalization
Used module:     \ascon_encrypt_decrypt
Used module:     \ascon_AD_AM
Used module:     \ascon_initialization
Removing unused module `$abstract\ascon_finalization'.
Removing unused module `$abstract\ascon_hash'.
Removing unused module `$abstract\ascon_encrypt_decrypt'.
Removing unused module `$abstract\ascon_AD_AM'.
Removing unused module `$abstract\ascon_initialization'.
Removing unused module `$abstract\ascon_permutation_p12'.
Removing unused module `$abstract\ascon_permutation_p8'.
Removing unused module `$abstract\ascon_permutation_1p'.
Removing unused module `$abstract\ascon_core'.
Removed 9 unused modules.
Renaming module ascon_core to ascon_core.

11. Executing PROC pass (convert processes to netlists).

11.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81 in module ascon_core.
Marked 4 switch rules as full_case in process $proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337 in module ascon_AD_AM.
Marked 3 switch rules as full_case in process $proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175 in module ascon_encrypt_decrypt.
Marked 1 switch rules as full_case in process $proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v:38$171 in module ascon_finalization.
Marked 1 switch rules as full_case in process $proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166 in module ascon_hash.
Removed a total of 0 dead cases.

11.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 95 assignments to connections.

11.4. Executing PROC_INIT pass (extract init attributes).

11.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
Found async reset \rst_n in `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
Found async reset \rst_n in `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
Found async reset \rst_n in `\ascon_finalization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v:38$171'.
Found async reset \rst_n in `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.

11.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~12 debug messages>

11.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
     1/6: $0\count[0:0]
     2/6: $0\x4[63:0]
     3/6: $0\x3[63:0]
     4/6: $0\x2[63:0]
     5/6: $0\x1[63:0]
     6/6: $0\x0[63:0]
Creating decoders for process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
Creating decoders for process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
     1/5: $0\x4_o[63:0]
     2/5: $0\x3_o[63:0]
     3/5: $0\x2_o[63:0]
     4/5: $0\x1_o[63:0]
     5/5: $0\x0_o[63:0]
Creating decoders for process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
     1/6: $0\x4_o[63:0]
     2/6: $0\x3_o[63:0]
     3/6: $0\x2_o[63:0]
     4/6: $0\x1_o[63:0]
     5/6: $0\x0_o[63:0]
     6/6: $0\data_out[127:0]
Creating decoders for process `\ascon_finalization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v:38$171'.
     1/2: $0\tag[127:0] [63:0]
     2/2: $0\tag[127:0] [127:64]
Creating decoders for process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
     1/6: $0\x4_o[63:0]
     2/6: $0\x3_o[63:0]
     3/6: $0\x2_o[63:0]
     4/6: $0\x1_o[63:0]
     5/6: $0\x0_o[63:0]
     6/6: $0\hash_out[63:0]
Creating decoders for process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
Creating decoders for process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.

11.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ascon_initialization.\S[0]' from process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
No latch inferred for signal `\ascon_initialization.\S[1]' from process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
No latch inferred for signal `\ascon_initialization.\S[2]' from process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
No latch inferred for signal `\ascon_initialization.\S[3]' from process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
No latch inferred for signal `\ascon_initialization.\S[4]' from process `\ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[0]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[1]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[2]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[3]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[4]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[5]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[6]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[0]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[1]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[2]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[3]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[4]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[5]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[6]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[0]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[1]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[2]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[3]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[4]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[5]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[6]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[0]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[1]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[2]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[3]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[4]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[5]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[6]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[0]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[1]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[2]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[3]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[4]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[5]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[6]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[7]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[8]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[9]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x0_round[10]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[7]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[8]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[9]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x1_round[10]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[7]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[8]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[9]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x2_round[10]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[7]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[8]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[9]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x3_round[10]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[7]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[8]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[9]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p12.\x4_round[10]' from process `\ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[0]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[1]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[2]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[3]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[4]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[5]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x0_round[6]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[0]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[1]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[2]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[3]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[4]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[5]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x1_round[6]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[0]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[1]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[2]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[3]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[4]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[5]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x2_round[6]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[0]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[1]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[2]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[3]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[4]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[5]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x3_round[6]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[0]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[1]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[2]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[3]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[4]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[5]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
No latch inferred for signal `\ascon_permutation_p8.\x4_round[6]' from process `\ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.

11.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ascon_core.\x0' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$871' with positive edge clock and positive level reset.
Creating register for signal `\ascon_core.\x1' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$876' with positive edge clock and positive level reset.
Creating register for signal `\ascon_core.\x2' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$881' with positive edge clock and positive level reset.
Creating register for signal `\ascon_core.\x3' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$886' with positive edge clock and positive level reset.
Creating register for signal `\ascon_core.\x4' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$891' with positive edge clock and positive level reset.
Creating register for signal `\ascon_core.\count' using process `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
  created $adff cell `$procdff$896' with positive edge clock and positive level reset.
Creating register for signal `\ascon_AD_AM.\x0_o' using process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
  created $adff cell `$procdff$901' with positive edge clock and positive level reset.
Creating register for signal `\ascon_AD_AM.\x1_o' using process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
  created $adff cell `$procdff$906' with positive edge clock and positive level reset.
Creating register for signal `\ascon_AD_AM.\x2_o' using process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
  created $adff cell `$procdff$911' with positive edge clock and positive level reset.
Creating register for signal `\ascon_AD_AM.\x3_o' using process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
  created $adff cell `$procdff$916' with positive edge clock and positive level reset.
Creating register for signal `\ascon_AD_AM.\x4_o' using process `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
  created $adff cell `$procdff$921' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\data_out' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$926' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\x0_o' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$931' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\x1_o' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$936' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\x2_o' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$941' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\x3_o' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$946' with positive edge clock and positive level reset.
Creating register for signal `\ascon_encrypt_decrypt.\x4_o' using process `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
  created $adff cell `$procdff$951' with positive edge clock and positive level reset.
Creating register for signal `\ascon_finalization.\tag' using process `\ascon_finalization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v:38$171'.
  created $adff cell `$procdff$956' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\hash_out' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$961' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\x0_o' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$966' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\x1_o' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$971' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\x2_o' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$976' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\x3_o' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$981' with positive edge clock and positive level reset.
Creating register for signal `\ascon_hash.\x4_o' using process `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
  created $adff cell `$procdff$986' with positive edge clock and positive level reset.

11.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
Removing empty process `ascon_core.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_core.v:100$81'.
Removing empty process `ascon_initialization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_initialization.v:0$467'.
Found and cleaned up 4 empty switches in `\ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
Removing empty process `ascon_AD_AM.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_AD_AM.v:60$337'.
Found and cleaned up 4 empty switches in `\ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
Removing empty process `ascon_encrypt_decrypt.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_encrypt_decrypt.v:47$175'.
Removing empty process `ascon_finalization.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_finalization.v:38$171'.
Found and cleaned up 1 empty switch in `\ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
Removing empty process `ascon_hash.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_hash.v:37$166'.
Removing empty process `ascon_permutation_p12.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$617'.
Removing empty process `ascon_permutation_p8.$proc$/home/leducduy/Desktop/ascon_accerlerator/ascon_core_verilog/rtl/ascon_permutation.v:0$688'.
Cleaned up 12 empty switches.

11.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon_core.
<suppressed ~24 debug messages>
Optimizing module ascon_initialization.
<suppressed ~10 debug messages>
Optimizing module ascon_AD_AM.
<suppressed ~16 debug messages>
Optimizing module ascon_encrypt_decrypt.
<suppressed ~21 debug messages>
Optimizing module ascon_finalization.
<suppressed ~3 debug messages>
Optimizing module ascon_hash.
<suppressed ~12 debug messages>
Optimizing module ascon_permutation_1p.
<suppressed ~6 debug messages>
Optimizing module ascon_permutation_p12.
Optimizing module ascon_permutation_p8.

12. Executing FLATTEN pass (flatten design).
Deleting now unused module ascon_initialization.
Deleting now unused module ascon_AD_AM.
Deleting now unused module ascon_encrypt_decrypt.
Deleting now unused module ascon_finalization.
Deleting now unused module ascon_hash.
Deleting now unused module ascon_permutation_1p.
Deleting now unused module ascon_permutation_p12.
Deleting now unused module ascon_permutation_p8.
<suppressed ~27 debug messages>

13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon_core..
Removed 74 unused cells and 1777 unused wires.
<suppressed ~819 debug messages>
