$date
	Mon Feb 17 18:59:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RJulJ_tb $end
$var wire 1 ! t_f $end
$var reg 4 " t_input [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % A_prime $end
$var wire 1 & B $end
$var wire 1 ' B_prime $end
$var wire 1 ( C $end
$var wire 1 ) C_prime $end
$var wire 1 * D $end
$var wire 1 + D_prime $end
$var wire 1 ! F $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . w3 $end
$var wire 1 / w4 $end
$var wire 1 0 w5 $end
$var wire 1 1 w6 $end
$var wire 1 2 w7 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
12
11
10
1/
1.
1-
0,
1+
0*
1)
0(
1'
0&
1%
0$
b1 #
b0 "
0!
$end
#10
0!
0-
0+
1,
1*
b10 #
b1 "
#20
0!
0.
0)
1-
1+
1(
0*
b11 #
b10 "
#30
1!
0+
1.
1*
b100 #
b11 "
#40
0'
1)
1+
1&
0(
0*
b101 #
b100 "
#50
0+
1*
b110 #
b101 "
#60
0)
1+
1(
0*
b111 #
b110 "
#70
0+
1*
b1000 #
b111 "
#80
0!
0/
0%
1'
1)
1+
1$
0&
0(
0*
b1001 #
b1000 "
#90
1!
0+
1/
1*
b1010 #
b1001 "
#100
0!
00
0)
1+
1(
0*
b1011 #
b1010 "
#110
1!
0+
10
1*
b1100 #
b1011 "
#120
0!
01
0'
1)
1+
1&
0(
0*
b1101 #
b1100 "
#130
1!
0+
11
1*
b1110 #
b1101 "
#140
0!
02
0)
1+
1(
0*
b1111 #
b1110 "
#150
1!
0+
12
1*
b10000 #
b1111 "
#160
0!
1%
1'
1)
1+
0,
1.
1/
10
11
12
0$
0&
0(
0*
b10001 #
b0 "
