// Seed: 3635250153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_10, id_11, id_12;
  wand id_13, id_14, id_15 = id_14;
  reg id_16;
  for (id_17 = id_11[1'b0]; -1; id_1 = id_2 * id_8) wire id_18;
  reg id_19;
  id_20(
      -1, id_14
  );
  always begin : LABEL_0
    id_16 <= 1;
  end
  always id_19 <= -1;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_13 = 0;
  wire id_4, id_5;
endmodule
