{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620405198783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620405198784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 07 13:33:18 2021 " "Processing started: Fri May 07 13:33:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620405198784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405198784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlPatternLength -c ControlPatternLength " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlPatternLength -c ControlPatternLength" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405198784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620405199517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620405199517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincircuit.v 1 1 " "Found 1 design units, including 1 entities, in source file maincircuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainCircuit " "Found entity 1: mainCircuit" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputac.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputac.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputAC " "Found entity 1: controlOutputAC" {  } { { "controlOutputAC.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlOutputAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputco.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputco.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputCO " "Found entity 1: controlOutputCO" {  } { { "controlOutputCO.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlOutputCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputre.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputre.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputRE " "Found entity 1: controlOutputRE" {  } { { "controlOutputRE.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlOutputRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controloutputal.v 1 1 " "Found 1 design units, including 1 entities, in source file controloutputal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlOutputAL " "Found entity 1: controlOutputAL" {  } { { "controlOutputAL.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlOutputAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlMatriz.v(112) " "Verilog HDL information at controlMatriz.v(112): always construct contains both blocking and non-blocking assignments" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 112 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1620405209983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlmatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file controlmatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlMatriz " "Found entity 1: controlMatriz" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620405209984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405209984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(54) " "Verilog HDL Instantiation warning at mainCircuit.v(54): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1620405209985 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainCircuit.v(56) " "Verilog HDL Instantiation warning at mainCircuit.v(56): instance has no name" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1620405209985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainCircuit " "Elaborating entity \"mainCircuit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620405210052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputAC controlOutputAC:act_inst " "Elaborating entity \"controlOutputAC\" for hierarchy \"controlOutputAC:act_inst\"" {  } { { "mainCircuit.v" "act_inst" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620405210055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputCO controlOutputCO:cptd_inst " "Elaborating entity \"controlOutputCO\" for hierarchy \"controlOutputCO:cptd_inst\"" {  } { { "mainCircuit.v" "cptd_inst" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620405210056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputRE controlOutputRE:rgtd_inst " "Elaborating entity \"controlOutputRE\" for hierarchy \"controlOutputRE:rgtd_inst\"" {  } { { "mainCircuit.v" "rgtd_inst" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620405210058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMatriz controlMatriz:comb_3 " "Elaborating entity \"controlMatriz\" for hierarchy \"controlMatriz:comb_3\"" {  } { { "mainCircuit.v" "comb_3" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620405210060 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlMatriz.v(48) " "Verilog HDL Case Statement warning at controlMatriz.v(48): incomplete case statement has no default case item" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 48 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controlMatriz.v(48) " "Verilog HDL Case Statement information at controlMatriz.v(48): all case item expressions in this case statement are onehot" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "img_ini controlMatriz.v(47) " "Verilog HDL Always Construct warning at controlMatriz.v(47): inferring latch(es) for variable \"img_ini\", which holds its previous value in one or more paths through the always construct" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i controlMatriz.v(47) " "Verilog HDL Always Construct warning at controlMatriz.v(47): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 controlMatriz.v(107) " "Verilog HDL assignment warning at controlMatriz.v(107): truncated value with size 32 to match size of target (26)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 controlMatriz.v(118) " "Verilog HDL assignment warning at controlMatriz.v(118): truncated value with size 32 to match size of target (3)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[6\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[6\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[6\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[6\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[6\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[6\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[6\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[6\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[6\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[6\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[5\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[5\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[5\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[5\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[5\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[5\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[5\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[5\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[5\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[5\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[4\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[4\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[4\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[4\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[4\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[4\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210062 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[4\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[4\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[4\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[4\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[3\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[3\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[3\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[3\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[3\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[3\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[3\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[3\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[3\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[3\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[2\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[2\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[2\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[2\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[2\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[2\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[2\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[2\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[2\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[2\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[1\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[1\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[1\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[1\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210063 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[1\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[1\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[1\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[1\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[1\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[1\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[0\]\[4\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[0\]\[4\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[0\]\[3\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[0\]\[3\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[0\]\[2\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[0\]\[2\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[0\]\[1\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[0\]\[1\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "img_SE\[0\]\[0\] controlMatriz.v(91) " "Inferred latch for \"img_SE\[0\]\[0\]\" at controlMatriz.v(91)" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210064 "|controlMatriz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlOutputAL controlOutputAL:comb_4 " "Elaborating entity \"controlOutputAL\" for hierarchy \"controlOutputAL:comb_4\"" {  } { { "mainCircuit.v" "comb_4" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620405210065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[0\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[0\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[1\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[1\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[2\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[2\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[3\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[3\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[6\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[6\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[4\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[4\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[5\]\[4\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[5\]\[4\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[0\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[0\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[1\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[1\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[2\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[2\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210191 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[3\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[3\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[6\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[6\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[4\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[4\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[5\]\[3\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[5\]\[3\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[0\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[0\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[1\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[1\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[2\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[2\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[3\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[3\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[6\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[6\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[4\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[4\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[5\]\[2\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[5\]\[2\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[0\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[0\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[1\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[1\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[2\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[2\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[3\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[3\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[6\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[6\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210192 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[4\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[4\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[5\]\[1\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[5\]\[1\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[0\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[0\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[1\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[1\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[2\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[2\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[3\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[3\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[6\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[6\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[4\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[4\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controlMatriz:comb_3\|img_SE\[5\]\[0\] " "LATCH primitive \"controlMatriz:comb_3\|img_SE\[5\]\[0\]\" is permanently enabled" {  } { { "controlMatriz.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/controlMatriz.v" 91 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1620405210193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COLUNA\[4\] GND " "Pin \"COLUNA\[4\]\" is stuck at GND" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620405210369 "|mainCircuit|COLUNA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COLUNA\[0\] GND " "Pin \"COLUNA\[0\]\" is stuck at GND" {  } { { "mainCircuit.v" "" { Text "C:/Users/User/Desktop/PBL.Circuito/mainCircuit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620405210369 "|mainCircuit|COLUNA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620405210369 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620405210400 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620405210400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620405210400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620405210400 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/PBL.Circuito/output_files/ControlPatternLength.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/PBL.Circuito/output_files/ControlPatternLength.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620405210514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 07 13:33:30 2021 " "Processing ended: Fri May 07 13:33:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620405210514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620405210514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620405210514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620405210514 ""}
