{
    "1": {
        "name": "pow_generic<float>",
        "file": "hls_pow.h",
        "fileloc": "291",
        "instructions": "306",
        "total_instructions": "306",
        "calls": "",
        "basicblocks": "1",
        "loads": {
            "G": "7"
        }
    },
    "2": {
        "name": "norm2_Pipeline_L8_L9_L10",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "89",
        "instructions": "588",
        "total_instructions": "2424",
        "calls": "1 1 1 1 1 1",
        "basicblocks": "4",
        "loads": {
            "L": "261"
        },
        "stores": {
            "L": "10"
        },
        "loops": {
            "L": "1"
        }
    },
    "3": {
        "name": "norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "49",
        "instructions": "825",
        "total_instructions": "825",
        "calls": "",
        "basicblocks": "261",
        "loads": {
            "L": "5"
        },
        "stores": {
            "L": "266"
        },
        "loops": {
            "L": "1"
        }
    },
    "4": {
        "name": "norm2_Pipeline_L12_L13",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "107",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "1 1 1 1 1",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "0": {
        "name": "norm2",
        "file": "norm2.cpp",
        "fileloc": "31",
        "instructions": "306",
        "total_instructions": "9295",
        "calls": "3 6 7 2 4 5",
        "basicblocks": "1"
    },
    "5": {
        "name": "norm2_Pipeline_L15_L16",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "120",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "1 1 1 1",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "6": {
        "name": "norm2_Pipeline_L2_L3",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "59",
        "instructions": "56",
        "total_instructions": "1280",
        "calls": "1 1 1 1",
        "basicblocks": "4",
        "loads": {
            "L": "6"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    },
    "7": {
        "name": "norm2_Pipeline_L5_L6",
        "file": "AlexNet-FPGA-implementation\/Norm2\/src\/norm2.cpp",
        "fileloc": "74",
        "instructions": "60",
        "total_instructions": "1590",
        "calls": "1 1 1 1 1",
        "basicblocks": "4",
        "loads": {
            "L": "7"
        },
        "stores": {
            "L": "6"
        },
        "loops": {
            "L": "1"
        }
    }
}
