\doxysection{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def}{}\label{struct_c_a_n___f_i_f_o_mail_box___type_def}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}


Controller Area Network FIFOMail\+Box.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{RIR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{RDTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{RDLR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{RDHR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Controller Area Network FIFOMail\+Box. 

\label{doc-variable-members}
\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDHR@{RDHR}}
\index{RDHR@{RDHR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDHR}{RDHR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDHR}

CAN receive FIFO mailbox data high register \Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDLR@{RDLR}}
\index{RDLR@{RDLR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDLR}{RDLR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDLR}

CAN receive FIFO mailbox data low register \Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RDTR@{RDTR}}
\index{RDTR@{RDTR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDTR}{RDTR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RDTR}

CAN receive FIFO mailbox data length control and time stamp register \Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}\index{CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}!RIR@{RIR}}
\index{RIR@{RIR}!CAN\_FIFOMailBox\_TypeDef@{CAN\_FIFOMailBox\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RIR}{RIR}}
{\footnotesize\ttfamily \label{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RIR}

CAN receive FIFO mailbox identifier register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
