Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 16:58:28 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlowfishOnBoard_timing_summary_routed.rpt -pb BlowfishOnBoard_timing_summary_routed.pb -rpx BlowfishOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : BlowfishOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    28          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (28)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (28)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: interfaccia/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                 1725        0.102        0.000                      0                 1725        9.500        0.000                       0                   959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.534        0.000                      0                 1725        0.102        0.000                      0                 1725        9.500        0.000                       0                   959  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[49]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 1.127ns (25.410%)  route 3.308ns (74.590%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.335     8.053    blow/po/enc/reg_msg/sel_last
    SLICE_X20Y49         LUT3 (Prop_lut3_I1_O)        0.323     8.376 r  blow/po/enc/reg_msg/temp[49]_i_2/O
                         net (fo=1, routed)           0.441     8.817    blow/po/kw/mem/temp_reg[17]
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.326     9.143 r  blow/po/kw/mem/temp[49]_i_1/O
                         net (fo=2, routed)           0.532     9.675    blow/po/enc/reg_res/temp_reg[31]_0[17]
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.690    15.112    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[49]/C  (IS_INVERTED)
                         clock pessimism              0.187    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.055    15.209    blow/po/enc/reg_res/temp_reg[49]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[34]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 0.897ns (21.063%)  route 3.362ns (78.937%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.031     7.749    blow/po/enc/reg_msg/sel_last
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.295     8.044 r  blow/po/enc/reg_msg/temp[34]_i_2/O
                         net (fo=1, routed)           0.552     8.597    blow/po/kw/mem/temp_reg[2]
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  blow/po/kw/mem/temp[34]_i_1/O
                         net (fo=2, routed)           0.778     9.498    blow/po/enc/reg_res/temp_reg[31]_0[2]
    SLICE_X13Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.525    14.948    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[34]/C  (IS_INVERTED)
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.092    15.097    blow/po/enc/reg_res/temp_reg[34]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.127ns (26.492%)  route 3.127ns (73.508%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.031     7.749    blow/po/enc/reg_msg/sel_last
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.323     8.072 r  blow/po/enc/reg_msg/temp[35]_i_2/O
                         net (fo=1, routed)           0.441     8.513    blow/po/kw/mem/temp_reg[3]
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.326     8.839 r  blow/po/kw/mem/temp[35]_i_1/O
                         net (fo=2, routed)           0.655     9.494    blow/po/enc/reg_res/temp_reg[31]_0[3]
    SLICE_X13Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.525    14.948    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[35]/C  (IS_INVERTED)
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.090    15.099    blow/po/enc/reg_res/temp_reg[35]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.127ns (26.198%)  route 3.175ns (73.802%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.031     7.749    blow/po/enc/reg_msg/sel_last
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.323     8.072 r  blow/po/enc/reg_msg/temp[35]_i_2/O
                         net (fo=1, routed)           0.441     8.513    blow/po/kw/mem/temp_reg[3]
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.326     8.839 r  blow/po/kw/mem/temp[35]_i_1/O
                         net (fo=2, routed)           0.703     9.542    blow/po/enc/reg_res/temp_reg[31]_0[3]
    SLICE_X12Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.525    14.948    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.023    15.166    blow/po/enc/reg_res/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.897ns (20.858%)  route 3.403ns (79.142%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.031     7.749    blow/po/enc/reg_msg/sel_last
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.295     8.044 r  blow/po/enc/reg_msg/temp[34]_i_2/O
                         net (fo=1, routed)           0.552     8.597    blow/po/kw/mem/temp_reg[2]
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  blow/po/kw/mem/temp[34]_i_1/O
                         net (fo=2, routed)           0.819     9.540    blow/po/enc/reg_res/temp_reg[31]_0[2]
    SLICE_X14Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.525    14.948    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  blow/po/enc/reg_res/temp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)       -0.008    15.181    blow/po/enc/reg_res/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[45]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.133ns (26.346%)  route 3.168ns (73.654%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.251     7.969    blow/po/enc/reg_msg/sel_last
    SLICE_X14Y50         LUT3 (Prop_lut3_I1_O)        0.324     8.293 r  blow/po/enc/reg_msg/temp[45]_i_2/O
                         net (fo=1, routed)           0.408     8.700    blow/po/kw/mem/temp_reg[13]
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.331     9.031 r  blow/po/kw/mem/temp[45]_i_1/O
                         net (fo=2, routed)           0.509     9.540    blow/po/enc/reg_res/temp_reg[31]_0[13]
    SLICE_X16Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.690    15.112    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X16Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[45]/C  (IS_INVERTED)
                         clock pessimism              0.187    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X16Y49         FDRE (Setup_fdre_C_D)       -0.059    15.205    blow/po/enc/reg_res/temp_reg[45]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.897ns (20.951%)  route 3.385ns (79.049%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.335     8.053    blow/po/enc/reg_msg/sel_last
    SLICE_X20Y49         LUT3 (Prop_lut3_I1_O)        0.295     8.348 r  blow/po/enc/reg_msg/temp[48]_i_2/O
                         net (fo=1, routed)           0.423     8.771    blow/po/kw/mem/temp_reg[16]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.895 r  blow/po/kw/mem/temp[48]_i_1/O
                         net (fo=2, routed)           0.626     9.521    blow/po/enc/reg_res/temp_reg[31]_0[16]
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.690    15.112    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[48]/C  (IS_INVERTED)
                         clock pessimism              0.187    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.058    15.206    blow/po/enc/reg_res/temp_reg[48]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[44]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.897ns (21.109%)  route 3.352ns (78.891%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.251     7.969    blow/po/enc/reg_msg/sel_last
    SLICE_X14Y50         LUT3 (Prop_lut3_I1_O)        0.295     8.264 r  blow/po/enc/reg_msg/temp[44]_i_2/O
                         net (fo=1, routed)           0.591     8.855    blow/po/kw/mem/temp_reg[12]
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.979 r  blow/po/kw/mem/temp[44]_i_1/O
                         net (fo=2, routed)           0.510     9.489    blow/po/enc/reg_res/temp_reg[31]_0[12]
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.690    15.112    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[44]/C  (IS_INVERTED)
                         clock pessimism              0.187    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.078    15.186    blow/po/enc/reg_res/temp_reg[44]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 blow/pc/sel_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_res/temp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.127ns (26.637%)  route 3.104ns (73.363%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.637     5.240    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y67         FDRE                                         r  blow/pc/sel_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  blow/pc/sel_last_reg/Q
                         net (fo=33, routed)          2.335     8.053    blow/po/enc/reg_msg/sel_last
    SLICE_X20Y49         LUT3 (Prop_lut3_I1_O)        0.323     8.376 r  blow/po/enc/reg_msg/temp[49]_i_2/O
                         net (fo=1, routed)           0.441     8.817    blow/po/kw/mem/temp_reg[17]
    SLICE_X20Y49         LUT6 (Prop_lut6_I5_O)        0.326     9.143 r  blow/po/kw/mem/temp[49]_i_1/O
                         net (fo=2, routed)           0.328     9.471    blow/po/enc/reg_res/temp_reg[31]_0[17]
    SLICE_X19Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.690    15.112    blow/po/enc/reg_res/CLK_IBUF_BUFG
    SLICE_X19Y49         FDRE                                         r  blow/po/enc/reg_res/temp_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.187    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.090    15.174    blow/po/enc/reg_res/temp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 blow/po/kw/cont_mem/y_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/pc/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        3.894ns  (logic 0.735ns (18.876%)  route 3.159ns (81.124%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 15.319 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.716    15.319    blow/po/kw/cont_mem/CLK_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  blow/po/kw/cont_mem/y_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.459    15.778 r  blow/po/kw/cont_mem/y_reg[3]/Q
                         net (fo=53, routed)          2.142    17.919    blow/po/kw/cont_mem/val_count[3]
    SLICE_X12Y70         LUT5 (Prop_lut5_I0_O)        0.124    18.043 r  blow/po/kw/cont_mem/FSM_onehot_current_state[5]_i_3/O
                         net (fo=2, routed)           0.681    18.724    blow/pc/FSM_onehot_current_state_reg[2]_0
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.152    18.876 r  blow/pc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.336    19.212    blow/pc/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X12Y70         FDRE                                         r  blow/pc/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         1.513    24.936    blow/pc/CLK_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  blow/pc/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.035    25.159    
    SLICE_X12Y70         FDRE (Setup_fdre_C_D)       -0.240    24.919    blow/pc/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         24.919    
                         arrival time                         -19.212    
  -------------------------------------------------------------------
                         slack                                  5.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blow/po/enc/reg_msg/temp_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[42]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.426ns  (logic 0.212ns (49.792%)  route 0.214ns (50.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.642    11.562    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.167    11.729 r  blow/po/enc/reg_msg/temp_reg[10]/Q
                         net (fo=2, routed)           0.214    11.943    blow/po/enc/f/op/Q[10]
    SLICE_X12Y50         LUT4 (Prop_lut4_I1_O)        0.045    11.988 r  blow/po/enc/f/op/temp[42]_i_1__0/O
                         net (fo=1, routed)           0.000    11.988    blow/po/enc/reg_msg/D[42]
    SLICE_X12Y50         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.847    12.012    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[42]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.761    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.124    11.885    blow/po/enc/reg_msg/temp_reg[42]
  -------------------------------------------------------------------
                         required time                        -11.885    
                         arrival time                          11.988    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 regSP/tmp_reg[40]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[40]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.642    11.562    regSP/CLK_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  regSP/tmp_reg[40]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.146    11.708 r  regSP/tmp_reg[40]/Q
                         net (fo=2, routed)           0.068    11.776    blow/po/enc/f/op/temp_reg[63]_1[8]
    SLICE_X12Y49         LUT4 (Prop_lut4_I3_O)        0.045    11.821 r  blow/po/enc/f/op/temp[40]_i_1__0/O
                         net (fo=1, routed)           0.000    11.821    blow/po/enc/reg_msg/D[40]
    SLICE_X12Y49         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.917    12.082    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[40]/C  (IS_INVERTED)
                         clock pessimism             -0.507    11.575    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.124    11.699    blow/po/enc/reg_msg/temp_reg[40]
  -------------------------------------------------------------------
                         required time                        -11.699    
                         arrival time                          11.821    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 regSP/tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            regSP/tmp_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.539%)  route 0.233ns (61.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.641    11.561    regSP/CLK_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  regSP/tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.146    11.707 r  regSP/tmp_reg[17]/Q
                         net (fo=2, routed)           0.233    11.940    regSP/Q[17]
    SLICE_X13Y50         FDRE                                         r  regSP/tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.847    12.012    regSP/CLK_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  regSP/tmp_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.761    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.054    11.815    regSP/tmp_reg[25]
  -------------------------------------------------------------------
                         required time                        -11.815    
                         arrival time                          11.940    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 blow/po/enc/reg_msg/temp_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[54]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.191ns (73.049%)  route 0.070ns (26.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns = ( 12.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.492ns = ( 11.492 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.573    11.492    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X13Y60         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.146    11.638 r  blow/po/enc/reg_msg/temp_reg[22]/Q
                         net (fo=2, routed)           0.070    11.709    blow/po/enc/f/op/Q[22]
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.045    11.754 r  blow/po/enc/f/op/temp[54]_i_1__0/O
                         net (fo=1, routed)           0.000    11.754    blow/po/enc/reg_msg/D[54]
    SLICE_X12Y60         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.844    12.009    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[54]/C  (IS_INVERTED)
                         clock pessimism             -0.503    11.505    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.124    11.629    blow/po/enc/reg_msg/temp_reg[54]
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          11.754    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 blow/po/enc/reg_msg/temp_reg[43]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.564ns  (logic 0.212ns (37.585%)  route 0.352ns (62.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 11.495 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.576    11.495    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[43]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.167    11.662 r  blow/po/enc/reg_msg/temp_reg[43]/Q
                         net (fo=3, routed)           0.352    12.014    blow/po/kw/mem/tmpAddr_reg[7][11]
    SLICE_X15Y47         LUT6 (Prop_lut6_I0_O)        0.045    12.059 r  blow/po/kw/mem/temp[11]_i_1/O
                         net (fo=1, routed)           0.000    12.059    blow/po/enc/reg_msg/D[11]
    SLICE_X15Y47         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.917    12.082    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.831    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.099    11.930    blow/po/enc/reg_msg/temp_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.930    
                         arrival time                          12.059    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 regSP/tmp_reg[43]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            regSP/tmp_reg[51]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.214ns  (logic 0.146ns (68.194%)  route 0.068ns (31.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 12.011 - 10.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.494 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.575    11.494    regSP/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  regSP/tmp_reg[43]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.146    11.640 r  regSP/tmp_reg[43]/Q
                         net (fo=2, routed)           0.068    11.708    regSP/Q[43]
    SLICE_X13Y53         FDRE                                         r  regSP/tmp_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.846    12.011    regSP/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  regSP/tmp_reg[51]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.494    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.085    11.579    regSP/tmp_reg[51]
  -------------------------------------------------------------------
                         required time                        -11.579    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 regSP/tmp_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.582ns  (logic 0.232ns (39.850%)  route 0.350ns (60.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 11.495 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.576    11.495    regSP/CLK_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  regSP/tmp_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.133    11.628 r  regSP/tmp_reg[6]/Q
                         net (fo=2, routed)           0.350    11.979    blow/po/kw/mem/temp_reg[31]_1[6]
    SLICE_X13Y48         LUT6 (Prop_lut6_I5_O)        0.099    12.078 r  blow/po/kw/mem/temp[6]_i_1/O
                         net (fo=1, routed)           0.000    12.078    blow/po/enc/reg_msg/D[6]
    SLICE_X13Y48         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.917    12.082    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X13Y48         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.831    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.099    11.930    blow/po/enc/reg_msg/temp_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.930    
                         arrival time                          12.078    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 blow/po/kw/mem/mem_reg[16][0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/kw/mem/mem_reg[1][0]/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.293ns  (logic 0.194ns (66.144%)  route 0.099ns (33.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 12.081 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 11.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.641    11.561    blow/po/kw/mem/CLK_IBUF_BUFG
    SLICE_X13Y45         FDSE                                         r  blow/po/kw/mem/mem_reg[16][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDSE (Prop_fdse_C_Q)         0.146    11.707 r  blow/po/kw/mem/mem_reg[16][0]/Q
                         net (fo=4, routed)           0.099    11.806    blow/po/kw/mem/mem_reg[16]_32[0]
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.048    11.854 r  blow/po/kw/mem/mem[0][0]_i_1/O
                         net (fo=18, routed)          0.000    11.854    blow/po/kw/mem/p[0]
    SLICE_X12Y45         FDSE                                         r  blow/po/kw/mem/mem_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.916    12.081    blow/po/kw/mem/CLK_IBUF_BUFG
    SLICE_X12Y45         FDSE                                         r  blow/po/kw/mem/mem_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.507    11.574    
    SLICE_X12Y45         FDSE (Hold_fdse_C_D)         0.127    11.701    blow/po/kw/mem/mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -11.701    
                         arrival time                          11.854    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blow/po/kw/cont_mem/count_for_division.counter_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/kw/cont_mem/y_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.191ns (71.467%)  route 0.076ns (28.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 12.032 - 10.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 11.517 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.598    11.517    blow/po/kw/cont_mem/CLK_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  blow/po/kw/cont_mem/count_for_division.counter_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.146    11.663 r  blow/po/kw/cont_mem/count_for_division.counter_reg[3]/Q
                         net (fo=3, routed)           0.076    11.740    blow/po/kw/cont_mem/counter[3]
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.045    11.785 r  blow/po/kw/cont_mem/y[3]_i_1/O
                         net (fo=1, routed)           0.000    11.785    blow/po/kw/cont_mem/y[3]_i_1_n_0
    SLICE_X5Y66          FDRE                                         r  blow/po/kw/cont_mem/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.867    12.032    blow/po/kw/cont_mem/CLK_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  blow/po/kw/cont_mem/y_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.501    11.530    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.099    11.629    blow/po/kw/cont_mem/y_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.629    
                         arrival time                          11.785    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 regSP/tmp_reg[35]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blow/po/enc/reg_msg/temp_reg[35]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.591ns  (logic 0.191ns (32.297%)  route 0.400ns (67.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 12.082 - 10.000 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 11.494 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.575    11.494    regSP/CLK_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  regSP/tmp_reg[35]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.146    11.640 r  regSP/tmp_reg[35]/Q
                         net (fo=2, routed)           0.400    12.041    blow/po/enc/f/op/temp_reg[63]_1[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I3_O)        0.045    12.086 r  blow/po/enc/f/op/temp[35]_i_1__0/O
                         net (fo=1, routed)           0.000    12.086    blow/po/enc/reg_msg/D[35]
    SLICE_X17Y47         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK_IBUF_BUFG_inst/O
                         net (fo=958, routed)         0.917    12.082    blow/po/enc/reg_msg/CLK_IBUF_BUFG
    SLICE_X17Y47         FDRE                                         r  blow/po/enc/reg_msg/temp_reg[35]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.831    
    SLICE_X17Y47         FDRE (Hold_fdre_C_D)         0.098    11.929    blow/po/enc/reg_msg/temp_reg[35]
  -------------------------------------------------------------------
                         required time                        -11.929    
                         arrival time                          12.086    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X14Y70    blow/pc/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y70    blow/pc/FSM_onehot_current_state_reg[3]/C



