<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>cs4280reg.h source code [netbsd/sys/dev/pci/cs4280reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="BA1struct "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/cs4280reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='cs4280reg.h.html'>cs4280reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: cs4280reg.h,v 1.8 2019/05/08 13:40:18 isaki Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999, 2000 Tatoku Ogaito.  All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="15">15</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="16">16</th><td><i> *      This product includes software developed by Tatoku Ogaito</i></td></tr>
<tr><th id="17">17</th><td><i> *	for the NetBSD Project.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="19">19</th><td><i> *    derived from this software without specific prior written permission</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="22">22</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="23">23</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="24">24</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="25">25</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="26">26</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="27">27</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="28">28</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="29">29</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="30">30</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/CS4280_BA0_SIZE" data-ref="_M/CS4280_BA0_SIZE">CS4280_BA0_SIZE</dfn>	  0x2000</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CS4280_BA1_SIZE" data-ref="_M/CS4280_BA1_SIZE">CS4280_BA1_SIZE</dfn>	  0x40000</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* BA0 */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/* Interrupt Reporting Registers */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/CS4280_HISR" data-ref="_M/CS4280_HISR">CS4280_HISR</dfn>	   0x000	/* Host Interrupt Status Register */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	 <dfn class="macro" id="_M/HISR_INTENA" data-ref="_M/HISR_INTENA">HISR_INTENA</dfn>	   0x80000000</u></td></tr>
<tr><th id="42">42</th><td><u>#define	 <dfn class="macro" id="_M/HISR_MIDI" data-ref="_M/HISR_MIDI">HISR_MIDI</dfn>	   0x00100000</u></td></tr>
<tr><th id="43">43</th><td><u>#define	 <dfn class="macro" id="_M/HISR_CINT" data-ref="_M/HISR_CINT">HISR_CINT</dfn>	   0x00000002</u></td></tr>
<tr><th id="44">44</th><td><u>#define	 <dfn class="macro" id="_M/HISR_PINT" data-ref="_M/HISR_PINT">HISR_PINT</dfn>	   0x00000001</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/CS4280_HICR" data-ref="_M/CS4280_HICR">CS4280_HICR</dfn>	   0x008	/* Host Interrupt Control Register */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	 <dfn class="macro" id="_M/HICR_CHGM" data-ref="_M/HICR_CHGM">HICR_CHGM</dfn>	   0x00000002</u></td></tr>
<tr><th id="47">47</th><td><u>#define	 <dfn class="macro" id="_M/HICR_IEV" data-ref="_M/HICR_IEV">HICR_IEV</dfn>	   0x00000001</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/* Clock Control Registers */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CS4280_CLKCR1" data-ref="_M/CS4280_CLKCR1">CS4280_CLKCR1</dfn>	   0x400	/* Clock Control Register 1 */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_PLLSS_SPBC" data-ref="_M/CLKCR1_PLLSS_SPBC">CLKCR1_PLLSS_SPBC</dfn> 0x00000000</u></td></tr>
<tr><th id="52">52</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_PLLSS_RSV" data-ref="_M/CLKCR1_PLLSS_RSV">CLKCR1_PLLSS_RSV</dfn>  0x00000004</u></td></tr>
<tr><th id="53">53</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_PLLSS_PCI" data-ref="_M/CLKCR1_PLLSS_PCI">CLKCR1_PLLSS_PCI</dfn>  0x00000008</u></td></tr>
<tr><th id="54">54</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_PLLSS_RSV2" data-ref="_M/CLKCR1_PLLSS_RSV2">CLKCR1_PLLSS_RSV2</dfn> 0x0000000c</u></td></tr>
<tr><th id="55">55</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_PLLP" data-ref="_M/CLKCR1_PLLP">CLKCR1_PLLP</dfn>	   0x00000010</u></td></tr>
<tr><th id="56">56</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR1_SWCE" data-ref="_M/CLKCR1_SWCE">CLKCR1_SWCE</dfn>	   0x00000020</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CS4280_CLKCR2" data-ref="_M/CS4280_CLKCR2">CS4280_CLKCR2</dfn>	   0x404	/* Clock Control Register 2 */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR2_PDIVS_RSV" data-ref="_M/CLKCR2_PDIVS_RSV">CLKCR2_PDIVS_RSV</dfn>  0x00000002</u></td></tr>
<tr><th id="60">60</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR2_PDIVS_8" data-ref="_M/CLKCR2_PDIVS_8">CLKCR2_PDIVS_8</dfn>	   0x00000008</u></td></tr>
<tr><th id="61">61</th><td><u>#define	 <dfn class="macro" id="_M/CLKCR2_PDIVS_16" data-ref="_M/CLKCR2_PDIVS_16">CLKCR2_PDIVS_16</dfn>   0x00000000</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/CS4280_PLLM" data-ref="_M/CS4280_PLLM">CS4280_PLLM</dfn>	   0x408	/* PLL Multiplier Register */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	 <dfn class="macro" id="_M/PLLM_STATE" data-ref="_M/PLLM_STATE">PLLM_STATE</dfn>	   0x0000003a</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/CS4280_PLLCC" data-ref="_M/CS4280_PLLCC">CS4280_PLLCC</dfn>	   0x40c	/* PLL Capacitor Coefficient Register */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	 <dfn class="macro" id="_M/PLLCC_CDR_STATE" data-ref="_M/PLLCC_CDR_STATE">PLLCC_CDR_STATE</dfn>   0x00000006</u></td></tr>
<tr><th id="68">68</th><td><u>#define	 <dfn class="macro" id="_M/PLLCC_LPF_STATE" data-ref="_M/PLLCC_LPF_STATE">PLLCC_LPF_STATE</dfn>   0x00000078</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i>/* General Configuration Registers */</i></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERMC1" data-ref="_M/CS4280_SERMC1">CS4280_SERMC1</dfn>	   0x420	/* Serial Port Master Control Register 1 */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_MSPE" data-ref="_M/SERMC1_MSPE">SERMC1_MSPE</dfn>	   0x00000001</u></td></tr>
<tr><th id="73">73</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_PTC_MASK" data-ref="_M/SERMC1_PTC_MASK">SERMC1_PTC_MASK</dfn>   0x0000000e</u></td></tr>
<tr><th id="74">74</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_PTC_CS423X" data-ref="_M/SERMC1_PTC_CS423X">SERMC1_PTC_CS423X</dfn> 0x00000000</u></td></tr>
<tr><th id="75">75</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_PTC_AC97" data-ref="_M/SERMC1_PTC_AC97">SERMC1_PTC_AC97</dfn>   0x00000002</u></td></tr>
<tr><th id="76">76</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_PLB_EN" data-ref="_M/SERMC1_PLB_EN">SERMC1_PLB_EN</dfn>	   0x00000010</u></td></tr>
<tr><th id="77">77</th><td><u>#define	 <dfn class="macro" id="_M/SERMC1_XLB_EN" data-ref="_M/SERMC1_XLB_EN">SERMC1_XLB_EN</dfn>	   0x00000020</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERC1" data-ref="_M/CS4280_SERC1">CS4280_SERC1</dfn>	   0x428	/* Serial Port Configuration Register 1 */</u></td></tr>
<tr><th id="79">79</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1EN" data-ref="_M/SERC1_SO1EN">SERC1_SO1EN</dfn>	   0x00000001</u></td></tr>
<tr><th id="80">80</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1F_MASK" data-ref="_M/SERC1_SO1F_MASK">SERC1_SO1F_MASK</dfn>   0x0000000e</u></td></tr>
<tr><th id="81">81</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1F_CS423X" data-ref="_M/SERC1_SO1F_CS423X">SERC1_SO1F_CS423X</dfn> 0x00000000</u></td></tr>
<tr><th id="82">82</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1F_AC97" data-ref="_M/SERC1_SO1F_AC97">SERC1_SO1F_AC97</dfn>   0x00000002</u></td></tr>
<tr><th id="83">83</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1F_DAC" data-ref="_M/SERC1_SO1F_DAC">SERC1_SO1F_DAC</dfn>	   0x00000004</u></td></tr>
<tr><th id="84">84</th><td><u>#define	 <dfn class="macro" id="_M/SERC1_SO1F_SPDIF" data-ref="_M/SERC1_SO1F_SPDIF">SERC1_SO1F_SPDIF</dfn>  0x00000006</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERC2" data-ref="_M/CS4280_SERC2">CS4280_SERC2</dfn>	   0x42c	/* Serial Port Configuration Register 2 */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1EN" data-ref="_M/SERC2_SI1EN">SERC2_SI1EN</dfn>	   0x00000001</u></td></tr>
<tr><th id="87">87</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1F_MASK" data-ref="_M/SERC2_SI1F_MASK">SERC2_SI1F_MASK</dfn>   0x0000000e</u></td></tr>
<tr><th id="88">88</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1F_CS423X" data-ref="_M/SERC2_SI1F_CS423X">SERC2_SI1F_CS423X</dfn> 0x00000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1F_AC97" data-ref="_M/SERC2_SI1F_AC97">SERC2_SI1F_AC97</dfn>   0x00000002</u></td></tr>
<tr><th id="90">90</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1F_ADC" data-ref="_M/SERC2_SI1F_ADC">SERC2_SI1F_ADC</dfn>	   0x00000004</u></td></tr>
<tr><th id="91">91</th><td><u>#define	 <dfn class="macro" id="_M/SERC2_SI1F_SPDIF" data-ref="_M/SERC2_SI1F_SPDIF">SERC2_SI1F_SPDIF</dfn>  0x00000006</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBSP" data-ref="_M/CS4280_SERBSP">CS4280_SERBSP</dfn>	   0x43c</u></td></tr>
<tr><th id="94">94</th><td><u>#define	 <dfn class="macro" id="_M/SERBSP_FSP_MASK" data-ref="_M/SERBSP_FSP_MASK">SERBSP_FSP_MASK</dfn>   0x0000000f</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBST" data-ref="_M/CS4280_SERBST">CS4280_SERBST</dfn>	   0x440</u></td></tr>
<tr><th id="97">97</th><td><u>#define	 <dfn class="macro" id="_M/SERBST_RRDY" data-ref="_M/SERBST_RRDY">SERBST_RRDY</dfn>	   0x00000001</u></td></tr>
<tr><th id="98">98</th><td><u>#define	 <dfn class="macro" id="_M/SERBST_WBSY" data-ref="_M/SERBST_WBSY">SERBST_WBSY</dfn>	   0x00000002</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBCM" data-ref="_M/CS4280_SERBCM">CS4280_SERBCM</dfn>	   0x444</u></td></tr>
<tr><th id="100">100</th><td><u>#define	 <dfn class="macro" id="_M/SERBCM_RDC" data-ref="_M/SERBCM_RDC">SERBCM_RDC</dfn>	   0x000000001</u></td></tr>
<tr><th id="101">101</th><td><u>#define	 <dfn class="macro" id="_M/SERBCM_WRC" data-ref="_M/SERBCM_WRC">SERBCM_WRC</dfn>	   0x000000002</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBAD" data-ref="_M/CS4280_SERBAD">CS4280_SERBAD</dfn>	   0x448</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBCF" data-ref="_M/CS4280_SERBCF">CS4280_SERBCF</dfn>	   0x44C</u></td></tr>
<tr><th id="104">104</th><td><u>#define	 <dfn class="macro" id="_M/SERBCF_HBP" data-ref="_M/SERBCF_HBP">SERBCF_HBP</dfn>	   0x00000001</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERBWP" data-ref="_M/CS4280_SERBWP">CS4280_SERBWP</dfn>	   0x450</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/*</i></td></tr>
<tr><th id="108">108</th><td><i> * AC97 Registers are moved to cs428xreg.h since</i></td></tr>
<tr><th id="109">109</th><td><i> * they are common for CS4280 and CS4281</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* Host Access Methods */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/CS4280_GPIOR" data-ref="_M/CS4280_GPIOR">CS4280_GPIOR</dfn>	   0x4b8	/* General Purpose I/O Register */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/CS4280_EGPIODR" data-ref="_M/CS4280_EGPIODR">CS4280_EGPIODR</dfn>	   0x4bc	/* Extended GPIO Direction Register */</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CS4280_EGPIOPTR" data-ref="_M/CS4280_EGPIOPTR">CS4280_EGPIOPTR</dfn>	   0x4c0	/* Extended GPIO Polarity/Type Register */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/CS4280_EGPIOTR" data-ref="_M/CS4280_EGPIOTR">CS4280_EGPIOTR</dfn>	   0x4c4	/* Extended GPIO Sticky Register */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/CS4280_EGPIOWR" data-ref="_M/CS4280_EGPIOWR">CS4280_EGPIOWR</dfn>	   0x4c8	/* Extended GPIO Wakeup Register */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CS4280_EGPIOSR" data-ref="_M/CS4280_EGPIOSR">CS4280_EGPIOSR</dfn>	   0x4cc	/* Extended GPIO Status Register */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>/* Control Register */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CS4280_CFGI" data-ref="_M/CS4280_CFGI">CS4280_CFGI</dfn>	   0x4b0	/* Configuration Interface Register */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/CS4280_SERACC" data-ref="_M/CS4280_SERACC">CS4280_SERACC</dfn>	   0x4d8</u></td></tr>
<tr><th id="124">124</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_CTYPE_MASK" data-ref="_M/SERACC_CTYPE_MASK">SERACC_CTYPE_MASK</dfn> 0x00000001</u></td></tr>
<tr><th id="125">125</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_CTYPE_1_03" data-ref="_M/SERACC_CTYPE_1_03">SERACC_CTYPE_1_03</dfn> 0x00000000</u></td></tr>
<tr><th id="126">126</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_CTYPE_2_0" data-ref="_M/SERACC_CTYPE_2_0">SERACC_CTYPE_2_0</dfn>  0x00000001</u></td></tr>
<tr><th id="127">127</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_TWO_CODECS" data-ref="_M/SERACC_TWO_CODECS">SERACC_TWO_CODECS</dfn> 0x00000002</u></td></tr>
<tr><th id="128">128</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_MDM" data-ref="_M/SERACC_MDM">SERACC_MDM</dfn>	   0x00000004</u></td></tr>
<tr><th id="129">129</th><td><u>#define	 <dfn class="macro" id="_M/SERACC_HSP" data-ref="_M/SERACC_HSP">SERACC_HSP</dfn>	   0x00000008</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* Midi Port */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CS4280_MIDCR" data-ref="_M/CS4280_MIDCR">CS4280_MIDCR</dfn>	   0x490	/* MIDI Control Register */</u></td></tr>
<tr><th id="133">133</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_TXE" data-ref="_M/MIDCR_TXE">MIDCR_TXE</dfn>	   0x00000001	/* MIDI Transmit Enable */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_RXE" data-ref="_M/MIDCR_RXE">MIDCR_RXE</dfn>	   0x00000002	/* MIDI Receive Enable */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_RIE" data-ref="_M/MIDCR_RIE">MIDCR_RIE</dfn>	   0x00000004	/* MIDI Receive Interrupt Enable */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_TIE" data-ref="_M/MIDCR_TIE">MIDCR_TIE</dfn>	   0x00000008	/* MIDI Transmit Interrupt Enable */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_MLB" data-ref="_M/MIDCR_MLB">MIDCR_MLB</dfn>	   0x00000010	/* MIDI Loop Back Enable */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_MRST" data-ref="_M/MIDCR_MRST">MIDCR_MRST</dfn>	   0x00000020	/* MIDI Reset */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	 <dfn class="macro" id="_M/MIDCR_MASK" data-ref="_M/MIDCR_MASK">MIDCR_MASK</dfn>	   0x0000003f</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/CS4280_MIDSR" data-ref="_M/CS4280_MIDSR">CS4280_MIDSR</dfn>	   0x494	/* Host MIDI Status Register */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	 <dfn class="macro" id="_M/MIDSR_TBF" data-ref="_M/MIDSR_TBF">MIDSR_TBF</dfn>	   0x00000001	/* Transmit Buffer Full */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	 <dfn class="macro" id="_M/MIDSR_RBE" data-ref="_M/MIDSR_RBE">MIDSR_RBE</dfn>	   0x00000002	/* Receive Buffer Empty */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CS4280_MIDWP" data-ref="_M/CS4280_MIDWP">CS4280_MIDWP</dfn>	   0x498	/* MIDI Write Port */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	 <dfn class="macro" id="_M/MIDWP_MASK" data-ref="_M/MIDWP_MASK">MIDWP_MASK</dfn>	   0x000000ff</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/CS4280_MIDRP" data-ref="_M/CS4280_MIDRP">CS4280_MIDRP</dfn>	   0x49c	/* MIDI Read Port */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	 <dfn class="macro" id="_M/MIDRP_MASK" data-ref="_M/MIDRP_MASK">MIDRP_MASK</dfn>	   0x000000ff</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* Joy Stick Port */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/CS4280_JSPT" data-ref="_M/CS4280_JSPT">CS4280_JSPT</dfn>	   0x480	/* Joystick Poll/Trigger Register */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/CS4280_JSCTL" data-ref="_M/CS4280_JSCTL">CS4280_JSCTL</dfn>	   0x484	/* Joystick Control Register */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CS4280_JSC1" data-ref="_M/CS4280_JSC1">CS4280_JSC1</dfn>	   0x488	/* Joystick Coordinate Register 1 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CS4280_JSC2" data-ref="_M/CS4280_JSC2">CS4280_JSC2</dfn>	   0x48c	/* Joystick Coordinate Register 2 */</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><i>/* BA1 */</i></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/* Playback Parameters */</i></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/CS4280_PDTC" data-ref="_M/CS4280_PDTC">CS4280_PDTC</dfn>	  0x00c0	/* Playback DMA Transaction Count */</u></td></tr>
<tr><th id="159">159</th><td><u>#define	 <dfn class="macro" id="_M/PDTC_MASK" data-ref="_M/PDTC_MASK">PDTC_MASK</dfn>	  0x000003ff</u></td></tr>
<tr><th id="160">160</th><td><u>#define	 <dfn class="macro" id="_M/CS4280_MK_PDTC" data-ref="_M/CS4280_MK_PDTC">CS4280_MK_PDTC</dfn>(x) ((x)/2 - 1)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/CS4280_PFIE" data-ref="_M/CS4280_PFIE">CS4280_PFIE</dfn>	  0x00c4	/* Playback Format and Interrupt Enable */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_UNSIGNED" data-ref="_M/PFIE_UNSIGNED">PFIE_UNSIGNED</dfn>	  0x00008000	/* Playback Format is unsigned */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_SWAPPED" data-ref="_M/PFIE_SWAPPED">PFIE_SWAPPED</dfn>	  0x00004000	/* Playback Format is need swapped */</u></td></tr>
<tr><th id="164">164</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_MONO" data-ref="_M/PFIE_MONO">PFIE_MONO</dfn>	  0x00002000	/* Playback Format is monoral */</u></td></tr>
<tr><th id="165">165</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_8BIT" data-ref="_M/PFIE_8BIT">PFIE_8BIT</dfn>	  0x00001000	/* Playback Format is 8bit */</u></td></tr>
<tr><th id="166">166</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_PI_ENABLE" data-ref="_M/PFIE_PI_ENABLE">PFIE_PI_ENABLE</dfn>	  0x00000000	/* Playback Interrupt Enabled */</u></td></tr>
<tr><th id="167">167</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_PI_DISABLE" data-ref="_M/PFIE_PI_DISABLE">PFIE_PI_DISABLE</dfn>  0x00000010	/* Playback Interrupt Disabled */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_PI_MASK" data-ref="_M/PFIE_PI_MASK">PFIE_PI_MASK</dfn>	  0x0000003f</u></td></tr>
<tr><th id="169">169</th><td><u>#define	 <dfn class="macro" id="_M/PFIE_MASK" data-ref="_M/PFIE_MASK">PFIE_MASK</dfn>	  0x0000f03f</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/CS4280_PBA" data-ref="_M/CS4280_PBA">CS4280_PBA</dfn>	  0x00c8	/* Playback Buffer Address */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/CS4280_PVOL" data-ref="_M/CS4280_PVOL">CS4280_PVOL</dfn>	  0x00f8	/* Playback Volume */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/CS4280_PSRC" data-ref="_M/CS4280_PSRC">CS4280_PSRC</dfn>	  0x0288	/* Playback Sample Rate Correction */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	 <dfn class="macro" id="_M/PSRC_MASK" data-ref="_M/PSRC_MASK">PSRC_MASK</dfn>	  0xffff0000</u></td></tr>
<tr><th id="174">174</th><td><u>#define	 <dfn class="macro" id="_M/CS4280_MK_PSRC" data-ref="_M/CS4280_MK_PSRC">CS4280_MK_PSRC</dfn>(psrc, py) ((((psrc) &lt;&lt; 16) &amp; 0xffff0000) | ((py) &amp; 0xffff))</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/CS4280_PCTL" data-ref="_M/CS4280_PCTL">CS4280_PCTL</dfn>	  0x02a4	/* Playback Control */</u></td></tr>
<tr><th id="176">176</th><td><u>#define	 <dfn class="macro" id="_M/PCTL_MASK" data-ref="_M/PCTL_MASK">PCTL_MASK</dfn>	  0xffff0000</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/CS4280_PPI" data-ref="_M/CS4280_PPI">CS4280_PPI</dfn>	  0x02b4	/* Playback Phase Increment */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* Capture Parameters */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/CS4280_CCTL" data-ref="_M/CS4280_CCTL">CS4280_CCTL</dfn>	  0x0064	/* Capture Control */</u></td></tr>
<tr><th id="181">181</th><td><u>#define	 <dfn class="macro" id="_M/CCTL_MASK" data-ref="_M/CCTL_MASK">CCTL_MASK</dfn>	  0x0000ffff</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/CS4280_CDTC" data-ref="_M/CS4280_CDTC">CS4280_CDTC</dfn>	  0x0100	/* Capture DMA Transaction Count */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CS4280_CIE" data-ref="_M/CS4280_CIE">CS4280_CIE</dfn>	  0x0104	/* Capture Interrupt Enable */</u></td></tr>
<tr><th id="184">184</th><td><u>#define	 <dfn class="macro" id="_M/CIE_CI_ENABLE" data-ref="_M/CIE_CI_ENABLE">CIE_CI_ENABLE</dfn>	  0x00000001	/* Capture Interrupt enabled */</u></td></tr>
<tr><th id="185">185</th><td><u>#define	 <dfn class="macro" id="_M/CIE_CI_DISABLE" data-ref="_M/CIE_CI_DISABLE">CIE_CI_DISABLE</dfn>	  0x00000011	/* Capture Interrupt disabled */</u></td></tr>
<tr><th id="186">186</th><td><u>#define	 <dfn class="macro" id="_M/CIE_CI_MASK" data-ref="_M/CIE_CI_MASK">CIE_CI_MASK</dfn>	  0x0000003f</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/CS4280_CBA" data-ref="_M/CS4280_CBA">CS4280_CBA</dfn>	  0x010c	/* Capture Buffer Address */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/CS4280_CSRC" data-ref="_M/CS4280_CSRC">CS4280_CSRC</dfn>	  0x02c8	/* Capture Sample Rate Correction */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	 <dfn class="macro" id="_M/CSRC_MASK" data-ref="_M/CSRC_MASK">CSRC_MASK</dfn>	  0xffff0000</u></td></tr>
<tr><th id="190">190</th><td><u>#define	 <dfn class="macro" id="_M/CS4280_MK_CSRC" data-ref="_M/CS4280_MK_CSRC">CS4280_MK_CSRC</dfn>(csrc, cy) ((((csrc) &lt;&lt; 16) &amp; 0xffff0000) | ((cy) &amp; 0xffff))</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/CS4280_CCI" data-ref="_M/CS4280_CCI">CS4280_CCI</dfn>	  0x02d8	/* Capture Coefficient Increment */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	 <dfn class="macro" id="_M/CCI_MASK" data-ref="_M/CCI_MASK">CCI_MASK</dfn>	  0xffff0000</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/CS4280_CD" data-ref="_M/CS4280_CD">CS4280_CD</dfn>	  0x02e0	/* Capture Delay */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	 <dfn class="macro" id="_M/CD_MASK" data-ref="_M/CD_MASK">CD_MASK</dfn>	  0xfffc000</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/CS4280_CPI" data-ref="_M/CS4280_CPI">CS4280_CPI</dfn>	  0x02f4	/* Capture Phase Incremnt */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/CS4280_CGL" data-ref="_M/CS4280_CGL">CS4280_CGL</dfn>	  0x0134	/* Capture Group Length */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	 <dfn class="macro" id="_M/CGL_MASK" data-ref="_M/CGL_MASK">CGL_MASK</dfn>	  0x0000ffff</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/CS4280_CNT" data-ref="_M/CS4280_CNT">CS4280_CNT</dfn>	  0x0340	/* Capture Number of Triplets */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/CS4280_CGC" data-ref="_M/CS4280_CGC">CS4280_CGC</dfn>	  0x0138	/* Capture Group Count */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	 <dfn class="macro" id="_M/CGC_MASK" data-ref="_M/CGC_MASK">CGC_MASK</dfn>	  0x0000ffff</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/CS4280_CVOL" data-ref="_M/CS4280_CVOL">CS4280_CVOL</dfn>	  0x02f8	/* Capture Volume */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* Processor Registers */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/CS4280_SPCR" data-ref="_M/CS4280_SPCR">CS4280_SPCR</dfn>	  0x30000	/* Processor Control Register */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	 <dfn class="macro" id="_M/SPCR_RUN" data-ref="_M/SPCR_RUN">SPCR_RUN</dfn>	  0x00000001</u></td></tr>
<tr><th id="206">206</th><td><u>#define	 <dfn class="macro" id="_M/SPCR_STPFR" data-ref="_M/SPCR_STPFR">SPCR_STPFR</dfn>	  0x00000002</u></td></tr>
<tr><th id="207">207</th><td><u>#define	 <dfn class="macro" id="_M/SPCR_RUNFR" data-ref="_M/SPCR_RUNFR">SPCR_RUNFR</dfn>	  0x00000004</u></td></tr>
<tr><th id="208">208</th><td><u>#define	 <dfn class="macro" id="_M/SPCR_DRQEN" data-ref="_M/SPCR_DRQEN">SPCR_DRQEN</dfn>	  0x00000020</u></td></tr>
<tr><th id="209">209</th><td><u>#define	 <dfn class="macro" id="_M/SPCR_RSTSP" data-ref="_M/SPCR_RSTSP">SPCR_RSTSP</dfn>	  0x00000040</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/CS4280_DREG" data-ref="_M/CS4280_DREG">CS4280_DREG</dfn>	  0x30004</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/CS4280_DSRWP" data-ref="_M/CS4280_DSRWP">CS4280_DSRWP</dfn>	  0x30008</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/CS4280_TWPR" data-ref="_M/CS4280_TWPR">CS4280_TWPR</dfn>	  0x3000c	/* Trap Write Port Register */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/CS4280_SPWR" data-ref="_M/CS4280_SPWR">CS4280_SPWR</dfn>	  0x30010</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/CS4280_SPCS" data-ref="_M/CS4280_SPCS">CS4280_SPCS</dfn>	  0x30028	/* Processor Clock Status Register */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	 <dfn class="macro" id="_M/SPCS_SPRUN" data-ref="_M/SPCS_SPRUN">SPCS_SPRUN</dfn>	  0x00000100</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/CS4280_FRMT" data-ref="_M/CS4280_FRMT">CS4280_FRMT</dfn>	  0x30030	/* Frame Timer Register */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	 <dfn class="macro" id="_M/FRMT_FTV" data-ref="_M/FRMT_FTV">FRMT_FTV</dfn>	  0x00000adf</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_WAIT" data-ref="_M/MIDI_BUSY_WAIT">MIDI_BUSY_WAIT</dfn>		100</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/MIDI_BUSY_DELAY" data-ref="_M/MIDI_BUSY_DELAY">MIDI_BUSY_DELAY</dfn>		100	/* Delay when UART is busy */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* 3*1024 parameter, 3.5*1024 sample, 2*3.5*1024 code */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/BA1_DWORD_SIZE" data-ref="_M/BA1_DWORD_SIZE">BA1_DWORD_SIZE</dfn>		(13 * 1024 + 512)</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/BA1_MEMORY_COUNT" data-ref="_M/BA1_MEMORY_COUNT">BA1_MEMORY_COUNT</dfn>	3</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><b>struct</b> <dfn class="type def" id="BA1struct" title='BA1struct' data-ref="BA1struct" data-ref-filename="BA1struct">BA1struct</dfn> {</td></tr>
<tr><th id="228">228</th><td>	<b>struct</b> {</td></tr>
<tr><th id="229">229</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="BA1struct::(anonymous)::offset" title='BA1struct::(anonymous struct)::offset' data-ref="BA1struct::(anonymous)::offset" data-ref-filename="BA1struct..(anonymous)..offset">offset</dfn>;</td></tr>
<tr><th id="230">230</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="BA1struct::(anonymous)::size" title='BA1struct::(anonymous struct)::size' data-ref="BA1struct::(anonymous)::size" data-ref-filename="BA1struct..(anonymous)..size">size</dfn>;</td></tr>
<tr><th id="231">231</th><td>	} <dfn class="decl field" id="BA1struct::memory" title='BA1struct::memory' data-ref="BA1struct::memory" data-ref-filename="BA1struct..memory">memory</dfn>[<a class="macro" href="#225" title="3" data-ref="_M/BA1_MEMORY_COUNT">BA1_MEMORY_COUNT</a>];</td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="BA1struct::map" title='BA1struct::map' data-ref="BA1struct::map" data-ref-filename="BA1struct..map">map</dfn>[<a class="macro" href="#224" title="(13 * 1024 + 512)" data-ref="_M/BA1_DWORD_SIZE">BA1_DWORD_SIZE</a>];</td></tr>
<tr><th id="233">233</th><td>};</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/CS4280_ICHUNK" data-ref="_M/CS4280_ICHUNK">CS4280_ICHUNK</dfn>	2048	/* Bytes between interrupts */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/CS4280_DCHUNK" data-ref="_M/CS4280_DCHUNK">CS4280_DCHUNK</dfn>	4096	/* Bytes of DMA memory */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/CS4280_DALIGN" data-ref="_M/CS4280_DALIGN">CS4280_DALIGN</dfn>	4096	/* Alignment of DMA memory */</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i>/* for AC97_REG_POWER */</i></td></tr>
<tr><th id="240">240</th><td><u>#define	  <dfn class="macro" id="_M/CS4280_POWER_DOWN_ALL" data-ref="_M/CS4280_POWER_DOWN_ALL">CS4280_POWER_DOWN_ALL</dfn>	      0x7f0f</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='cs4280.c.html'>netbsd/sys/dev/pci/cs4280.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
