data_mem_d_IP.v,verilog,xil_defaultlib,../../../../../5_stage_pipeline/DataPath_modules/design/data_mem_d_IP/sim/data_mem_d_IP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
