OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/core_cells/runs/SUN5/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/core_cells/runs/SUN5/tmp/placement/8-global.def
[INFO ODB-0128] Design: core_cells
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 3349 components and 8001 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 7974 connections.
[INFO ODB-0133]     Created 15 nets and 27 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/core_cells/runs/SUN5/tmp/placement/8-global.def
###############################################################################
# Created by write_sdc
# Sun May 22 08:44:55 2022
###############################################################################
current_design core_cells
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out1[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out2}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out2}]
set_load -pin_load 0.0334 [get_ports {out1[3]}]
set_load -pin_load 0.0334 [get_ports {out1[2]}]
set_load -pin_load 0.0334 [get_ports {out1[1]}]
set_load -pin_load 0.0334 [get_ports {out1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 2 input buffers.
[INFO RSZ-0028] Inserted 5 output buffers.
[INFO RSZ-0058] Using max wire length 3048um.
[INFO RSZ-0039] Resized 9 instances.
Placement Analysis
---------------------------------
total displacement         35.2 u
average displacement        0.0 u
max displacement           24.6 u
original HPWL            5619.7 u
legalized HPWL           5624.7 u
delta HPWL                    0 %

[INFO DPL-0020] Mirrored 7 instances
[INFO DPL-0021] HPWL before            5624.7 u
[INFO DPL-0022] HPWL after             5611.4 u
[INFO DPL-0023] HPWL delta               -0.2 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.38    0.38 v _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.08    0.00    0.38 v output7/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.57 v output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.09    0.00    0.57 v out2 (out)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  2.32   slack (MET)


Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ reset (in)
     1    0.01                           reset (net)
                  0.03    0.00    2.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
                  0.14    0.15    2.17 ^ input2/X (sky130_fd_sc_hd__buf_6)
     3    0.07                           net2 (net)
                  0.14    0.02    2.18 ^ _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.08    0.26    2.45 v _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.08    0.00    2.45 v _4_/C (sky130_fd_sc_hd__and3_4)
                  0.07    0.22    2.67 v _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.07    0.01    2.68 v _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.09    0.19    2.87 v _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.09    0.01    2.87 v _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  2.66   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.15    2.16 v input2/X (sky130_fd_sc_hd__buf_6)
     3    0.07                           net2 (net)
                  0.08    0.02    2.17 v _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.14    0.33    2.51 ^ _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.14    0.00    2.51 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.28    2.79 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    2.80 ^ _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    3.03 ^ _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.12    0.01    3.04 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out2 (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.16    0.46    0.46 ^ _6_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           net7 (net)
                  0.16    0.01    0.47 ^ output7/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    0.72 ^ output7/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out2 (net)
                  0.17    0.00    0.72 ^ out2 (out)
                                  0.72   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.01                           reset (net)
                  0.01    0.00    2.01 v input2/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.15    2.16 v input2/X (sky130_fd_sc_hd__buf_6)
     3    0.07                           net2 (net)
                  0.08    0.02    2.17 v _3_/A_N (sky130_fd_sc_hd__and3b_2)
                  0.14    0.33    2.51 ^ _3_/X (sky130_fd_sc_hd__and3b_2)
     1    0.02                           _1_ (net)
                  0.14    0.00    2.51 ^ _4_/C (sky130_fd_sc_hd__and3_4)
                  0.13    0.28    2.79 ^ _4_/X (sky130_fd_sc_hd__and3_4)
     1    0.04                           _2_ (net)
                  0.13    0.01    2.80 ^ _5_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.12    0.23    3.03 ^ _5_/X (sky130_fd_sc_hd__clkbuf_4)
     1    0.04                           _0_ (net)
                  0.12    0.01    3.04 ^ _6_/D (sky130_fd_sc_hd__dfxtp_2)
                                  3.04   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _6_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  6.65   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.65

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 2.32
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.07e-06   1.55e-07   8.44e-12   4.23e-06  56.2%
Combinational          9.26e-07   2.36e-06   2.10e-09   3.29e-06  43.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.00e-06   2.52e-06   2.11e-09   7.51e-06 100.0%
                          66.5%      33.5%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 35824 u^2 15% utilization.
area_report_end
