Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/csmajs/wbi002/CS161L_Lab1/lab1_tb_isim_beh.exe" -prj "/home/csmajs/wbi002/CS161L_Lab1/lab1_tb_beh.prj" "work.lab1_tb" "work.glbl" 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/csmajs/wbi002/CS161L_Lab1/alu.v" into library work
Analyzing Verilog file "/home/csmajs/wbi002/CS161L_Lab1/lab1_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/csmajs/wbi002/CS161L_Lab1/lab1_tb.v" Line 43: Port carryout_detection is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94676 KB
Fuse CPU Usage: 990 ms
Compiling module alu
Compiling module lab1_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/csmajs/wbi002/CS161L_Lab1/lab1_tb_isim_beh.exe
Fuse Memory Usage: 1179556 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 240 ms
