Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Dec 28 19:25:49 2025
| Host         : LAPTOP-BULB1ILU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vending_mach_timing_summary_routed.rpt -pb vending_mach_timing_summary_routed.pb -rpx vending_mach_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_mach
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: money_in[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: money_in[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: purchase_in[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: purchase_in[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: purchase_in[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: purchase_in[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 purchase_in[1]
                            (input port)
  Destination:            invalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 3.909ns (48.810%)  route 4.100ns (51.190%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  purchase_in[1] (IN)
                         net (fo=0)                   0.000     0.000    purchase_in[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  purchase_in_IBUF[1]_inst/O
                         net (fo=3, routed)           1.591     2.598    D3/purchase_in_IBUF[1]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124     2.722 r  D3/invalid_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.645     3.368    D3/bs[0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124     3.492 r  D3/invalid_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     5.355    invalid_OBUF
    T11                  OBUF (Prop_obuf_I_O)         2.654     8.009 r  invalid_OBUF_inst/O
                         net (fo=0)                   0.000     8.009    invalid
    T11                                                               r  invalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.184ns  (logic 3.257ns (62.834%)  route 1.927ns (37.166%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D1/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  D1/q_reg/Q
                         net (fo=5, routed)           1.927     2.346    money_return_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.838     5.184 r  money_return_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.184    money_return[1]
    V12                                                               r  money_return[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.006ns  (logic 3.127ns (62.472%)  route 1.879ns (37.528%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  D2/q_reg/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  D2/q_reg/Q
                         net (fo=4, routed)           1.879     2.335    money_return_OBUF[2]
    U12                  OBUF (Prop_obuf_I_O)         2.671     5.006 r  money_return_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.006    money_return[2]
    U12                                                               r  money_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.986ns  (logic 3.114ns (62.448%)  route 1.872ns (37.552%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  D3/q_reg/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  D3/q_reg/Q
                         net (fo=3, routed)           1.872     2.328    money_return_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         2.658     4.986 r  money_return_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.986    money_return[3]
    U11                                                               r  money_return[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.867ns  (logic 3.128ns (64.263%)  route 1.739ns (35.737%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D0/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  D0/q_reg/Q
                         net (fo=4, routed)           1.739     2.195    money_return_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         2.672     4.867 r  money_return_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.867    money_return[0]
    V10                                                               r  money_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 purchase_in[0]
                            (input port)
  Destination:            D3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.834ns  (logic 1.234ns (32.173%)  route 2.601ns (67.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  purchase_in[0] (IN)
                         net (fo=0)                   0.000     0.000    purchase_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  purchase_in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.592     2.578    D0/purchase_in_IBUF[0]
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.124     2.702 r  D0/invalid_OBUF_inst_i_5/O
                         net (fo=3, routed)           1.009     3.710    D2/couts_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.124     3.834 r  D2/q_i_1__0/O
                         net (fo=1, routed)           0.000     3.834    D3/sumouts_3
    SLICE_X1Y55          FDCE                                         r  D3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 purchase_in[0]
                            (input port)
  Destination:            D2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.642ns  (logic 1.234ns (33.876%)  route 2.408ns (66.124%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  purchase_in[0] (IN)
                         net (fo=0)                   0.000     0.000    purchase_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 f  purchase_in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.592     2.578    D0/purchase_in_IBUF[0]
    SLICE_X0Y54          LUT4 (Prop_lut4_I0_O)        0.124     2.702 r  D0/invalid_OBUF_inst_i_5/O
                         net (fo=3, routed)           0.816     3.518    D1/couts_0
    SLICE_X1Y55          LUT4 (Prop_lut4_I2_O)        0.124     3.642 r  D1/q_i_1/O
                         net (fo=1, routed)           0.000     3.642    D2/sumouts_2
    SLICE_X1Y55          FDCE                                         r  D2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money_in[0]
                            (input port)
  Destination:            D1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 1.229ns (38.942%)  route 1.927ns (61.058%))
  Logic Levels:           3  (IBUF=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  money_in[0] (IN)
                         net (fo=0)                   0.000     0.000    money_in[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.987     0.987 r  money_in_IBUF[0]_inst/O
                         net (fo=8, routed)           1.443     2.430    D1/money_in_IBUF[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I0_O)        0.124     2.554 r  D1/q_i_2__0/O
                         net (fo=1, routed)           0.484     3.038    D0/s0__0
    SLICE_X0Y55          LUT5 (Prop_lut5_I4_O)        0.118     3.156 r  D0/q_i_1__1/O
                         net (fo=1, routed)           0.000     3.156    D1/sumouts_1
    SLICE_X0Y55          FDCE                                         r  D1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 purchase_in[0]
                            (input port)
  Destination:            D0/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.711ns  (logic 1.110ns (40.936%)  route 1.601ns (59.064%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  purchase_in[0] (IN)
                         net (fo=0)                   0.000     0.000    purchase_in[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  purchase_in_IBUF[0]_inst/O
                         net (fo=4, routed)           1.601     2.587    D0/purchase_in_IBUF[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.124     2.711 r  D0/q_i_1__2/O
                         net (fo=1, routed)           0.000     2.711    D0/sumouts_0
    SLICE_X0Y55          FDCE                                         r  D0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.054ns  (logic 0.999ns (48.646%)  route 1.055ns (51.354%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.055     2.054    D0/reset_IBUF
    SLICE_X0Y55          FDCE                                         f  D0/q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            D3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  D2/q_reg/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D2/q_reg/Q
                         net (fo=4, routed)           0.168     0.309    D2/money_return_OBUF[0]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  D2/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    D3/sumouts_3
    SLICE_X1Y55          FDCE                                         r  D3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            D1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.183ns (47.893%)  route 0.199ns (52.107%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D0/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D0/q_reg/Q
                         net (fo=4, routed)           0.199     0.340    D0/money_return_OBUF[0]
    SLICE_X0Y55          LUT5 (Prop_lut5_I0_O)        0.042     0.382 r  D0/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.382    D1/sumouts_1
    SLICE_X0Y55          FDCE                                         r  D1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            D0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.299%)  route 0.199ns (51.701%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D0/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D0/q_reg/Q
                         net (fo=4, routed)           0.199     0.340    D0/money_return_OBUF[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.045     0.385 r  D0/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.385    D0/sumouts_0
    SLICE_X0Y55          FDCE                                         r  D0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D1/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            D2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.227ns (44.892%)  route 0.279ns (55.108%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D1/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  D1/q_reg/Q
                         net (fo=5, routed)           0.279     0.407    D1/money_return_OBUF[0]
    SLICE_X1Y55          LUT4 (Prop_lut4_I0_O)        0.099     0.506 r  D1/q_i_1/O
                         net (fo=1, routed)           0.000     0.506    D2/sumouts_2
    SLICE_X1Y55          FDCE                                         r  D2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D2/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.228ns (35.346%)  route 0.416ns (64.654%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.416     0.644    D2/reset_IBUF
    SLICE_X1Y55          FDCE                                         f  D2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D3/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.228ns (35.346%)  route 0.416ns (64.654%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.416     0.644    D3/reset_IBUF
    SLICE_X1Y55          FDCE                                         f  D3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D0/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.228ns (35.109%)  route 0.421ns (64.891%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.421     0.648    D0/reset_IBUF
    SLICE_X0Y55          FDCE                                         f  D0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            D1/q_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.228ns (35.109%)  route 0.421ns (64.891%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.421     0.648    D1/reset_IBUF
    SLICE_X0Y55          FDCE                                         f  D1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D0/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.329ns (77.568%)  route 0.384ns (22.432%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  D0/q_reg/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D0/q_reg/Q
                         net (fo=4, routed)           0.384     0.525    money_return_OBUF[0]
    V10                  OBUF (Prop_obuf_I_O)         1.188     1.714 r  money_return_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.714    money_return[0]
    V10                                                               r  money_return[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D3/q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            money_return[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.315ns (75.650%)  route 0.423ns (24.350%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDCE                         0.000     0.000 r  D3/q_reg/C
    SLICE_X1Y55          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  D3/q_reg/Q
                         net (fo=3, routed)           0.423     0.564    money_return_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         1.174     1.739 r  money_return_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.739    money_return[3]
    U11                                                               r  money_return[3] (OUT)
  -------------------------------------------------------------------    -------------------





