// Seed: 3576681791
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  type_0 id_6 (
      .id_0(id_2),
      .id_1(id_3),
      .id_2(1),
      .id_3(id_5),
      .id_4(),
      .id_5(id_1)
  );
  always @(posedge id_5 or negedge 1) id_2 <= 1;
endmodule
