{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726101938832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726101938832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:45:38 2024 " "Processing started: Wed Sep 11 21:45:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726101938832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101938832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP-1 -c SAP-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP-1 -c SAP-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101938832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726101939533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726101939533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_CELL " "Found entity 1: CI74F189_CELL" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_bigger_cell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_bigger_cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_BIGGER_CELL " "Found entity 1: CI74F189_BIGGER_CELL" {  } { { "CI74F189_BIGGER_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_BIGGER_CELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74f189_decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74f189_decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74F189_DECODIFICADOR " "Found entity 1: CI74F189_DECODIFICADOR" {  } { { "CI74F189_DECODIFICADOR.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_DECODIFICADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls138_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls138_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS138_DEMUX " "Found entity 1: CI74LS138_DEMUX" {  } { { "CI74LS138_DEMUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS138_DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls139_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls139_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS139_DEMUX " "Found entity 1: CI74LS139_DEMUX" {  } { { "CI74LS139_DEMUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS139_DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls153.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls153.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS153 " "Found entity 1: CI74LS153" {  } { { "CI74LS153.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS153.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls157_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls157_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS157_MUX " "Found entity 1: CI74LS157_MUX" {  } { { "CI74LS157_MUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS157_MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls161.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls161.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS161 " "Found entity 1: CI74LS161" {  } { { "CI74LS161.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls161_contador_sincrono_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls161_contador_sincrono_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS161_CONTADOR_SINCRONO_4BITS " "Found entity 1: CI74LS161_CONTADOR_SINCRONO_4BITS" {  } { { "CI74LS161_CONTADOR_SINCRONO_4BITS.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161_CONTADOR_SINCRONO_4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls173a_registrador_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls173a_registrador_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS173A_REGISTRADOR_TRISTATE " "Found entity 1: CI74LS173A_REGISTRADOR_TRISTATE" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls245_buffer_tristate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls245_buffer_tristate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS245_BUFFER_TRISTATE " "Found entity 1: CI74LS245_BUFFER_TRISTATE" {  } { { "CI74LS245_BUFFER_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS245_BUFFER_TRISTATE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls283.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls283.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS283 " "Found entity 1: CI74LS283" {  } { { "CI74LS283.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS283.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74ls283_somador_completo_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74ls283_somador_completo_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74LS283_SOMADOR_COMPLETO_4BIT " "Found entity 1: CI74LS283_SOMADOR_COMPLETO_4BIT" {  } { { "CI74LS283_SOMADOR_COMPLETO_4BIT.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS283_SOMADOR_COMPLETO_4BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74244_buffer_tristate_unidirecional.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ci74244_buffer_tristate_unidirecional.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CI74244_BUFFER_TRISTATE_UNIDIRECIONAL " "Found entity 1: CI74244_BUFFER_TRISTATE_UNIDIRECIONAL" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_CONTROLLER " "Found entity 1: CLOCK_CONTROLLER" {  } { { "CLOCK_CONTROLLER.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CLOCK_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_de_programa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_de_programa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_DE_PROGRAMA " "Found entity 1: CONTADOR_DE_PROGRAMA" {  } { { "CONTADOR_DE_PROGRAMA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTADOR_DE_PROGRAMA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada_tri_saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file entrada_tri_saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ENTRADA_TRI_SAIDA " "Found entity 1: ENTRADA_TRI_SAIDA" {  } { { "ENTRADA_TRI_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ENTRADA_TRI_SAIDA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_em_anel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_em_anel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR_EM_ANEL " "Found entity 1: CONTADOR_EM_ANEL" {  } { { "CONTADOR_EM_ANEL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTADOR_EM_ANEL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_RAM " "Found entity 1: MEMORIA_RAM" {  } { { "MEMORIA_RAM.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MEMORIA_RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_ram_completa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria_ram_completa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_RAM_COMPLETA " "Found entity 1: MEMORIA_RAM_COMPLETA" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MEMORIA_RAM_COMPLETA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_octa_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_octa_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_OCTA_8BITS " "Found entity 1: MUX_OCTA_8BITS" {  } { { "MUX_OCTA_8BITS.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MUX_OCTA_8BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octal_buffer_tri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file octal_buffer_tri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OCTAL_BUFFER_TRI " "Found entity 1: OCTAL_BUFFER_TRI" {  } { { "OCTAL_BUFFER_TRI.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/OCTAL_BUFFER_TRI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_A " "Found entity 1: REGISTRADOR_A" {  } { { "REGISTRADOR_A.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_B " "Found entity 1: REGISTRADOR_B" {  } { { "REGISTRADOR_B.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_instrucoes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_instrucoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_DE_INSTRUCOES " "Found entity 1: REGISTRADOR_DE_INSTRUCOES" {  } { { "REGISTRADOR_DE_INSTRUCOES.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_DE_INSTRUCOES.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_de_saida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_de_saida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_DE_SAIDA " "Found entity 1: REGISTRADOR_DE_SAIDA" {  } { { "REGISTRADOR_DE_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_DE_SAIDA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR_MAR " "Found entity 1: REGISTRADOR_MAR" {  } { { "REGISTRADOR_MAR.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_novo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_novo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_NOVO " "Found entity 1: ULA_NOVO" {  } { { "ULA_NOVO.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ULA_NOVO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sap1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SAP1 " "Found entity 1: SAP1" {  } { { "SAP1.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726101950597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101950597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP1 " "Elaborating entity \"SAP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726101950675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_MAR REGISTRADOR_MAR:inst6 " "Elaborating entity \"REGISTRADOR_MAR\" for hierarchy \"REGISTRADOR_MAR:inst6\"" {  } { { "SAP1.bdf" "inst6" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 1272 1120 1320 1528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst5 " "Block or symbol \"GND\" of instance \"inst5\" overlaps another block or symbol" {  } { { "REGISTRADOR_MAR.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_MAR.bdf" { { 256 1128 1160 288 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74LS157_MUX REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99 " "Elaborating entity \"CI74LS157_MUX\" for hierarchy \"REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\"" {  } { { "REGISTRADOR_MAR.bdf" "inst99" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_MAR.bdf" { { 224 1160 1280 448 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74LS173A_REGISTRADOR_TRISTATE REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst " "Elaborating entity \"CI74LS173A_REGISTRADOR_TRISTATE\" for hierarchy \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\"" {  } { { "REGISTRADOR_MAR.bdf" "inst" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_MAR.bdf" { { 224 752 848 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_DE_PROGRAMA CONTADOR_DE_PROGRAMA:inst1 " "Elaborating entity \"CONTADOR_DE_PROGRAMA\" for hierarchy \"CONTADOR_DE_PROGRAMA:inst1\"" {  } { { "SAP1.bdf" "inst1" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 64 1240 1360 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENTRADA_TRI_SAIDA CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1 " "Elaborating entity \"ENTRADA_TRI_SAIDA\" for hierarchy \"CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\"" {  } { { "CONTADOR_DE_PROGRAMA.bdf" "inst1" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTADOR_DE_PROGRAMA.bdf" { { 152 768 888 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74LS161 CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst " "Elaborating entity \"CI74LS161\" for hierarchy \"CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\"" {  } { { "CONTADOR_DE_PROGRAMA.bdf" "inst" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTADOR_DE_PROGRAMA.bdf" { { 136 456 632 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_NOVO ULA_NOVO:inst " "Elaborating entity \"ULA_NOVO\" for hierarchy \"ULA_NOVO:inst\"" {  } { { "SAP1.bdf" "inst" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 736 1640 1800 1120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6 " "Elaborating entity \"CI74244_BUFFER_TRISTATE_UNIDIRECIONAL\" for hierarchy \"ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\"" {  } { { "ULA_NOVO.bdf" "inst6" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ULA_NOVO.bdf" { { 528 2200 2296 752 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74LS153 ULA_NOVO:inst\|CI74LS153:inst5 " "Elaborating entity \"CI74LS153\" for hierarchy \"ULA_NOVO:inst\|CI74LS153:inst5\"" {  } { { "ULA_NOVO.bdf" "inst5" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ULA_NOVO.bdf" { { 920 1664 1760 1176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74LS283_SOMADOR_COMPLETO_4BIT ULA_NOVO:inst\|CI74LS283_SOMADOR_COMPLETO_4BIT:inst40 " "Elaborating entity \"CI74LS283_SOMADOR_COMPLETO_4BIT\" for hierarchy \"ULA_NOVO:inst\|CI74LS283_SOMADOR_COMPLETO_4BIT:inst40\"" {  } { { "ULA_NOVO.bdf" "inst40" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ULA_NOVO.bdf" { { 872 1000 1096 1064 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst37 " "Block or symbol \"AND6\" of instance \"inst37\" overlaps another block or symbol" {  } { { "CI74LS283_SOMADOR_COMPLETO_4BIT.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS283_SOMADOR_COMPLETO_4BIT.bdf" { { 1400 1096 1160 1512 "inst37" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:inst98 " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:inst98\"" {  } { { "SAP1.bdf" "inst98" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 2064 928 1088 2416 "inst98" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_DECODIFICADOR CONTROLLER:inst98\|CI74F189_DECODIFICADOR:inst " "Elaborating entity \"CI74F189_DECODIFICADOR\" for hierarchy \"CONTROLLER:inst98\|CI74F189_DECODIFICADOR:inst\"" {  } { { "CONTROLLER.bdf" "inst" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTROLLER.bdf" { { 600 344 456 920 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR_EM_ANEL CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76 " "Elaborating entity \"CONTADOR_EM_ANEL\" for hierarchy \"CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\"" {  } { { "CONTROLLER.bdf" "inst76" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTROLLER.bdf" { { 920 600 696 1048 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_DE_INSTRUCOES REGISTRADOR_DE_INSTRUCOES:inst7 " "Elaborating entity \"REGISTRADOR_DE_INSTRUCOES\" for hierarchy \"REGISTRADOR_DE_INSTRUCOES:inst7\"" {  } { { "SAP1.bdf" "inst7" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 2064 1208 1320 2320 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OCTAL_BUFFER_TRI REGISTRADOR_DE_INSTRUCOES:inst7\|OCTAL_BUFFER_TRI:inst6 " "Elaborating entity \"OCTAL_BUFFER_TRI\" for hierarchy \"REGISTRADOR_DE_INSTRUCOES:inst7\|OCTAL_BUFFER_TRI:inst6\"" {  } { { "REGISTRADOR_DE_INSTRUCOES.bdf" "inst6" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/REGISTRADOR_DE_INSTRUCOES.bdf" { { 280 1512 1608 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_A REGISTRADOR_A:inst9 " "Elaborating entity \"REGISTRADOR_A\" for hierarchy \"REGISTRADOR_A:inst9\"" {  } { { "SAP1.bdf" "inst9" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 416 1648 1800 736 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_RAM_COMPLETA MEMORIA_RAM_COMPLETA:inst2 " "Elaborating entity \"MEMORIA_RAM_COMPLETA\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\"" {  } { { "SAP1.bdf" "inst2" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 1552 1160 1320 2032 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_RAM MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2 " "Elaborating entity \"MEMORIA_RAM\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\"" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "inst2" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MEMORIA_RAM_COMPLETA.bdf" { { 336 1240 1336 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_BIGGER_CELL MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17 " "Elaborating entity \"CI74F189_BIGGER_CELL\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\"" {  } { { "MEMORIA_RAM.bdf" "inst17" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MEMORIA_RAM.bdf" { { 3704 1008 1128 3928 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI74F189_CELL MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst " "Elaborating entity \"CI74F189_CELL\" for hierarchy \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\"" {  } { { "CI74F189_BIGGER_CELL.bdf" "inst" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_BIGGER_CELL.bdf" { { 168 776 888 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_CONTROLLER CLOCK_CONTROLLER:inst4 " "Elaborating entity \"CLOCK_CONTROLLER\" for hierarchy \"CLOCK_CONTROLLER:inst4\"" {  } { { "SAP1.bdf" "inst4" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 760 1184 1296 888 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_B REGISTRADOR_B:inst8 " "Elaborating entity \"REGISTRADOR_B\" for hierarchy \"REGISTRADOR_B:inst8\"" {  } { { "SAP1.bdf" "inst8" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 1144 1648 1760 1368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTRADOR_DE_SAIDA REGISTRADOR_DE_SAIDA:inst5 " "Elaborating entity \"REGISTRADOR_DE_SAIDA\" for hierarchy \"REGISTRADOR_DE_SAIDA:inst5\"" {  } { { "SAP1.bdf" "inst5" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 2256 1624 1744 2480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101950816 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99 " "Converted tri-state buffer \"REGISTRADOR_B:inst8\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99 " "Converted tri-state buffer \"REGISTRADOR_DE_INSTRUCOES:inst7\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99 " "Converted tri-state buffer \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99\" feeding internal logic into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1726101951197 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726101951197 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_CONTROLLER:inst4\|inst~0 " "Found clock multiplexer CLOCK_CONTROLLER:inst4\|inst~0" {  } { { "CLOCK_CONTROLLER.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CLOCK_CONTROLLER.bdf" { { 216 792 856 264 "inst" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1726101951244 "|SAP1|CLOCK_CONTROLLER:inst4|inst~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst8~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst8~0" {  } { { "CI74LS157_MUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS157_MUX.bdf" { { 712 936 1000 760 "inst8" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1726101951244 "|SAP1|REGISTRADOR_MAR:inst6|CI74LS157_MUX:inst99|inst8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst9~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst9~0" {  } { { "CI74LS157_MUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS157_MUX.bdf" { { 560 936 1000 608 "inst9" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1726101951244 "|SAP1|REGISTRADOR_MAR:inst6|CI74LS157_MUX:inst99|inst9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst10~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst10~0" {  } { { "CI74LS157_MUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS157_MUX.bdf" { { 416 936 1000 464 "inst10" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1726101951244 "|SAP1|REGISTRADOR_MAR:inst6|CI74LS157_MUX:inst99|inst10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst11~0 " "Found clock multiplexer REGISTRADOR_MAR:inst6\|CI74LS157_MUX:inst99\|inst11~0" {  } { { "CI74LS157_MUX.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS157_MUX.bdf" { { 264 928 992 312 "inst11" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1726101951244 "|SAP1|REGISTRADOR_MAR:inst6|CI74LS157_MUX:inst99|inst11~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1726101951244 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99 LED0 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99\" to the node \"LED0\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98 LED1 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98\" to the node \"LED1\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97 LED2 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97\" to the node \"LED2\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96 LED3 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96\" to the node \"LED3\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99 LED4 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99\" to the node \"LED4\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98 LED5 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98\" to the node \"LED5\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97 LED6 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97\" to the node \"LED6\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96 LED7 " "Converted the fanout from the always-enabled tri-state buffer \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96\" to the node \"LED7\" into a wire" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1726101951722 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1726101951722 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96 ULA_NOVO:inst\|inst20 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst96\" to the node \"ULA_NOVO:inst\|inst20\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97 ULA_NOVO:inst\|inst19 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst97\" to the node \"ULA_NOVO:inst\|inst19\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98 ULA_NOVO:inst\|inst18 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst98\" to the node \"ULA_NOVO:inst\|inst18\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99 ULA_NOVO:inst\|inst17 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst2\|inst99\" to the node \"ULA_NOVO:inst\|inst17\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99 ULA_NOVO:inst\|inst21 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst99\" to the node \"ULA_NOVO:inst\|inst21\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 784 1504 1536 832 "inst99" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98 ULA_NOVO:inst\|inst22 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst98\" to the node \"ULA_NOVO:inst\|inst22\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1256 1288 840 "inst98" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97 ULA_NOVO:inst\|inst23 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst97\" to the node \"ULA_NOVO:inst\|inst23\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 792 1016 1048 840 "inst97" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96 ULA_NOVO:inst\|inst24 " "Converted the fan-out from the tri-state buffer \"REGISTRADOR_A:inst9\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst96\" to the node \"ULA_NOVO:inst\|inst24\" into an OR gate" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 800 784 816 848 "inst96" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726101951722 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst4 REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst4\" to the node \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15\" into an OR gate" {  } { { "ENTRADA_TRI_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ENTRADA_TRI_SAIDA.bdf" { { 592 904 952 624 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst5 REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16 " "Converted the fan-out from the tri-state buffer \"CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst5\" to the node \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16\" into an OR gate" {  } { { "ENTRADA_TRI_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ENTRADA_TRI_SAIDA.bdf" { { 656 904 952 688 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst6 REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17 " "Converted the fan-out from the tri-state buffer \"CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst6\" to the node \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17\" into an OR gate" {  } { { "ENTRADA_TRI_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ENTRADA_TRI_SAIDA.bdf" { { 712 904 952 744 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst7 REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18 " "Converted the fan-out from the tri-state buffer \"CONTADOR_DE_PROGRAMA:inst1\|ENTRADA_TRI_SAIDA:inst1\|inst7\" to the node \"REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18\" into an OR gate" {  } { { "ENTRADA_TRI_SAIDA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/ENTRADA_TRI_SAIDA.bdf" { { 768 904 952 800 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst3 REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18 " "Converted the fan-out from the tri-state buffer \"ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst3\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 392 720 768 424 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst2 REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17 " "Converted the fan-out from the tri-state buffer \"ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst2\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 296 720 768 328 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst1 REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16 " "Converted the fan-out from the tri-state buffer \"ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst1\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 216 720 768 248 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15 " "Converted the fan-out from the tri-state buffer \"ULA_NOVO:inst\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst6\|inst\" to the node \"REGISTRADOR_DE_SAIDA:inst5\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15\" into an OR gate" {  } { { "CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74244_BUFFER_TRISTATE_UNIDIRECIONAL.bdf" { { 136 720 768 168 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst5\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst5\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst3\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst4\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst4\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst2\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst2\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst1 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst2\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst1\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst7\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst7\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst5\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst8\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst8\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst99\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst6\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst6\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst7\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst3\|inst7 MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4 " "Converted the fan-out from the tri-state buffer \"MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst17\|CI74F189_CELL:inst3\|inst7\" to the node \"MEMORIA_RAM_COMPLETA:inst2\|CI74244_BUFFER_TRISTATE_UNIDIRECIONAL:inst7\|inst4\" into an OR gate" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 320 856 904 352 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1726101951722 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1726101951722 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726101952097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726101953144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726101953144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "582 " "Implemented 582 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726101953238 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726101953238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726101953238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726101953238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726101953269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:45:53 2024 " "Processing ended: Wed Sep 11 21:45:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726101953269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726101953269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726101953269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726101953269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726101954952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726101954952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:45:54 2024 " "Processing started: Wed Sep 11 21:45:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726101954952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726101954952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SAP-1 -c SAP-1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SAP-1 -c SAP-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726101954952 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726101955139 ""}
{ "Info" "0" "" "Project  = SAP-1" {  } {  } 0 0 "Project  = SAP-1" 0 0 "Fitter" 0 0 1726101955139 ""}
{ "Info" "0" "" "Revision = SAP-1" {  } {  } 0 0 "Revision = SAP-1" 0 0 "Fitter" 0 0 1726101955139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726101955295 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726101955295 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SAP-1 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SAP-1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726101955311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726101955363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726101955363 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726101955644 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726101955660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726101955988 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726101955988 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726101955988 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726101956375 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP-1.sdc " "Synopsys Design Constraints File file not found: 'SAP-1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726101956975 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726101956975 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726101956975 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726101956975 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726101956975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_CONTROLLER:inst4\|inst5  " "Automatically promoted node CLOCK_CONTROLLER:inst4\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15 " "Destination node REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst15" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 648 744 824 712 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16 " "Destination node REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst16" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 648 976 1056 712 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17 " "Destination node REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst17" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 648 1240 1320 712 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18 " "Destination node REGISTRADOR_MAR:inst6\|CI74LS173A_REGISTRADOR_TRISTATE:inst\|inst18" {  } { { "CI74LS173A_REGISTRADOR_TRISTATE.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS173A_REGISTRADOR_TRISTATE.bdf" { { 648 1464 1544 712 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\|inst2 " "Destination node CONTROLLER:inst98\|CONTADOR_EM_ANEL:inst76\|inst2" {  } { { "CONTADOR_EM_ANEL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CONTADOR_EM_ANEL.bdf" { { 128 368 432 208 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORIA_RAM_COMPLETA:inst2\|inst3 " "Destination node MEMORIA_RAM_COMPLETA:inst2\|inst3" {  } { { "MEMORIA_RAM_COMPLETA.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/MEMORIA_RAM_COMPLETA.bdf" { { 568 1336 1400 616 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst16\|CI74F189_CELL:inst5\|inst " "Destination node MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst16\|CI74F189_CELL:inst5\|inst" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 144 560 624 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst12\|CI74F189_CELL:inst5\|inst " "Destination node MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst12\|CI74F189_CELL:inst5\|inst" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 144 560 624 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst2\|CI74F189_CELL:inst5\|inst " "Destination node MEMORIA_RAM_COMPLETA:inst2\|MEMORIA_RAM:inst2\|CI74F189_BIGGER_CELL:inst2\|CI74F189_CELL:inst5\|inst" {  } { { "CI74F189_CELL.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74F189_CELL.bdf" { { 144 560 624 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726101957068 ""}  } { { "CLOCK_CONTROLLER.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CLOCK_CONTROLLER.bdf" { { 280 912 976 328 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726101957068 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst18 " "Destination node CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst18" {  } { { "CI74LS161.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161.bdf" { { 360 1280 1344 440 "inst18" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst17 " "Destination node CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst17" {  } { { "CI74LS161.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161.bdf" { { 128 1280 1344 208 "inst17" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst20~2 " "Destination node CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst20~2" {  } { { "CI74LS161.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161.bdf" { { 992 1280 1344 1072 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst19~1 " "Destination node CONTADOR_DE_PROGRAMA:inst1\|CI74LS161:inst\|inst19~1" {  } { { "CI74LS161.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/CI74LS161.bdf" { { 640 1280 1344 720 "inst19" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726101957068 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726101957068 ""}  } { { "SAP1.bdf" "" { Schematic "C:/Users/kevin/Desktop/kevin/SAP-1/SAP1.bdf" { { 720 1128 1296 736 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726101957068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726101957587 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726101957589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726101957589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726101957591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726101957593 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726101957595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726101957595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726101957596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726101957650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726101957651 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726101957651 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 17 12 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 17 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1726101957656 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1726101957656 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726101957656 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726101957658 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1726101957658 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726101957658 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726101957779 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726101957788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726101959394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726101959637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726101959674 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726101966711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726101966711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726101967403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/kevin/Desktop/kevin/SAP-1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726101970582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726101970582 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1726101974754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726101976858 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726101976858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726101976862 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.31 " "Total time spent on timing analysis during the Fitter is 1.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726101977114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726101977134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726101977687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726101977688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726101978463 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726101979831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kevin/Desktop/kevin/SAP-1/output_files/SAP-1.fit.smsg " "Generated suppressed messages file C:/Users/kevin/Desktop/kevin/SAP-1/output_files/SAP-1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726101980316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5926 " "Peak virtual memory: 5926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726101980956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:46:20 2024 " "Processing ended: Wed Sep 11 21:46:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726101980956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726101980956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726101980956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726101980956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726101982269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726101982269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:46:22 2024 " "Processing started: Wed Sep 11 21:46:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726101982269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726101982269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SAP-1 -c SAP-1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SAP-1 -c SAP-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726101982269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726101982775 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726101985415 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726101985584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726101986753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:46:26 2024 " "Processing ended: Wed Sep 11 21:46:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726101986753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726101986753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726101986753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726101986753 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726101987412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726101988389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726101988389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:46:27 2024 " "Processing started: Wed Sep 11 21:46:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726101988389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726101988389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SAP-1 -c SAP-1 " "Command: quartus_sta SAP-1 -c SAP-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726101988390 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726101988596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726101988944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726101988944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAP-1.sdc " "Synopsys Design Constraints File file not found: 'SAP-1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726101989378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989378 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUTO AUTO " "create_clock -period 1.000 -name AUTO AUTO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726101989378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726101989378 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726101989378 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726101989378 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726101989378 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726101989394 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1726101989409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726101989409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.867 " "Worst-case setup slack is -10.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.867           -1630.122 AUTO  " "  -10.867           -1630.122 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 AUTO  " "    0.343               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101989425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101989441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -241.510 AUTO  " "   -3.000            -241.510 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101989441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101989441 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726101989456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726101989488 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726101990347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726101990456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726101990472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.884 " "Worst-case setup slack is -9.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.884           -1480.508 AUTO  " "   -9.884           -1480.508 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 AUTO  " "    0.307               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101990488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101990503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -241.510 AUTO  " "   -3.000            -241.510 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990503 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726101990534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726101990753 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726101990753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.787 " "Worst-case setup slack is -4.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.787            -716.015 AUTO  " "   -4.787            -716.015 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.000 " "Worst-case hold slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 AUTO  " "    0.000               0.000 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101990784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726101990800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -217.204 AUTO  " "   -3.000            -217.204 AUTO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726101990800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726101990800 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726101991872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726101991876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726101991949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:46:31 2024 " "Processing ended: Wed Sep 11 21:46:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726101991949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726101991949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726101991949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726101991949 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726101992654 ""}
