{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@174:229@HdlStmProcess", "reg up_cfg_disable_char_replacement = 1'b0;\nreg up_cfg_disable_scrambler = 1'b0;\n\nwire [20:0] clk_mon_count;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Standard registers */\n  12'h000: up_rdata <= PCORE_VERSION;\n  12'h001: up_rdata <= ID;\n  12'h002: up_rdata <= up_scratch;\n  12'h003: up_rdata <= PCORE_MAGIC;\n\n  /* Core configuration */\n  12'h004: up_rdata <= NUM_LANES;\n  12'h005: up_rdata <= DATA_PATH_WIDTH;\n  /* 0x06-0x0f reserved for future use */\n  /* 0x10-0x1f reserved for core specific HDL configuration information */\n\n  /* IRQ block */\n  12'h020: up_rdata <= up_irq_enable;\n  12'h021: up_rdata <= up_irq_pending;\n  12'h022: up_rdata <= up_irq_source;\n  /* 0x23-0x30 reserved for future use */\n\n  /* JESD common control */\n  12'h030: up_rdata <= up_reset_core;\n  12'h031: up_rdata <= up_reset_synchronizer; /* core ready */\n  12'h032: up_rdata <= {11'h00, clk_mon_count}; /* Make it 16.16 */\n  /* 0x32-0x34 reserver for future use */\n\n  12'h080: up_rdata <= up_cfg_lanes_disable;\n  /* 0x81-0x83 reserved for future lane disable bits (max 128 lanes) */\n  12'h084: up_rdata <= {\n    /* 24-31 */ 8'h00, /* Reserved for future extensions of octets_per_frame */\n    /* 16-23 */ up_cfg_octets_per_frame,\n    /* 10-15 */ 6'b000000, /* Reserved for future extensions of beats_per_multiframe */\n    /* 00-09 */ up_cfg_beats_per_multiframe,{DATA_PATH_WIDTH{1'b1}}\n  };\n  12'h85: up_rdata <= {\n      /* 02-31 */ 30'h00, /* Reserved for future additions */\n    /*    01 */ up_cfg_disable_char_replacement, /* Disable character replacement */\n      /*    00 */ up_cfg_disable_scrambler /* Disable scrambler */\n  };\n  /* 0x86-0x8f reserved for future use */\n\n  /* 0x90-0x9f reserved for core specific configuration options */\n\n  default: up_rdata <= 'h00;\n  endcase\nend\n\n/* IRQ pending register is write-1-to-clear */\nalways @(*) begin\n  if (up_wreq == 1'b1 && up_waddr == 12'h21) begin\n    up_irq_clear <= up_wdata[NUM_IRQS-1:0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[214, "      /* 02-31 */ 30'h00, /* Reserved for future additions */\n"], [216, "      /*    00 */ up_cfg_disable_scrambler /* Disable scrambler */\n"]], "Add": [[214, "    /* 02-31 */ 30'h00, /* Reserved for future additions */\n"], [216, "    /*    00 */ up_cfg_disable_scrambler /* Disable scrambler */\n"]]}}