// Seed: 3051307636
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input wire id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  assign id_5 = id_2[1] == id_4;
  type_0 id_6 (
      .id_0(""),
      .id_1(1)
  );
  logic id_7;
endmodule
