#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 17 10:41:14 2022
# Process ID: 17296
# Current directory: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20912 D:\Uni\Semester4\Project\completed_project_parts\Fifo_to_oled\Oled_boyy\Oled_boyy.xpr
# Log file: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/vivado.log
# Journal file: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2_send/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Apps/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 651.762 ; gain = 55.227
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: fifo_oled_connection
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.648 ; gain = 170.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:33]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_save' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:80]
INFO: [Synth 8-638] synthesizing module 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (2#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:86]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_input' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:92]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_output' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:98]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:105]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (3#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (5#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:172]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:181]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (6#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (7#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (8#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:120]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (9#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'in_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'out_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:66]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'input_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'output_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (10#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (11#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:33]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1206.375 ; gain = 246.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.078 ; gain = 247.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.078 ; gain = 247.039
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Finished Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1363.773 ; gain = 403.734
47 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1363.773 ; gain = 650.578
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 10:47:22 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Tue May 17 10:47:23 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: fifo_oled_connection
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port full of mode out cannot be associated with actual port fullc of mode in [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
ERROR: [Synth 8-1084] fullc with mode 'in' cannot be updated [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
WARNING: [Synth 8-2040] formal port empty of mode out cannot be associated with actual port emptyc of mode in [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
ERROR: [Synth 8-1084] emptyc with mode 'in' cannot be updated [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: fifo_oled_connection
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port full of mode out cannot be associated with actual port fullc of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
WARNING: [Synth 8-2040] formal port empty of mode out cannot be associated with actual port emptyc of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_save' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:85]
INFO: [Synth 8-638] synthesizing module 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (2#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:91]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_input' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:97]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_output' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:103]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:110]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (3#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (5#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:172]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:181]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (6#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (7#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (8#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:125]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (9#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'in_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'out_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:66]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'input_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'output_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (10#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (11#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.965 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Finished Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1462.133 ; gain = 91.168
46 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1462.133 ; gain = 91.168
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.133 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port full of mode out cannot be associated with actual port fullc of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
WARNING: [Synth 8-2040] formal port empty of mode out cannot be associated with actual port emptyc of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_save' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:85]
INFO: [Synth 8-638] synthesizing module 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (2#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:91]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_input' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:97]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_output' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:103]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:110]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (3#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (5#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:172]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:181]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (6#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (7#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (8#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:125]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:64]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (9#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd:35]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'in_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-3491] module 'task1' declared at 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'out_db' of component 'task1' [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:66]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'input_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:69]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'output_de' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (10#1) [D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (11#1) [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.277 ; gain = 7.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.094 ; gain = 28.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1491.094 ; gain = 28.961
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Finished Parsing XDC File [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1562.773 ; gain = 100.641
place_ports emptyC U14
place_ports fullC T22
set_property IOSTANDARD LVCMOS33 [get_ports [list fullC]]
set_property IOSTANDARD LVCMOS33 [get_ports [list emptyC]]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue May 17 11:30:52 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 17 11:31:52 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 11:33:49 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1595.402 ; gain = 16.672
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.500 ; gain = 1049.098
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_8by32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'full' of mode out cannot be associated with actual port 'fullc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
ERROR: [VRFC 10-3354] formal port 'empty' of mode out cannot be associated with actual port 'emptyc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.406 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_8by32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'full' of mode out cannot be associated with actual port 'fullc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
ERROR: [VRFC 10-3354] formal port 'empty' of mode out cannot be associated with actual port 'emptyc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2_send/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd] -no_script -reset -force -quiet
remove_files  D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2_send/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_8by32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'full' of mode out cannot be associated with actual port 'fullc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:131]
ERROR: [VRFC 10-3354] formal port 'empty' of mode out cannot be associated with actual port 'emptyc' of mode buffer [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:132]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:38]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_8by32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2679.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 2679.262 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 50 ns
add_force {/fifo_oled_connection/enb_out} -radix hex {1 0ns}
run 50 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 2681.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 17 11:52:15 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 17 11:53:18 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 11:55:19 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May 17 11:58:38 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
close_hw
launch_runs impl_1 -jobs 4
[Tue May 17 11:59:44 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 12:01:04 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8C40
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.449 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2682.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 50 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.449 ; gain = 0.000
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.449 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {0 0ns}
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.449 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2682.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.449 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.449 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.449 ; gain = 0.000
run 20 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2682.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 13:24:46 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Tue May 17 13:24:46 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2682.449 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 13:37:28 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Tue May 17 13:37:29 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 13:49:46 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Tue May 17 13:49:46 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2798.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2798.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2798.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2798.859 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2798.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns}
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 20 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2798.859 ; gain = 0.000
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2798.859 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2798.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2798.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2798.859 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2798.859 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.859 ; gain = 0.000
add_force {/fifo_oled_connection/enb_in} -radix hex {1 0ns}
run 20 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2802.664 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 17 14:23:35 2022] Launched synth_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Tue May 17 14:23:35 2022] Launched impl_1...
Run output will be captured here: D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.664 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy/Oled_boyy.runs/impl_1/fifo_oled_connection.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8C40
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8C40
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 17 14:30:34 2022...
