
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/Vivado_2018.1/install/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/Vivado_2018.1/install/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host '192-168-1-203' (Linux_x86_64 version 3.10.0-693.11.1.el7.x86_64) on Fri Dec 14 11:02:25 CST 2018
INFO: [HLS 200-10] In directory '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/ip_handler'
INFO: [HLS 200-10] Opening project '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/ip_handler/ip_handler_prj'.
INFO: [HLS 200-10] Adding design file 'ip_handler.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_ip_handler.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/ip_handler/ip_handler_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
INFO: [HLS 200-10] Analyzing design file 'ip_handler.cpp' ...
WARNING: [HLS 200-40] In file included from ip_handler.cpp:1:
ip_handler.cpp:63:1: warning: control may reach end of non-void function [-Wreturn-type]
}
^
1 warning generated.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&s_axis_raw' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_ARP' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_ICMP' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_UDP' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&m_axis_TCP' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 460.520 ; gain = 18.984 ; free physical = 420 ; free virtual = 14402
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 460.520 ; gain = 18.984 ; free physical = 413 ; free virtual = 14402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 461.027 ; gain = 19.492 ; free physical = 387 ; free virtual = 14387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'assignDest<net_axis<128> >' into 'rshiftWordByOctet<net_axis<128>, 128, 2>' (./../axi_utils.hpp:383) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 588.965 ; gain = 147.430 ; free physical = 378 ; free virtual = 14379
INFO: [XFORM 203-712] Applying dataflow to function 'ip_handler', detected/extracted 3 process function(s): 
	 'detect_mac_protocol'
	 'rshiftWordByOctet<net_axis<128>, 128, 2>'
	 'detect_ip_protocol'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 588.965 ; gain = 147.430 ; free physical = 342 ; free virtual = 14350
WARNING: [XFORM 203-631] Renaming function 'rshiftWordByOctet<net_axis<128>, 128, 2>' to 'rshiftWordByOctet' (./../axi_utils.hpp:46:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 652.434 ; gain = 210.898 ; free physical = 275 ; free virtual = 14286
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ip_handler' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect_mac_protocol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'detect_mac_protocol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.03 seconds; current allocated memory: 144.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 144.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rshiftWordByOctet'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'rshiftWordByOctet'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 144.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 145.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'detect_ip_protocol'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'detect_ip_protocol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 145.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 145.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ip_handler'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 145.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 146.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect_mac_protocol'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dmp_wordCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dmp_macType_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect_mac_protocol'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 146.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rshiftWordByOctet'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fsmState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rs_firstWord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rshiftWordByOctet'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 147.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'detect_ip_protocol'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'dip_wordCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dip_ipProtocol_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'detect_ip_protocol'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 148.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ip_handler'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/s_axis_raw_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/s_axis_raw_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/s_axis_raw_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ARP_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ARP_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ARP_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ICMP_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ICMP_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_ICMP_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_UDP_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_UDP_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_UDP_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_TCP_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_TCP_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ip_handler/m_axis_TCP_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ip_handler' to 'ap_ctrl_none' (register).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ip_handler'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 149.921 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w145_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w145_d2_A' using Shift Registers.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_last_V' is mapped to 'TLAST' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 652.434 ; gain = 210.898 ; free physical = 254 ; free virtual = 14277
INFO: [SYSC 207-301] Generating SystemC RTL for ip_handler.
INFO: [VHDL 208-304] Generating VHDL RTL for ip_handler.
INFO: [VLOG 209-307] Generating Verilog RTL for ip_handler.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_ARP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_ICMP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_TCP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'm_axis_UDP_V_last_V' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 's_axis_raw_V_last_V' is mapped to 'TLAST' by default.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado_2018.1/install/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 11:03:30 2018...
INFO: [HLS 200-112] Total elapsed time: 68.38 seconds; peak allocated memory: 149.921 MB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Dec 14 11:03:33 2018...
