Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  1 11:03:07 2023
| Host         : yoda running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ram_top_timing_summary_routed.rpt -pb ram_top_timing_summary_routed.pb -rpx ram_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ram_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                        1000        
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
XDCH-2     Warning   Same min and max delay values on IO port     82          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.473    -3730.019                   2973               327712        0.146        0.000                      0               327712        8.750        0.000                       0                 32769  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -7.473    -3730.019                   2973               327712        0.146        0.000                      0               327712        8.750        0.000                       0                 32769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2973  Failing Endpoints,  Worst Slack       -7.473ns,  Total Violation    -3730.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.473ns  (required time - arrival time)
  Source:                 ram_addr[4]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[15]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.437ns  (logic 7.123ns (34.852%)  route 13.315ns (65.148%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    N18                                               0.000     4.000 r  ram_addr[4] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[4]
    N18                  IBUF (Prop_ibuf_I_O)         0.937     4.937 r  ram_addr_IBUF[4]_inst/O
                         net (fo=32768, routed)       5.037     9.974    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/A4
    SLICE_X22Y8          RAMS64E (Prop_rams64e_ADR4_O)
                                                      1.803    11.777 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/RAMS64E_B/O
                         net (fo=1, routed)           0.000    11.777    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/OB
    SLICE_X22Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    11.986 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/F7.A/O
                         net (fo=1, routed)           0.000    11.986    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/O1
    SLICE_X22Y8          MUXF8 (Prop_muxf8_I1_O)      0.088    12.074 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15/F8/O
                         net (fo=1, routed)           2.742    14.816    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63744_63999_15_15_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.319    15.135 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_105/O
                         net (fo=1, routed)           0.000    15.135    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_105_n_0
    SLICE_X37Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    15.347 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    15.347    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_48_n_0
    SLICE_X37Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    15.441 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_19/O
                         net (fo=1, routed)           0.794    16.235    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_19_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.316    16.551 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.551    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_6_n_0
    SLICE_X41Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    16.768 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    16.768    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_2_n_0
    SLICE_X41Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    16.862 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=1, routed)           4.742    21.604    ram_rdata_OBUF[15]
    R2                   OBUF (Prop_obuf_I_O)         2.834    24.437 r  ram_rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000    24.437    ram_rdata[15]
    R2                                                                r  ram_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -24.437    
  -------------------------------------------------------------------
                         slack                                 -7.473    

Slack (VIOLATED) :        -7.324ns  (required time - arrival time)
  Source:                 ram_addr[4]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[5]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.289ns  (logic 5.523ns (27.221%)  route 14.766ns (72.779%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    N18                                               0.000     4.000 r  ram_addr[4] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[4]
    N18                  IBUF (Prop_ibuf_I_O)         0.937     4.937 r  ram_addr_IBUF[4]_inst/O
                         net (fo=32768, routed)       6.177    11.114    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/A4
    SLICE_X6Y2           RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    11.234 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.234    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/OC
    SLICE_X6Y2           MUXF7 (Prop_muxf7_I1_O)      0.247    11.481 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/F7.B/O
                         net (fo=1, routed)           0.000    11.481    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/O0
    SLICE_X6Y2           MUXF8 (Prop_muxf8_I0_O)      0.098    11.579 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5/F8/O
                         net (fo=1, routed)           1.398    12.977    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_5_5_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I5_O)        0.319    13.296 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    13.296    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_64_n_0
    SLICE_X9Y25          MUXF7 (Prop_muxf7_I1_O)      0.245    13.541 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    13.541    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_27_n_0
    SLICE_X9Y25          MUXF8 (Prop_muxf8_I0_O)      0.104    13.645 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_9/O
                         net (fo=1, routed)           3.519    17.164    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_9_n_0
    SLICE_X77Y89         LUT6 (Prop_lut6_I3_O)        0.316    17.480 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    17.480    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X77Y89         MUXF7 (Prop_muxf7_I0_O)      0.238    17.718 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    17.718    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X77Y89         MUXF8 (Prop_muxf8_I0_O)      0.104    17.822 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           3.672    21.494    ram_rdata_OBUF[5]
    P8                   OBUF (Prop_obuf_I_O)         2.795    24.289 r  ram_rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.289    ram_rdata[5]
    P8                                                                r  ram_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -24.289    
  -------------------------------------------------------------------
                         slack                                 -7.324    

Slack (VIOLATED) :        -7.201ns  (required time - arrival time)
  Source:                 ram_addr[1]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[0]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.166ns  (logic 5.534ns (27.443%)  route 14.631ns (72.557%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    M20                                               0.000     4.000 r  ram_addr[1] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.959     4.959 r  ram_addr_IBUF[1]_inst/O
                         net (fo=32768, routed)       6.604    11.563    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/A1
    SLICE_X48Y12         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    11.687 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.687    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/OD
    SLICE_X48Y12         MUXF7 (Prop_muxf7_I0_O)      0.241    11.928 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/F7.B/O
                         net (fo=1, routed)           0.000    11.928    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/O0
    SLICE_X48Y12         MUXF8 (Prop_muxf8_I0_O)      0.098    12.026 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0/F8/O
                         net (fo=1, routed)           1.496    13.522    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I3_O)        0.319    13.841 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    13.841    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_66_n_0
    SLICE_X51Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    14.058 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    14.058    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_28_n_0
    SLICE_X51Y33         MUXF8 (Prop_muxf8_I1_O)      0.094    14.152 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_9/O
                         net (fo=1, routed)           2.905    17.057    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_9_n_0
    SLICE_X86Y91         LUT6 (Prop_lut6_I3_O)        0.316    17.373 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    17.373    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X86Y91         MUXF7 (Prop_muxf7_I0_O)      0.238    17.611 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    17.611    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X86Y91         MUXF8 (Prop_muxf8_I0_O)      0.104    17.715 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           3.626    21.341    ram_rdata_OBUF[0]
    U4                   OBUF (Prop_obuf_I_O)         2.825    24.166 r  ram_rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.166    ram_rdata[0]
    U4                                                                r  ram_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -24.166    
  -------------------------------------------------------------------
                         slack                                 -7.201    

Slack (VIOLATED) :        -7.186ns  (required time - arrival time)
  Source:                 ram_addr[4]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[13]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.151ns  (logic 5.555ns (27.567%)  route 14.596ns (72.433%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    N18                                               0.000     4.000 r  ram_addr[4] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[4]
    N18                  IBUF (Prop_ibuf_I_O)         0.937     4.937 r  ram_addr_IBUF[4]_inst/O
                         net (fo=32768, routed)       6.897    11.834    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/A4
    SLICE_X40Y8          RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    11.954 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.954    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/OC
    SLICE_X40Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    12.201 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/F7.B/O
                         net (fo=1, routed)           0.000    12.201    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/O0
    SLICE_X40Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    12.299 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13/F8/O
                         net (fo=1, routed)           0.687    12.986    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50688_50943_13_13_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I1_O)        0.319    13.305 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_116/O
                         net (fo=1, routed)           0.000    13.305    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_116_n_0
    SLICE_X41Y17         MUXF7 (Prop_muxf7_I1_O)      0.245    13.550 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    13.550    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_53_n_0
    SLICE_X41Y17         MUXF8 (Prop_muxf8_I0_O)      0.104    13.654 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_22/O
                         net (fo=1, routed)           2.532    16.186    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_22_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.316    16.502 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.502    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_6_n_0
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    16.719 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    16.719    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I1_O)      0.094    16.813 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=1, routed)           4.480    21.293    ram_rdata_OBUF[13]
    U1                   OBUF (Prop_obuf_I_O)         2.858    24.151 r  ram_rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.151    ram_rdata[13]
    U1                                                                r  ram_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -24.151    
  -------------------------------------------------------------------
                         slack                                 -7.186    

Slack (VIOLATED) :        -7.124ns  (required time - arrival time)
  Source:                 ram_addr[1]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[7]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        20.088ns  (logic 5.489ns (27.323%)  route 14.600ns (72.677%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    M20                                               0.000     4.000 r  ram_addr[1] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.959     4.959 r  ram_addr_IBUF[1]_inst/O
                         net (fo=32768, routed)       6.317    11.276    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/A1
    SLICE_X12Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    11.400 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.400    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/OD
    SLICE_X12Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    11.641 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/F7.B/O
                         net (fo=1, routed)           0.000    11.641    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/O0
    SLICE_X12Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    11.739 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7/F8/O
                         net (fo=1, routed)           4.274    16.013    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43520_43775_7_7_n_0
    SLICE_X91Y94         LUT6 (Prop_lut6_I1_O)        0.319    16.332 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000    16.332    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X91Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    16.544 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000    16.544    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X91Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    16.638 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           0.800    17.438    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X91Y95         LUT6 (Prop_lut6_I1_O)        0.316    17.754 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.754    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X91Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    17.966 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.966    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X91Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    18.060 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           3.209    21.268    ram_rdata_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         2.820    24.088 r  ram_rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    24.088    ram_rdata[7]
    U5                                                                r  ram_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -24.088    
  -------------------------------------------------------------------
                         slack                                 -7.124    

Slack (VIOLATED) :        -7.018ns  (required time - arrival time)
  Source:                 ram_addr[3]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[17]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.983ns  (logic 6.519ns (32.625%)  route 13.463ns (67.375%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    K25                                               0.000     4.000 r  ram_addr[3] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[3]
    K25                  IBUF (Prop_ibuf_I_O)         0.981     4.981 r  ram_addr_IBUF[3]_inst/O
                         net (fo=32768, routed)       4.339     9.320    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/A3
    SLICE_X10Y240        RAMS64E (Prop_rams64e_ADR3_O)
                                                      1.149    10.469 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.469    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/OA
    SLICE_X10Y240        MUXF7 (Prop_muxf7_I1_O)      0.214    10.683 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/F7.A/O
                         net (fo=1, routed)           0.000    10.683    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/O1
    SLICE_X10Y240        MUXF8 (Prop_muxf8_I1_O)      0.088    10.771 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17/F8/O
                         net (fo=1, routed)           4.363    15.134    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55296_55551_17_17_n_0
    SLICE_X91Y160        LUT6 (Prop_lut6_I5_O)        0.319    15.453 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_113/O
                         net (fo=1, routed)           0.000    15.453    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_113_n_0
    SLICE_X91Y160        MUXF7 (Prop_muxf7_I0_O)      0.212    15.665 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    15.665    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_52_n_0
    SLICE_X91Y160        MUXF8 (Prop_muxf8_I1_O)      0.094    15.759 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_21/O
                         net (fo=1, routed)           1.322    17.081    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_21_n_0
    SLICE_X109Y148       LUT6 (Prop_lut6_I3_O)        0.316    17.397 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    17.397    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_6_n_0
    SLICE_X109Y148       MUXF7 (Prop_muxf7_I1_O)      0.217    17.614 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.614    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_2_n_0
    SLICE_X109Y148       MUXF8 (Prop_muxf8_I1_O)      0.094    17.708 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=1, routed)           3.440    21.148    ram_rdata_OBUF[17]
    T3                   OBUF (Prop_obuf_I_O)         2.835    23.983 r  ram_rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000    23.983    ram_rdata[17]
    T3                                                                r  ram_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -23.983    
  -------------------------------------------------------------------
                         slack                                 -7.018    

Slack (VIOLATED) :        -6.992ns  (required time - arrival time)
  Source:                 ram_addr[4]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[8]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.957ns  (logic 6.253ns (31.334%)  route 13.703ns (68.666%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    N18                                               0.000     4.000 r  ram_addr[4] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[4]
    N18                  IBUF (Prop_ibuf_I_O)         0.937     4.937 r  ram_addr_IBUF[4]_inst/O
                         net (fo=32768, routed)       5.434    10.371    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/A4
    SLICE_X10Y21         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.915    11.286 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/RAMS64E_B/O
                         net (fo=1, routed)           0.000    11.286    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/OB
    SLICE_X10Y21         MUXF7 (Prop_muxf7_I0_O)      0.209    11.495 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/F7.A/O
                         net (fo=1, routed)           0.000    11.495    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/O1
    SLICE_X10Y21         MUXF8 (Prop_muxf8_I1_O)      0.088    11.583 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8/F8/O
                         net (fo=1, routed)           1.452    13.035    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_40960_41215_8_8_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.319    13.354 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_91/O
                         net (fo=1, routed)           0.000    13.354    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_91_n_0
    SLICE_X15Y50         MUXF7 (Prop_muxf7_I0_O)      0.238    13.592 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_41/O
                         net (fo=1, routed)           0.000    13.592    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_41_n_0
    SLICE_X15Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    13.696 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16/O
                         net (fo=1, routed)           2.784    16.481    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_16_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.316    16.797 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    16.797    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_5_n_0
    SLICE_X59Y94         MUXF7 (Prop_muxf7_I0_O)      0.212    17.009 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.009    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X59Y94         MUXF8 (Prop_muxf8_I1_O)      0.094    17.103 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           4.032    21.135    ram_rdata_OBUF[8]
    U6                   OBUF (Prop_obuf_I_O)         2.822    23.957 r  ram_rdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    23.957    ram_rdata[8]
    U6                                                                r  ram_rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -23.957    
  -------------------------------------------------------------------
                         slack                                 -6.992    

Slack (VIOLATED) :        -6.948ns  (required time - arrival time)
  Source:                 ram_addr[1]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[19]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.912ns  (logic 5.812ns (29.188%)  route 14.100ns (70.812%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    M20                                               0.000     4.000 r  ram_addr[1] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.959     4.959 r  ram_addr_IBUF[1]_inst/O
                         net (fo=32768, routed)       6.189    11.148    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/A1
    SLICE_X44Y239        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.381    11.529 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.529    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/OA
    SLICE_X44Y239        MUXF7 (Prop_muxf7_I1_O)      0.214    11.743 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/F7.A/O
                         net (fo=1, routed)           0.000    11.743    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/O1
    SLICE_X44Y239        MUXF8 (Prop_muxf8_I1_O)      0.088    11.831 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19/F8/O
                         net (fo=1, routed)           1.380    13.211    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_19_19_n_0
    SLICE_X45Y211        LUT6 (Prop_lut6_I5_O)        0.319    13.530 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    13.530    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_64_n_0
    SLICE_X45Y211        MUXF7 (Prop_muxf7_I1_O)      0.245    13.775 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    13.775    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_27_n_0
    SLICE_X45Y211        MUXF8 (Prop_muxf8_I0_O)      0.104    13.879 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_9/O
                         net (fo=1, routed)           4.868    18.748    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_9_n_0
    SLICE_X163Y119       LUT6 (Prop_lut6_I3_O)        0.316    19.064 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    19.064    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_3_n_0
    SLICE_X163Y119       MUXF7 (Prop_muxf7_I0_O)      0.238    19.302 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.302    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1_n_0
    SLICE_X163Y119       MUXF8 (Prop_muxf8_I0_O)      0.104    19.406 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=1, routed)           1.663    21.068    ram_rdata_OBUF[19]
    P1                   OBUF (Prop_obuf_I_O)         2.844    23.912 r  ram_rdata_OBUF[19]_inst/O
                         net (fo=0)                   0.000    23.912    ram_rdata[19]
    P1                                                                r  ram_rdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -23.912    
  -------------------------------------------------------------------
                         slack                                 -6.948    

Slack (VIOLATED) :        -6.936ns  (required time - arrival time)
  Source:                 ram_addr[0]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[21]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.900ns  (logic 5.501ns (27.645%)  route 14.399ns (72.355%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    L20                                               0.000     4.000 r  ram_addr[0] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[0]
    L20                  IBUF (Prop_ibuf_I_O)         0.961     4.961 r  ram_addr_IBUF[0]_inst/O
                         net (fo=32768, routed)       5.540    10.502    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/A0
    SLICE_X8Y238         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    10.626 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    10.626    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/OD
    SLICE_X8Y238         MUXF7 (Prop_muxf7_I0_O)      0.241    10.867 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/F7.B/O
                         net (fo=1, routed)           0.000    10.867    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/O0
    SLICE_X8Y238         MUXF8 (Prop_muxf8_I0_O)      0.098    10.965 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21/F8/O
                         net (fo=1, routed)           3.027    13.992    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_39168_39423_21_21_n_0
    SLICE_X13Y158        LUT6 (Prop_lut6_I3_O)        0.319    14.311 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_97/O
                         net (fo=1, routed)           0.000    14.311    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_97_n_0
    SLICE_X13Y158        MUXF7 (Prop_muxf7_I0_O)      0.212    14.523 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    14.523    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_44_n_0
    SLICE_X13Y158        MUXF8 (Prop_muxf8_I1_O)      0.094    14.617 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_17/O
                         net (fo=1, routed)           0.552    15.168    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_17_n_0
    SLICE_X13Y157        LUT6 (Prop_lut6_I3_O)        0.316    15.484 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    15.484    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_5_n_0
    SLICE_X13Y157        MUXF7 (Prop_muxf7_I0_O)      0.212    15.696 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.696    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_2_n_0
    SLICE_X13Y157        MUXF8 (Prop_muxf8_I1_O)      0.094    15.790 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=1, routed)           5.280    21.070    ram_rdata_OBUF[21]
    N4                   OBUF (Prop_obuf_I_O)         2.830    23.900 r  ram_rdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000    23.900    ram_rdata[21]
    N4                                                                r  ram_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -23.900    
  -------------------------------------------------------------------
                         slack                                 -6.936    

Slack (VIOLATED) :        -6.930ns  (required time - arrival time)
  Source:                 ram_addr[0]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ram_rdata[22]
                            (output port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        19.895ns  (logic 6.209ns (31.208%)  route 13.686ns (68.792%))
  Logic Levels:           11  (IBUF=1 LUT6=2 MUXF7=3 MUXF8=3 OBUF=1 RAMS64E=1)
  Input Delay:            4.000ns
  Output Delay:           3.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    L20                                               0.000     4.000 r  ram_addr[0] (IN)
                         net (fo=0)                   0.000     4.000    ram_addr[0]
    L20                  IBUF (Prop_ibuf_I_O)         0.961     4.961 r  ram_addr_IBUF[0]_inst/O
                         net (fo=32768, routed)       5.360    10.322    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/A0
    SLICE_X40Y244        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.817    11.139 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.139    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/OC
    SLICE_X40Y244        MUXF7 (Prop_muxf7_I1_O)      0.247    11.386 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/F7.B/O
                         net (fo=1, routed)           0.000    11.386    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/O0
    SLICE_X40Y244        MUXF8 (Prop_muxf8_I0_O)      0.098    11.484 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22/F8/O
                         net (fo=1, routed)           3.718    15.203    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_22_22_n_0
    SLICE_X79Y157        LUT6 (Prop_lut6_I5_O)        0.319    15.522 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    15.522    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_106_n_0
    SLICE_X79Y157        MUXF7 (Prop_muxf7_I1_O)      0.217    15.739 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_48/O
                         net (fo=1, routed)           0.000    15.739    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_48_n_0
    SLICE_X79Y157        MUXF8 (Prop_muxf8_I1_O)      0.094    15.833 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_19/O
                         net (fo=1, routed)           0.440    16.273    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_19_n_0
    SLICE_X79Y156        LUT6 (Prop_lut6_I0_O)        0.316    16.589 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.589    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6_n_0
    SLICE_X79Y156        MUXF7 (Prop_muxf7_I1_O)      0.217    16.806 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    16.806    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_2_n_0
    SLICE_X79Y156        MUXF8 (Prop_muxf8_I1_O)      0.094    16.900 r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           4.167    21.067    ram_rdata_OBUF[22]
    P4                   OBUF (Prop_obuf_I_O)         2.828    23.895 r  ram_rdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    23.895    ram_rdata[22]
    P4                                                                r  ram_rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -3.000    16.965    
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -23.895    
  -------------------------------------------------------------------
                         slack                                 -6.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ram_wdata[14]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.811ns (51.339%)  route 0.768ns (48.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R20                                               0.000     4.000 r  ram_wdata[14] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[14]
    R20                  IBUF (Prop_ibuf_I_O)         0.811     4.811 r  ram_wdata_IBUF[14]_inst/O
                         net (fo=1024, routed)        0.768     5.579    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/D
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.846     5.052    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/WCLK
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_D/CLK
                         clock pessimism              0.000     5.052    
                         clock uncertainty            0.035     5.087    
    SLICE_X2Y113         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.433    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ram_wdata[12]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.847ns (51.665%)  route 0.792ns (48.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R25                                               0.000     4.000 r  ram_wdata[12] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[12]
    R25                  IBUF (Prop_ibuf_I_O)         0.847     4.847 r  ram_wdata_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.792     5.639    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/D
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.848     5.054    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/WCLK
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_D/CLK
                         clock pessimism              0.000     5.054    
                         clock uncertainty            0.035     5.089    
    SLICE_X2Y111         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.435    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.435    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ram_wdata[14]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.811ns (51.339%)  route 0.768ns (48.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R20                                               0.000     4.000 r  ram_wdata[14] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[14]
    R20                  IBUF (Prop_ibuf_I_O)         0.811     4.811 r  ram_wdata_IBUF[14]_inst/O
                         net (fo=1024, routed)        0.768     5.579    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/D
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.846     5.052    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/WCLK
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_B/CLK
                         clock pessimism              0.000     5.052    
                         clock uncertainty            0.035     5.087    
    SLICE_X2Y113         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.264     5.351    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -5.351    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ram_wdata[14]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.811ns (51.339%)  route 0.768ns (48.661%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R20                                               0.000     4.000 r  ram_wdata[14] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[14]
    R20                  IBUF (Prop_ibuf_I_O)         0.811     4.811 r  ram_wdata_IBUF[14]_inst/O
                         net (fo=1024, routed)        0.768     5.579    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/D
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.846     5.052    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/WCLK
    SLICE_X2Y113         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_C/CLK
                         clock pessimism              0.000     5.052    
                         clock uncertainty            0.035     5.087    
    SLICE_X2Y113         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.259     5.346    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29952_30207_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.579    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ram_wdata[14]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.811ns (47.249%)  route 0.905ns (52.751%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R20                                               0.000     4.000 r  ram_wdata[14] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[14]
    R20                  IBUF (Prop_ibuf_I_O)         0.811     4.811 r  ram_wdata_IBUF[14]_inst/O
                         net (fo=1024, routed)        0.905     5.716    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/D
    SLICE_X2Y114         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.846     5.052    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/WCLK
    SLICE_X2Y114         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.000     5.052    
                         clock uncertainty            0.035     5.087    
    SLICE_X2Y114         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.433    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_32000_32255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.433    
                         arrival time                           5.716    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ram_wdata[12]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.847ns (51.665%)  route 0.792ns (48.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R25                                               0.000     4.000 r  ram_wdata[12] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[12]
    R25                  IBUF (Prop_ibuf_I_O)         0.847     4.847 r  ram_wdata_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.792     5.639    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/D
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.848     5.054    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/WCLK
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_B/CLK
                         clock pessimism              0.000     5.054    
                         clock uncertainty            0.035     5.089    
    SLICE_X2Y111         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.264     5.353    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -5.353    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ram_wdata[12]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.847ns (51.665%)  route 0.792ns (48.335%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R25                                               0.000     4.000 r  ram_wdata[12] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[12]
    R25                  IBUF (Prop_ibuf_I_O)         0.847     4.847 r  ram_wdata_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.792     5.639    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/D
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.848     5.054    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/WCLK
    SLICE_X2Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_C/CLK
                         clock pessimism              0.000     5.054    
                         clock uncertainty            0.035     5.089    
    SLICE_X2Y111         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.259     5.348    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62208_62463_12_12/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -5.348    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ram_wdata[5]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.848ns (44.100%)  route 1.075ns (55.900%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    P26                                               0.000     4.000 r  ram_wdata[5] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[5]
    P26                  IBUF (Prop_ibuf_I_O)         0.848     4.848 r  ram_wdata_IBUF[5]_inst/O
                         net (fo=1024, routed)        1.075     5.924    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/D
    SLICE_X2Y96          RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       2.025     5.231    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/WCLK
    SLICE_X2Y96          RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/RAMS64E_D/CLK
                         clock pessimism              0.000     5.231    
                         clock uncertainty            0.035     5.266    
    SLICE_X2Y96          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.612    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_27392_27647_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           5.924    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 ram_wdata[18]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.799ns (45.931%)  route 0.941ns (54.069%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    P19                                               0.000     4.000 r  ram_wdata[18] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[18]
    P19                  IBUF (Prop_ibuf_I_O)         0.799     4.799 r  ram_wdata_IBUF[18]_inst/O
                         net (fo=1024, routed)        0.941     5.740    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/D
    SLICE_X2Y123         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.833     5.039    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/WCLK
    SLICE_X2Y123         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/RAMS64E_D/CLK
                         clock pessimism              0.000     5.039    
                         clock uncertainty            0.035     5.074    
    SLICE_X2Y123         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.420    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           5.740    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ram_wdata[12]
                            (input port clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.847ns (48.140%)  route 0.912ns (51.860%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        5.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
    R25                                               0.000     4.000 r  ram_wdata[12] (IN)
                         net (fo=0)                   0.000     4.000    ram_wdata[12]
    R25                  IBUF (Prop_ibuf_I_O)         0.847     4.847 r  ram_wdata_IBUF[12]_inst/O
                         net (fo=1024, routed)        0.912     5.759    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/D
    SLICE_X6Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=32768, routed)       1.847     5.053    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/WCLK
    SLICE_X6Y111         RAMS64E                                      r  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/RAMS64E_D/CLK
                         clock pessimism              0.000     5.053    
                         clock uncertainty            0.035     5.088    
    SLICE_X6Y111         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.346     5.434    distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_12_12/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -5.434    
                         arrival time                           5.759    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X48Y104  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X48Y104  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X90Y60   distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X48Y104  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X48Y104  distributed_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



