

================================================================
== Vivado HLS Report for 'chebyshev_openmp'
================================================================
* Date:           Mon Apr 20 15:30:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  53821309133|  53821309133|  53821309133|  53821309133|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    134217728|    134217728|          2|          -|          -|  67108864|    no    |
        |- Loop 2     |  53687091400|  53687091400|  536870914|          -|          -|       100|    no    |
        | + Loop 2.1  |    536870912|    536870912|          8|          -|          -|  67108864|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 13 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 19 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_in = alloca [67108864 x i27], align 4" [chebyshev.cpp:63]   --->   Operation 20 'alloca' 'data_in' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_out = alloca [67108864 x i32], align 16" [chebyshev.cpp:64]   --->   Operation 21 'alloca' 'data_out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br label %1" [chebyshev.cpp:66]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_0 = phi i27 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 23 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.53ns)   --->   "%icmp_ln66 = icmp eq i27 %k_0, -67108864" [chebyshev.cpp:66]   --->   Operation 24 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.69ns)   --->   "%k = add i27 %k_0, 1" [chebyshev.cpp:66]   --->   Operation 26 'add' 'k' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader1.preheader, label %2" [chebyshev.cpp:66]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i27 %k_0 to i64" [chebyshev.cpp:67]   --->   Operation 28 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln67" [chebyshev.cpp:67]   --->   Operation 29 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.66ns)   --->   "store i27 %k_0, i27* %data_in_addr, align 4" [chebyshev.cpp:67]   --->   Operation 30 'store' <Predicate = (!icmp_ln66)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln67" [chebyshev.cpp:68]   --->   Operation 31 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.66ns)   --->   "store i32 0, i32* %data_out_addr, align 4" [chebyshev.cpp:68]   --->   Operation 32 'store' <Predicate = (!icmp_ln66)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "br label %.preheader1" [chebyshev.cpp:73]   --->   Operation 33 'br' <Predicate = (icmp_ln66)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 34 [1/2] (2.66ns)   --->   "store i27 %k_0, i27* %data_in_addr, align 4" [chebyshev.cpp:67]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_3 : Operation 35 [1/2] (2.66ns)   --->   "store i32 0, i32* %data_out_addr, align 4" [chebyshev.cpp:68]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [chebyshev.cpp:66]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln73 = icmp eq i7 %i_0, -28" [chebyshev.cpp:73]   --->   Operation 38 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [chebyshev.cpp:73]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %4, label %.preheader.preheader" [chebyshev.cpp:73]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.06ns)   --->   "br label %.preheader" [chebyshev.cpp:77]   --->   Operation 42 'br' <Predicate = (!icmp_ln73)> <Delay = 1.06>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %idx_read to i64" [chebyshev.cpp:87]   --->   Operation 43 'sext' 'sext_ln87' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %sext_ln87" [chebyshev.cpp:87]   --->   Operation 44 'getelementptr' 'data_out_addr_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 45 [4/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 45 'load' 'v' <Predicate = (icmp_ln73)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%k1_0 = phi i27 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.53ns)   --->   "%icmp_ln77 = icmp eq i27 %k1_0, -67108864" [chebyshev.cpp:77]   --->   Operation 47 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.69ns)   --->   "%k_1 = add i27 %k1_0, 1" [chebyshev.cpp:77]   --->   Operation 49 'add' 'k_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader1.loopexit, label %3" [chebyshev.cpp:77]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i27 %k1_0 to i64" [chebyshev.cpp:78]   --->   Operation 51 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%data_in_addr_1 = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln78" [chebyshev.cpp:78]   --->   Operation 52 'getelementptr' 'data_in_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 53 [4/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 53 'load' 'data_in_load' <Predicate = (!icmp_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 54 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 55 [3/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 55 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 56 [2/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 56 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 8 <SV = 6> <Delay = 8.28>
ST_8 : Operation 57 [1/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 57 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%A = zext i27 %data_in_load to i32" [chebyshev.cpp:78]   --->   Operation 58 'zext' 'A' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (5.62ns)   --->   "%mul_ln79 = mul i32 %A, %A" [chebyshev.cpp:79]   --->   Operation 59 'mul' 'mul_ln79' <Predicate = true> <Delay = 5.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.36>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln79 = shl i32 %mul_ln79, 4" [chebyshev.cpp:79]   --->   Operation 60 'shl' 'shl_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln79 = add nsw i32 -20, %shl_ln79" [chebyshev.cpp:79]   --->   Operation 61 'add' 'add_ln79' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (6.58ns)   --->   "%mul_ln79_1 = mul i32 %add_ln79, %mul_ln79" [chebyshev.cpp:79]   --->   Operation 62 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.36>
ST_10 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln79_1 = add nsw i32 5, %mul_ln79_1" [chebyshev.cpp:79]   --->   Operation 63 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (6.58ns)   --->   "%mul_ln79_2 = mul nsw i32 %add_ln79_1, %A" [chebyshev.cpp:79]   --->   Operation 64 'mul' 'mul_ln79_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.66>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%data_out_addr_2 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln78" [chebyshev.cpp:79]   --->   Operation 65 'getelementptr' 'data_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [2/2] (2.66ns)   --->   "store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4" [chebyshev.cpp:79]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 12 <SV = 10> <Delay = 2.66>
ST_12 : Operation 67 [1/2] (2.66ns)   --->   "store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4" [chebyshev.cpp:79]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader" [chebyshev.cpp:77]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.66>
ST_13 : Operation 69 [3/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 69 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 14 <SV = 4> <Delay = 2.66>
ST_14 : Operation 70 [2/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 70 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 15 <SV = 5> <Delay = 2.66>
ST_15 : Operation 71 [1/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 71 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "ret i32 %v" [chebyshev.cpp:92]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', chebyshev.cpp:66) [10]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', chebyshev.cpp:66) [10]  (0 ns)
	'store' operation ('store_ln67', chebyshev.cpp:67) of variable 'k' on array 'data_in', chebyshev.cpp:63 [18]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln67', chebyshev.cpp:67) of variable 'k' on array 'data_in', chebyshev.cpp:63 [18]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_out_addr_1', chebyshev.cpp:87) [56]  (0 ns)
	'load' operation ('v', chebyshev.cpp:87) on array 'data_out', chebyshev.cpp:64 [57]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', chebyshev.cpp:77) [33]  (0 ns)
	'getelementptr' operation ('data_in_addr_1', chebyshev.cpp:78) [40]  (0 ns)
	'load' operation ('data_in_load', chebyshev.cpp:78) on array 'data_in', chebyshev.cpp:63 [41]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_in_load', chebyshev.cpp:78) on array 'data_in', chebyshev.cpp:63 [41]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'load' operation ('data_in_load', chebyshev.cpp:78) on array 'data_in', chebyshev.cpp:63 [41]  (2.66 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'load' operation ('data_in_load', chebyshev.cpp:78) on array 'data_in', chebyshev.cpp:63 [41]  (2.66 ns)
	'mul' operation ('mul_ln79', chebyshev.cpp:79) [43]  (5.62 ns)

 <State 9>: 8.37ns
The critical path consists of the following:
	'shl' operation ('shl_ln79', chebyshev.cpp:79) [44]  (0 ns)
	'add' operation ('add_ln79', chebyshev.cpp:79) [45]  (1.78 ns)
	'mul' operation ('mul_ln79_1', chebyshev.cpp:79) [46]  (6.58 ns)

 <State 10>: 8.37ns
The critical path consists of the following:
	'add' operation ('add_ln79_1', chebyshev.cpp:79) [47]  (1.78 ns)
	'mul' operation ('mul_ln79_2', chebyshev.cpp:79) [48]  (6.58 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('data_out_addr_2', chebyshev.cpp:79) [49]  (0 ns)
	'store' operation ('store_ln79', chebyshev.cpp:79) of variable 'mul_ln79_2', chebyshev.cpp:79 on array 'data_out', chebyshev.cpp:64 [50]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln79', chebyshev.cpp:79) of variable 'mul_ln79_2', chebyshev.cpp:79 on array 'data_out', chebyshev.cpp:64 [50]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', chebyshev.cpp:87) on array 'data_out', chebyshev.cpp:64 [57]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', chebyshev.cpp:87) on array 'data_out', chebyshev.cpp:64 [57]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'load' operation ('v', chebyshev.cpp:87) on array 'data_out', chebyshev.cpp:64 [57]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
