
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000051                       # Number of seconds simulated
sim_ticks                                    51137500                       # Number of ticks simulated
final_tick                                   51137500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31192                       # Simulator instruction rate (inst/s)
host_op_rate                                    60235                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               21412605                       # Simulator tick rate (ticks/s)
host_mem_usage                                4883612                       # Number of bytes of host memory used
host_seconds                                     2.39                       # Real time elapsed on the host
sim_insts                                       74490                       # Number of instructions simulated
sim_ops                                        143851                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           11392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::mma_test_xcorr_datapath.cache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             156352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         1745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::mma_test_xcorr_datapath.cache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 15                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          222771938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          105128330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    534402347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   2183915913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::mma_test_xcorr_datapath.cache.prefetcher     11263750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3057482278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     222771938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        222771938                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        18772916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18772916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        18772916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         222771938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         105128330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    534402347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   2183915913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::mma_test_xcorr_datapath.cache.prefetcher     11263750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3076255194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         15                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       15                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 156160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  156480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      51135500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   15                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    510.702703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.090849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.557188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           37     12.50%     12.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     18.92%     31.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     10.47%     41.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      8.78%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36     12.16%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      7.43%     70.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      5.07%     75.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      3.38%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           63     21.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          296                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    105832461                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               151582461                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43373.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62123.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3053.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3059.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       5.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.36                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2133                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20786.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1056720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 8882160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7615770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                75360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        14858190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          636000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               37350930                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            730.401956                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             34235510                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        30500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      1654263                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15311490                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     32581247                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   584430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8525160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7415130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               118560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        15283980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          403200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               37153560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            726.542361                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             34532023                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       128250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1048764                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14881984                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     33518502                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   34667                       # Number of BP lookups
system.cpu.branchPred.condPredicted             34667                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3072                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                29650                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2200                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                388                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           29650                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11678                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17972                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2066                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       24517                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       11773                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           448                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            54                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17170                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           140                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        51137500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           102276                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              26022                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         148681                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       34667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13878                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         51349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6286                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           486                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           51                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     17082                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   850                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              81111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.542960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.556803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    36097     44.50%     44.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2044      2.52%     47.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1507      1.86%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2171      2.68%     51.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2615      3.22%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7571      9.33%     64.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1583      1.95%     66.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2195      2.71%     68.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    25328     31.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                81111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.338955                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.453723                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    23016                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 14859                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37645                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2448                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3143                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 267425                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3143                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    25049                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   10880                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2882                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     37840                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1317                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 252887                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    34                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    106                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    995                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              286491                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                641826                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           370798                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              6800                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                163016                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   123475                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            152                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      3715                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                29164                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15565                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               851                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              489                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     223392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 353                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    196834                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1220                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           79893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       113606                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            294                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         81111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.426724                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.636406                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               36207     44.64%     44.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5030      6.20%     50.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4677      5.77%     56.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5219      6.43%     63.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5561      6.86%     69.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11412     14.07%     83.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                6194      7.64%     91.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                4163      5.13%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2648      3.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           81111                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2469     86.78%     86.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    36      1.27%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    117      4.11%     92.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   151      5.31%     97.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.18%     97.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               67      2.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1658      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                153497     77.98%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  112      0.06%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   342      0.17%     79.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2531      1.29%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25600     13.01%     93.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               12349      6.27%     99.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             377      0.19%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            368      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 196834                       # Type of FU issued
system.cpu.iq.rate                           1.924538                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2845                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014454                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             471259                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            298985                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       182283                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7585                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4685                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3597                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 194227                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3794                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2213                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        10043                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6135                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3143                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    9291                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   692                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              223745                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               260                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 29164                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                15565                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                179                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             49                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            731                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3358                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 4089                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                188824                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 24436                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8010                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        36206                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    21921                       # Number of branches executed
system.cpu.iew.exec_stores                      11770                       # Number of stores executed
system.cpu.iew.exec_rate                     1.846220                       # Inst execution rate
system.cpu.iew.wb_sent                         187395                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        185880                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    133228                       # num instructions producing a value
system.cpu.iew.wb_consumers                    206096                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.817435                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646437                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           79832                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3117                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        68870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.088732                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.680168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33289     48.34%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7242     10.52%     58.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4285      6.22%     65.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6058      8.80%     73.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2786      4.05%     77.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6792      9.86%     87.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          943      1.37%     89.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          697      1.01%     90.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         6778      9.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        68870                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                74490                       # Number of instructions committed
system.cpu.commit.committedOps                 143851                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          28551                       # Number of memory references committed
system.cpu.commit.loads                         19121                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18709                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3189                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    141133                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  991                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          452      0.31%      0.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           112081     77.91%     78.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             107      0.07%     78.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              329      0.23%     78.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2331      1.62%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18804     13.07%     93.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9262      6.44%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          317      0.22%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          168      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            143851                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  6778                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       285762                       # The number of ROB reads
system.cpu.rob.rob_writes                      459870                       # The number of ROB writes
system.cpu.timesIdled                             156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           21165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       74490                       # Number of Instructions Simulated
system.cpu.committedOps                        143851                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.373017                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.373017                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.728323                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.728323                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   259150                       # number of integer regfile reads
system.cpu.int_regfile_writes                  149768                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2907                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    110620                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    58252                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   83356                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       184881                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified       248116                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit        62085                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           28                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          2052                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                38                       # number of replacements
system.cpu.dcache.tags.tagsinuse           390.148572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.890411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.749137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   326.399434                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.062255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.318749                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.381004                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          394                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.384766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.077148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             63055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            63055                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        21720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21720                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         9385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9385                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         31105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        31105                       # number of overall hits
system.cpu.dcache.overall_hits::total           31105                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           45                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          166                       # number of overall misses
system.cpu.dcache.overall_misses::total           166                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9164500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9164500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      3450500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3450500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     12615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     12615000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12615000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         9430                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9430                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        31271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        31271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        31271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        31271                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005540                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005540                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004772                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005308                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005308                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75739.669421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75739.669421                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76677.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76677.777778                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 75993.975904                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75993.975904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 75993.975904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75993.975904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                15                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           71                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           73                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           50                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          427                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          427                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           93                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           93                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          427                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3137500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     43379553                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     43379553                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      7864500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7864500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      7864500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     43379553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51244053                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        94540                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        94540                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72965.116279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72965.116279                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 101591.459016                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 101591.459016                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84564.516129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84564.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84564.516129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 101591.459016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98546.255769                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       129186                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       131393                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         1921                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           97                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          5263                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1413                       # number of replacements
system.cpu.icache.tags.tagsinuse           460.563247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               16734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.702028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    43.165867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   417.397380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.084308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.815229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.899538                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36091                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        16734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16734                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         16734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16734                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        16734                       # number of overall hits
system.cpu.icache.overall_hits::total           16734                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           348                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          348                       # number of overall misses
system.cpu.icache.overall_misses::total           348                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     21572000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     21572000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     21572000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     21572000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     21572000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     21572000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        17082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        17082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        17082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17082                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.020372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020372                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.020372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020372                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.020372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020372                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61988.505747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61988.505747                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61988.505747                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61988.505747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 61988.505747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61988.505747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               919                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          169                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          169                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         1750                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         1750                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         1750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1929                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     16448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    160976480                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    160976480                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     16448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     16448000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    160976480                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    177424480                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010479                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.112926                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 91888.268156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91888.268156                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 91986.560000                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 91986.560000                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 91888.268156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91888.268156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 91888.268156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 91986.560000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91977.439088                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests          3921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1436                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                37                       # Transaction distribution
system.membus.trans_dist::ReadExResp               37                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2425                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         5265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_xcorr_datapath.cache.mem_side::system.mem_ctrls.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.mma_test_xcorr_datapath.cache.mem_side::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       123072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       123072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        33664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        33664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_xcorr_datapath.cache.mem_side::system.mem_ctrls.port          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.mma_test_xcorr_datapath.cache.mem_side::total          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  157312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               19                       # Total snoops (count)
system.membus.snoopTraffic                       1088                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2470                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.029555                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.169389                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2397     97.04%     97.04% # Request fanout histogram
system.membus.snoop_fanout::1                      73      2.96%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2470                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4601488                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9879457                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2625650                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy             102750                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.mma_test_xcorr_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.mma_test_xcorr_datapath.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.mma_test_xcorr_datapath.cache_queue_reads            0                       # Number of reads to the mma_test_xcorr_datapath.cache_queue
system.mma_test_xcorr_datapath.cache_queue_writes            0                       # Number of writes to the mma_test_xcorr_datapath.cache_queue
system.mma_test_xcorr_datapath.total_dcache_loads            2                       # Total number of dcache loads
system.mma_test_xcorr_datapath.total_dcache_stores            2                       # Total number of dcache stores.
system.mma_test_xcorr_datapath.dcache_latency::samples            4                       # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::mean 32500.250000                       # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::gmean 28284.448022                       # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::stdev 15000.166674                       # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::0-2047            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::2048-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::4096-6143            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::6144-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::8192-10239            1     25.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::10240-12287            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::12288-14335            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::14336-16383            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::16384-18431            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::18432-20479            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::20480-22527            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::22528-24575            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::24576-26623            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::26624-28671            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::28672-30719            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::30720-32767            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::32768-34815            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::34816-36863            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::36864-38911            0      0.00%     25.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::38912-40959            3     75.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::40960-43007            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::43008-45055            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::45056-47103            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::47104-49151            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::49152-51199            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::51200-53247            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::53248-55295            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::55296-57343            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::57344-59391            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::59392-61439            0      0.00%    100.00% # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_latency::total            4                       # Histogram of dcache total access latency
system.mma_test_xcorr_datapath.dcache_queue_time::samples            4                       # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::mean       525000                       # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::gmean 143527.000944                       # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::stdev 583123.771882                       # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::0-65535            2     50.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::65536-131071            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::131072-196607            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::196608-262143            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::262144-327679            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::327680-393215            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::393216-458751            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::458752-524287            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::524288-589823            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::589824-655359            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::655360-720895            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::720896-786431            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::786432-851967            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::851968-917503            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::917504-983039            0      0.00%     50.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::983040-1.04858e+06            2     50.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.dcache_queue_time::total            4                       # Histogram of time dcache request spent in queue
system.mma_test_xcorr_datapath.total_acp_loads            0                       # Total number of ACP loads
system.mma_test_xcorr_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.mma_test_xcorr_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.mma_test_xcorr_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.mma_test_xcorr_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.mma_test_xcorr_datapath.sim_cycles          257                       # Total accelerator cycles
system.mma_test_xcorr_datapath.tlb.hits             4                       # TLB hits
system.mma_test_xcorr_datapath.tlb.misses            2                       # TLB misses
system.mma_test_xcorr_datapath.tlb.reads            6                       # TLB reads
system.mma_test_xcorr_datapath.tlb.updates            1                       # TLB updates
system.mma_test_xcorr_datapath.tlb.hitRate     0.666667                       # TLB hit rate
system.mma_test_xcorr_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.mma_test_xcorr_datapath.cache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.mma_test_xcorr_datapath.cache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.mma_test_xcorr_datapath.cache.prefetcher.pfBufferHit            7                       # number of redundant prefetches already in prefetch queue
system.mma_test_xcorr_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.mma_test_xcorr_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.mma_test_xcorr_datapath.cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
system.mma_test_xcorr_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.mma_test_xcorr_datapath.cache.tags.replacements            0                       # number of replacements
system.mma_test_xcorr_datapath.cache.tags.tagsinuse    11.195532                       # Cycle average of tags in use
system.mma_test_xcorr_datapath.cache.tags.total_refs            2                       # Total number of references to valid blocks.
system.mma_test_xcorr_datapath.cache.tags.sampled_refs           17                       # Sample count of references to valid blocks.
system.mma_test_xcorr_datapath.cache.tags.avg_refs     0.117647                       # Average number of references to valid blocks.
system.mma_test_xcorr_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.mma_test_xcorr_datapath.cache.tags.occ_blocks::mma_test_xcorr_datapath.cache     1.275131                       # Average occupied blocks per requestor
system.mma_test_xcorr_datapath.cache.tags.occ_blocks::mma_test_xcorr_datapath.cache.prefetcher     9.920401                       # Average occupied blocks per requestor
system.mma_test_xcorr_datapath.cache.tags.occ_percent::mma_test_xcorr_datapath.cache     0.002490                       # Average percentage of cache occupancy
system.mma_test_xcorr_datapath.cache.tags.occ_percent::mma_test_xcorr_datapath.cache.prefetcher     0.019376                       # Average percentage of cache occupancy
system.mma_test_xcorr_datapath.cache.tags.occ_percent::total     0.021866                       # Average percentage of cache occupancy
system.mma_test_xcorr_datapath.cache.tags.occ_task_id_blocks::1022           15                       # Occupied blocks per task id
system.mma_test_xcorr_datapath.cache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.mma_test_xcorr_datapath.cache.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.mma_test_xcorr_datapath.cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mma_test_xcorr_datapath.cache.tags.occ_task_id_percent::1022     0.029297                       # Percentage of cache occupancy per task id
system.mma_test_xcorr_datapath.cache.tags.occ_task_id_percent::1024     0.003906                       # Percentage of cache occupancy per task id
system.mma_test_xcorr_datapath.cache.tags.tag_accesses           40                       # Number of tag accesses
system.mma_test_xcorr_datapath.cache.tags.data_accesses           40                       # Number of data accesses
system.mma_test_xcorr_datapath.cache.pwrStateResidencyTicks::UNDEFINED     51137500                       # Cumulative time (in ticks) in various power states
system.mma_test_xcorr_datapath.cache.WriteReq_hits::mma_test_xcorr_datapath.cache            1                       # number of WriteReq hits
system.mma_test_xcorr_datapath.cache.WriteReq_hits::total            1                       # number of WriteReq hits
system.mma_test_xcorr_datapath.cache.demand_hits::mma_test_xcorr_datapath.cache            1                       # number of demand (read+write) hits
system.mma_test_xcorr_datapath.cache.demand_hits::total            1                       # number of demand (read+write) hits
system.mma_test_xcorr_datapath.cache.overall_hits::mma_test_xcorr_datapath.cache            1                       # number of overall hits
system.mma_test_xcorr_datapath.cache.overall_hits::total            1                       # number of overall hits
system.mma_test_xcorr_datapath.cache.ReadReq_misses::mma_test_xcorr_datapath.cache            2                       # number of ReadReq misses
system.mma_test_xcorr_datapath.cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.mma_test_xcorr_datapath.cache.WriteReq_misses::mma_test_xcorr_datapath.cache            2                       # number of WriteReq misses
system.mma_test_xcorr_datapath.cache.WriteReq_misses::total            2                       # number of WriteReq misses
system.mma_test_xcorr_datapath.cache.demand_misses::mma_test_xcorr_datapath.cache            4                       # number of demand (read+write) misses
system.mma_test_xcorr_datapath.cache.demand_misses::total            4                       # number of demand (read+write) misses
system.mma_test_xcorr_datapath.cache.overall_misses::mma_test_xcorr_datapath.cache            4                       # number of overall misses
system.mma_test_xcorr_datapath.cache.overall_misses::total            4                       # number of overall misses
system.mma_test_xcorr_datapath.cache.ReadReq_miss_latency::mma_test_xcorr_datapath.cache        80000                       # number of ReadReq miss cycles
system.mma_test_xcorr_datapath.cache.ReadReq_miss_latency::total        80000                       # number of ReadReq miss cycles
system.mma_test_xcorr_datapath.cache.WriteReq_miss_latency::mma_test_xcorr_datapath.cache        80000                       # number of WriteReq miss cycles
system.mma_test_xcorr_datapath.cache.WriteReq_miss_latency::total        80000                       # number of WriteReq miss cycles
system.mma_test_xcorr_datapath.cache.demand_miss_latency::mma_test_xcorr_datapath.cache       160000                       # number of demand (read+write) miss cycles
system.mma_test_xcorr_datapath.cache.demand_miss_latency::total       160000                       # number of demand (read+write) miss cycles
system.mma_test_xcorr_datapath.cache.overall_miss_latency::mma_test_xcorr_datapath.cache       160000                       # number of overall miss cycles
system.mma_test_xcorr_datapath.cache.overall_miss_latency::total       160000                       # number of overall miss cycles
system.mma_test_xcorr_datapath.cache.ReadReq_accesses::mma_test_xcorr_datapath.cache            2                       # number of ReadReq accesses(hits+misses)
system.mma_test_xcorr_datapath.cache.ReadReq_accesses::total            2                       # number of ReadReq accesses(hits+misses)
system.mma_test_xcorr_datapath.cache.WriteReq_accesses::mma_test_xcorr_datapath.cache            3                       # number of WriteReq accesses(hits+misses)
system.mma_test_xcorr_datapath.cache.WriteReq_accesses::total            3                       # number of WriteReq accesses(hits+misses)
system.mma_test_xcorr_datapath.cache.demand_accesses::mma_test_xcorr_datapath.cache            5                       # number of demand (read+write) accesses
system.mma_test_xcorr_datapath.cache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.mma_test_xcorr_datapath.cache.overall_accesses::mma_test_xcorr_datapath.cache            5                       # number of overall (read+write) accesses
system.mma_test_xcorr_datapath.cache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.mma_test_xcorr_datapath.cache.ReadReq_miss_rate::mma_test_xcorr_datapath.cache            1                       # miss rate for ReadReq accesses
system.mma_test_xcorr_datapath.cache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.mma_test_xcorr_datapath.cache.WriteReq_miss_rate::mma_test_xcorr_datapath.cache     0.666667                       # miss rate for WriteReq accesses
system.mma_test_xcorr_datapath.cache.WriteReq_miss_rate::total     0.666667                       # miss rate for WriteReq accesses
system.mma_test_xcorr_datapath.cache.demand_miss_rate::mma_test_xcorr_datapath.cache     0.800000                       # miss rate for demand accesses
system.mma_test_xcorr_datapath.cache.demand_miss_rate::total     0.800000                       # miss rate for demand accesses
system.mma_test_xcorr_datapath.cache.overall_miss_rate::mma_test_xcorr_datapath.cache     0.800000                       # miss rate for overall accesses
system.mma_test_xcorr_datapath.cache.overall_miss_rate::total     0.800000                       # miss rate for overall accesses
system.mma_test_xcorr_datapath.cache.ReadReq_avg_miss_latency::mma_test_xcorr_datapath.cache        40000                       # average ReadReq miss latency
system.mma_test_xcorr_datapath.cache.ReadReq_avg_miss_latency::total        40000                       # average ReadReq miss latency
system.mma_test_xcorr_datapath.cache.WriteReq_avg_miss_latency::mma_test_xcorr_datapath.cache        40000                       # average WriteReq miss latency
system.mma_test_xcorr_datapath.cache.WriteReq_avg_miss_latency::total        40000                       # average WriteReq miss latency
system.mma_test_xcorr_datapath.cache.demand_avg_miss_latency::mma_test_xcorr_datapath.cache        40000                       # average overall miss latency
system.mma_test_xcorr_datapath.cache.demand_avg_miss_latency::total        40000                       # average overall miss latency
system.mma_test_xcorr_datapath.cache.overall_avg_miss_latency::mma_test_xcorr_datapath.cache        40000                       # average overall miss latency
system.mma_test_xcorr_datapath.cache.overall_avg_miss_latency::total        40000                       # average overall miss latency
system.mma_test_xcorr_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_xcorr_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mma_test_xcorr_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.mma_test_xcorr_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.mma_test_xcorr_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mma_test_xcorr_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_misses::mma_test_xcorr_datapath.cache            2                       # number of ReadReq MSHR misses
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_misses::mma_test_xcorr_datapath.cache            2                       # number of WriteReq MSHR misses
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_misses::mma_test_xcorr_datapath.cache.prefetcher           17                       # number of HardPFReq MSHR misses
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_misses::total           17                       # number of HardPFReq MSHR misses
system.mma_test_xcorr_datapath.cache.demand_mshr_misses::mma_test_xcorr_datapath.cache            4                       # number of demand (read+write) MSHR misses
system.mma_test_xcorr_datapath.cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.mma_test_xcorr_datapath.cache.overall_mshr_misses::mma_test_xcorr_datapath.cache            4                       # number of overall MSHR misses
system.mma_test_xcorr_datapath.cache.overall_mshr_misses::mma_test_xcorr_datapath.cache.prefetcher           17                       # number of overall MSHR misses
system.mma_test_xcorr_datapath.cache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_miss_latency::mma_test_xcorr_datapath.cache        47000                       # number of ReadReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_miss_latency::total        47000                       # number of ReadReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_miss_latency::mma_test_xcorr_datapath.cache        42000                       # number of WriteReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_miss_latency::total        42000                       # number of WriteReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_miss_latency::mma_test_xcorr_datapath.cache.prefetcher      1000976                       # number of HardPFReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_miss_latency::total      1000976                       # number of HardPFReq MSHR miss cycles
system.mma_test_xcorr_datapath.cache.demand_mshr_miss_latency::mma_test_xcorr_datapath.cache        89000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_xcorr_datapath.cache.demand_mshr_miss_latency::total        89000                       # number of demand (read+write) MSHR miss cycles
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_latency::mma_test_xcorr_datapath.cache        89000                       # number of overall MSHR miss cycles
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_latency::mma_test_xcorr_datapath.cache.prefetcher      1000976                       # number of overall MSHR miss cycles
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_latency::total      1089976                       # number of overall MSHR miss cycles
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_miss_rate::mma_test_xcorr_datapath.cache            1                       # mshr miss rate for ReadReq accesses
system.mma_test_xcorr_datapath.cache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_miss_rate::mma_test_xcorr_datapath.cache     0.666667                       # mshr miss rate for WriteReq accesses
system.mma_test_xcorr_datapath.cache.WriteReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for WriteReq accesses
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_miss_rate::mma_test_xcorr_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_xcorr_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.mma_test_xcorr_datapath.cache.demand_mshr_miss_rate::mma_test_xcorr_datapath.cache     0.800000                       # mshr miss rate for demand accesses
system.mma_test_xcorr_datapath.cache.demand_mshr_miss_rate::total     0.800000                       # mshr miss rate for demand accesses
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_rate::mma_test_xcorr_datapath.cache     0.800000                       # mshr miss rate for overall accesses
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_rate::mma_test_xcorr_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.mma_test_xcorr_datapath.cache.overall_mshr_miss_rate::total     4.200000                       # mshr miss rate for overall accesses
system.mma_test_xcorr_datapath.cache.ReadReq_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache        23500                       # average ReadReq mshr miss latency
system.mma_test_xcorr_datapath.cache.ReadReq_avg_mshr_miss_latency::total        23500                       # average ReadReq mshr miss latency
system.mma_test_xcorr_datapath.cache.WriteReq_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache        21000                       # average WriteReq mshr miss latency
system.mma_test_xcorr_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.mma_test_xcorr_datapath.cache.HardPFReq_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache.prefetcher 58880.941176                       # average HardPFReq mshr miss latency
system.mma_test_xcorr_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 58880.941176                       # average HardPFReq mshr miss latency
system.mma_test_xcorr_datapath.cache.demand_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache        22250                       # average overall mshr miss latency
system.mma_test_xcorr_datapath.cache.demand_avg_mshr_miss_latency::total        22250                       # average overall mshr miss latency
system.mma_test_xcorr_datapath.cache.overall_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache        22250                       # average overall mshr miss latency
system.mma_test_xcorr_datapath.cache.overall_avg_mshr_miss_latency::mma_test_xcorr_datapath.cache.prefetcher 58880.941176                       # average overall mshr miss latency
system.mma_test_xcorr_datapath.cache.overall_avg_mshr_miss_latency::total 51903.619048                       # average overall mshr miss latency

---------- End Simulation Statistics   ----------
