{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696957380885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696957380896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 10:03:00 2023 " "Processing started: Tue Oct 10 10:03:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696957380896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957380896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957380896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696957381426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696957381427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2.sv(11) " "Verilog HDL information at task2.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696957391382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1_tb " "Found entity 1: task1_tb" {  } { { "task1_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391383 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(26) " "Verilog HDL Expression warning at DE1_SoC.sv(26): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(27) " "Verilog HDL Expression warning at DE1_SoC.sv(27): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(28) " "Verilog HDL Expression warning at DE1_SoC.sv(28): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(29) " "Verilog HDL Expression warning at DE1_SoC.sv(29): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391384 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(30) " "Verilog HDL Expression warning at DE1_SoC.sv(30): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(31) " "Verilog HDL Expression warning at DE1_SoC.sv(31): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(32) " "Verilog HDL Expression warning at DE1_SoC.sv(32): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(33) " "Verilog HDL Expression warning at DE1_SoC.sv(33): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(34) " "Verilog HDL Expression warning at DE1_SoC.sv(34): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(35) " "Verilog HDL Expression warning at DE1_SoC.sv(35): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(36) " "Verilog HDL Expression warning at DE1_SoC.sv(36): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(37) " "Verilog HDL Expression warning at DE1_SoC.sv(37): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(38) " "Verilog HDL Expression warning at DE1_SoC.sv(38): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(39) " "Verilog HDL Expression warning at DE1_SoC.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(46) " "Verilog HDL Expression warning at DE1_SoC.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(47) " "Verilog HDL Expression warning at DE1_SoC.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(49) " "Verilog HDL Expression warning at DE1_SoC.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(50) " "Verilog HDL Expression warning at DE1_SoC.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(51) " "Verilog HDL Expression warning at DE1_SoC.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(58) " "Verilog HDL Expression warning at DE1_SoC.sv(58): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(59) " "Verilog HDL Expression warning at DE1_SoC.sv(59): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(61) " "Verilog HDL Expression warning at DE1_SoC.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(62) " "Verilog HDL Expression warning at DE1_SoC.sv(62): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC.sv(63) " "Verilog HDL Expression warning at DE1_SoC.sv(63): truncated literal to match 1 bits" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(6) " "Verilog HDL Declaration information at DE1_SoC.sv(6): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_tb " "Found entity 1: DE1_SoC_tb" {  } { { "DE1_SoC_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3_tb " "Found entity 1: task3_tb" {  } { { "task3_tb.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task3.sv 1 1 " "Found 1 design units, including 1 entities, in source file task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391393 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(39) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(39): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(40) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(40): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(41) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(41): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(42) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(42): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(43) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(43): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(44) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(44): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(45) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(45): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(46) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(46): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(47) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(47): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(48) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(48): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(49) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(49): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(50) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(50): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(51) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(51): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(52) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(52): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(60) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(60): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(61) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(61): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(63) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(63): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(64) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(64): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(65) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(65): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(81) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(81): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391394 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(82) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(82): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(83) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(83): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(84) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(84): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(85) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(85): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(86) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(86): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(87) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(87): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(88) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(88): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(89) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(89): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(90) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(90): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(91) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(91): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(92) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(92): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(93) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(93): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(94) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(94): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(101) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(101): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(102) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(102): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(104) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(104): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(105) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(105): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DE1_SoC_augment.sv(106) " "Verilog HDL Expression warning at DE1_SoC_augment.sv(106): truncated literal to match 1 bits" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_augment.sv(7) " "Verilog HDL Declaration information at DE1_SoC_augment.sv(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696957391395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_augment " "Found entity 1: DE1_SoC_augment" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391396 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_augment.sv(11) " "Verilog HDL information at task2_augment.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696957391396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_augment.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2_augment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task2_augment " "Found entity 1: task2_augment" {  } { { "task2_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/task2_augment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/clock_divider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696957391397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391397 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 DE1_SoC_augment.sv(20) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(20): created implicit net for \"h2\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696957391398 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h3 DE1_SoC_augment.sv(21) " "Verilog HDL Implicit Net warning at DE1_SoC_augment.sv(21): created implicit net for \"h3\"" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696957391398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_augment " "Elaborating entity \"DE1_SoC_augment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696957391445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_augment.sv(113) " "Verilog HDL assignment warning at DE1_SoC_augment.sv(113): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696957391447 "|DE1_SoC_augment"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdaddress\[4\] DE1_SoC_augment.sv(112) " "Can't resolve multiple constant drivers for net \"rdaddress\[4\]\" at DE1_SoC_augment.sv(112)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DE1_SoC_augment.sv(30) " "Constant driver at DE1_SoC_augment.sv(30)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdaddress\[3\] DE1_SoC_augment.sv(112) " "Can't resolve multiple constant drivers for net \"rdaddress\[3\]\" at DE1_SoC_augment.sv(112)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdaddress\[2\] DE1_SoC_augment.sv(112) " "Can't resolve multiple constant drivers for net \"rdaddress\[2\]\" at DE1_SoC_augment.sv(112)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdaddress\[1\] DE1_SoC_augment.sv(112) " "Can't resolve multiple constant drivers for net \"rdaddress\[1\]\" at DE1_SoC_augment.sv(112)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rdaddress\[0\] DE1_SoC_augment.sv(112) " "Can't resolve multiple constant drivers for net \"rdaddress\[0\]\" at DE1_SoC_augment.sv(112)" {  } { { "DE1_SoC_augment.sv" "" { Text "C:/Users/Anna/Documents/ee_371/ee_371/lab2/DE1_SoC_augment.sv" 112 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696957391448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Anna/Documents/ee_371/ee_371/lab2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391514 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 66 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696957391658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 10:03:11 2023 " "Processing ended: Tue Oct 10 10:03:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696957391658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696957391658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696957391658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696957391658 ""}
