

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Mon Aug  5 21:28:44 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d1_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1203197|  1203197|  1203197|  1203197|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_out_fu_296   |dense_out   |    2414|    2414|    2414|    2414|   none  |
        |grp_conv_2_fu_308      |conv_2      |  792089|  792089|  792089|  792089|   none  |
        |grp_conv_1_fu_320      |conv_1      |  309661|  309661|  309661|  309661|   none  |
        |grp_dense_1_fu_331     |dense_1     |   60010|   60010|   60010|   60010|   none  |
        |grp_max_pool_1_fu_343  |max_pool_1  |   18421|   18421|   18421|   18421|   none  |
        |grp_max_pool_2_fu_351  |max_pool_2  |    7393|    7393|    7393|    7393|   none  |
        |grp_flat_fu_359        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1        |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1     |     56|     56|         2|          -|          -|    28|    no    |
        |- DENSE_2_LOOP  |  10710|  10710|       357|          -|          -|    30|    no    |
        | + FLAT_2_LOOP  |    350|    350|         7|          -|          -|    50|    no    |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    247|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       69|     35|    4719|  10487|    0|
|Memory           |       23|      -|      96|     30|    0|
|Multiplexer      |        -|      -|       -|    509|    -|
|Register         |        -|      -|     244|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       92|     35|    5059|  11273|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       32|     15|       4|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |cnn_CRTL_BUS_s_axi_U      |cnn_CRTL_BUS_s_axi    |        0|      0|    36|    40|    0|
    |cnn_fadd_32ns_32ncud_U47  |cnn_fadd_32ns_32ncud  |        0|      2|   227|   403|    0|
    |cnn_fcmp_32ns_32neOg_U49  |cnn_fcmp_32ns_32neOg  |        0|      0|    66|   239|    0|
    |cnn_fmul_32ns_32ndEe_U48  |cnn_fmul_32ns_32ndEe  |        0|      3|   128|   320|    0|
    |grp_conv_1_fu_320         |conv_1                |        1|      5|   697|  1502|    0|
    |grp_conv_2_fu_308         |conv_2                |        2|      5|   743|  1570|    0|
    |grp_dense_1_fu_331        |dense_1               |       65|      6|   776|  1374|    0|
    |grp_dense_out_fu_296      |dense_out             |        1|     14|  1493|  3440|    0|
    |grp_flat_fu_359           |flat                  |        0|      0|    84|   244|    0|
    |grp_max_pool_1_fu_343     |max_pool_1            |        0|      0|   239|   695|    0|
    |grp_max_pool_2_fu_351     |max_pool_2            |        0|      0|   230|   660|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |       69|     35|  4719| 10487|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_input_U     |cnn_conv_1_input     |        2|   0|   0|    0|   784|   32|     1|        25088|
    |conv_1_out_U       |cnn_conv_1_out       |        8|   0|   0|    0|  4056|   32|     1|       129792|
    |conv_2_out_U       |cnn_conv_2_out       |        4|   0|   0|    0|  1936|   32|     1|        61952|
    |dense_1_out_U      |cnn_dense_1_out      |        1|   0|   0|    0|    50|   32|     1|         1600|
    |dense_2_bias_U     |cnn_dense_2_bias     |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_out_U      |cnn_dense_2_out      |        0|  64|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |cnn_dense_2_weights  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    |max_pool_1_out_U   |cnn_max_pool_1_out   |        2|   0|   0|    0|  1014|   32|     1|        32448|
    |max_pool_2_out_U   |cnn_max_pool_2_out   |        1|   0|   0|    0|   400|   32|     1|        12800|
    |flat_array_U       |cnn_max_pool_2_out   |        1|   0|   0|    0|   400|   32|     1|        12800|
    +-------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                     |       23|  96|  30|    0| 10200|  320|    10|       326400|
    +-------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_536_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln27_fu_454_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln28_fu_459_p2     |     +    |      0|  0|  14|          10|           1|
    |i_1_fu_475_p2          |     +    |      0|  0|  15|           5|           1|
    |i_fu_391_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_397_p2        |     +    |      0|  0|  14|          10|           5|
    |j_1_fu_495_p2          |     +    |      0|  0|  15|           6|           1|
    |j_fu_439_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln14_fu_530_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln27_fu_427_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln19_fu_581_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_489_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_2_fu_569_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_563_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln23_fu_385_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln25_fu_433_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_fu_469_p2     |   icmp   |      0|  0|  11|           5|           3|
    |or_ln19_fu_575_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0         |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 247|         142|          78|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  137|         30|    1|         30|
    |conv_1_input_address0    |   15|          3|   10|         30|
    |conv_1_input_ce0         |   15|          3|    1|          3|
    |conv_1_out_address0      |   15|          3|   12|         36|
    |conv_1_out_ce0           |   15|          3|    1|          3|
    |conv_1_out_we0           |    9|          2|    1|          2|
    |conv_2_out_address0      |   15|          3|   11|         33|
    |conv_2_out_ce0           |   15|          3|    1|          3|
    |conv_2_out_we0           |    9|          2|    1|          2|
    |dense_1_out_address0     |   15|          3|    6|         18|
    |dense_1_out_ce0          |   15|          3|    1|          3|
    |dense_1_out_we0          |    9|          2|    1|          2|
    |dense_2_out_address0     |   15|          3|    5|         15|
    |dense_2_out_ce0          |   15|          3|    1|          3|
    |flat_array_address0      |   15|          3|    9|         27|
    |flat_array_ce0           |   15|          3|    1|          3|
    |flat_array_we0           |    9|          2|    1|          2|
    |grp_fu_367_p1            |   15|          3|   32|         96|
    |i_0_i_reg_262            |    9|          2|    5|         10|
    |i_0_reg_230              |    9|          2|    5|         10|
    |ix_in_0_reg_218          |    9|          2|   10|         20|
    |ix_in_1_reg_241          |    9|          2|   10|         20|
    |j_0_i_reg_285            |    9|          2|    6|         12|
    |j_0_reg_251              |    9|          2|    5|         10|
    |max_pool_1_out_address0  |   15|          3|   10|         30|
    |max_pool_1_out_ce0       |   15|          3|    1|          3|
    |max_pool_1_out_we0       |    9|          2|    1|          2|
    |max_pool_2_out_address0  |   15|          3|    9|         27|
    |max_pool_2_out_ce0       |   15|          3|    1|          3|
    |max_pool_2_out_we0       |    9|          2|    1|          2|
    |sum_0_i_reg_273          |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  509|        107|  192|        524|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln27_reg_626                    |  11|   0|   11|          0|
    |add_ln28_reg_631                    |  10|   0|   10|          0|
    |ap_CS_fsm                           |  29|   0|   29|          0|
    |grp_conv_1_fu_320_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_308_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_1_fu_331_ap_start_reg     |   1|   0|    1|          0|
    |grp_dense_out_fu_296_ap_start_reg   |   1|   0|    1|          0|
    |grp_flat_fu_359_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_343_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_reg_262                       |   5|   0|    5|          0|
    |i_0_reg_230                         |   5|   0|    5|          0|
    |i_1_reg_639                         |   5|   0|    5|          0|
    |i_reg_598                           |   5|   0|    5|          0|
    |ix_in_0_reg_218                     |  10|   0|   10|          0|
    |ix_in_1_reg_241                     |  10|   0|   10|          0|
    |ix_in_reg_603                       |  10|   0|   10|          0|
    |j_0_i_reg_285                       |   6|   0|    6|          0|
    |j_0_reg_251                         |   5|   0|    5|          0|
    |j_1_reg_658                         |   6|   0|    6|          0|
    |j_reg_616                           |   5|   0|    5|          0|
    |sub_ln27_reg_608                    |   9|   0|   11|          2|
    |sum_0_i_reg_273                     |  32|   0|   32|          0|
    |tmp_7_i_reg_688                     |  32|   0|   32|          0|
    |tmp_i_reg_703                       |  32|   0|   32|          0|
    |zext_ln13_reg_650                   |   5|   0|   12|          7|
    |zext_ln14_reg_644                   |   5|   0|   64|         59|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 244|   0|  312|         68|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

