Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fa08f14373d94818ab2b0a4c04e2d8ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bcd_2_bin_tb_behav xil_defaultlib.bcd_2_bin_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture dataflow of entity xil_defaultlib.compare [compare_default]
Compiling architecture dataflow of entity xil_defaultlib.invalid_compare [invalid_compare_default]
Compiling architecture sop_arch of entity xil_defaultlib.bcd_2_bin_p0 [bcd_2_bin_p0_default]
Compiling architecture sop_arch of entity xil_defaultlib.bcd_2_bin [bcd_2_bin_default]
Compiling architecture tb_sop_arch of entity xil_defaultlib.bcd_2_bin_tb
Built simulation snapshot bcd_2_bin_tb_behav
