Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 9e54c04e75344711b192d292af1292b1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot par_rand_gen_tb_behav xil_defaultlib.par_rand_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.fifo_32
Compiling module xil_defaultlib.fifo_30
Compiling module xil_defaultlib.fifo_31
Compiling module xil_defaultlib.fifo_26
Compiling module xil_defaultlib.fifo_21
Compiling module xil_defaultlib.fifo_29
Compiling module xil_defaultlib.fifo_28
Compiling module xil_defaultlib.rand_gen
Compiling module xil_defaultlib.par_rand_gen
Compiling module xil_defaultlib.par_rand_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot par_rand_gen_tb_behav
