Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Nov  3 22:25:09 2017
| Host         : Dell-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file T_MODULE_timing_summary_routed.rpt -warn_on_violation -rpx T_MODULE_timing_summary_routed.rpx
| Design       : T_MODULE
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 82 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.154        0.000                      0                  129        0.116        0.000                      0                  129        1.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_sys                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.641        0.000                      0                   39        0.212        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out2_clk_wiz_0         36.414        0.000                      0                   90        0.210        0.000                      0                   90       19.500        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.642        0.000                      0                   39        0.212        0.000                      0                   39        1.500        0.000                       0                    37  
  clk_out2_clk_wiz_0_1       36.417        0.000                      0                   90        0.210        0.000                      0                   90       19.500        0.000                       0                    49  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          1.154        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.641        0.000                      0                   39        0.147        0.000                      0                   39  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          1.157        0.000                      0                   30        0.125        0.000                      0                   30  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         36.414        0.000                      0                   90        0.116        0.000                      0                   90  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.641        0.000                      0                   39        0.147        0.000                      0                   39  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        1.154        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        1.157        0.000                      0                   30        0.125        0.000                      0                   30  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       36.414        0.000                      0                   90        0.116        0.000                      0                   90  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.800ns (44.649%)  route 0.992ns (55.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.758    -1.061    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.478    -0.583 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.992     0.409    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[6]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.322     0.731 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.591     2.939    
                         clock uncertainty           -0.065     2.873    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.991    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.991    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.735%)  route 1.043ns (64.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.392     0.563    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                         clock pessimism              0.569     2.918    
                         clock uncertainty           -0.065     2.852    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)       -0.028     2.824    HDMI_OUT_INSTANCE/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.824    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.642ns (38.477%)  route 1.027ns (61.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.027     0.484    HDMI_OUT_INSTANCE/TMDS_shift_load
    SLICE_X16Y157        LUT3 (Prop_lut3_I1_O)        0.124     0.608 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.608    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.566     2.914    
                         clock uncertainty           -0.065     2.848    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.925    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.805ns (47.733%)  route 0.881ns (52.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.881     0.299    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[8]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.327     0.626 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.626    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.992    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.875     0.233    HDMI_OUT_INSTANCE/TMDS_mod10[1]
    SLICE_X17Y155        LUT2 (Prop_lut2_I1_O)        0.327     0.560 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     0.560    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_D)        0.075     2.949    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.803ns (49.982%)  route 0.804ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.581 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.804     0.222    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[6]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.325     0.547 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.547    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552     2.901    
                         clock uncertainty           -0.065     2.835    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.953    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[7]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.546    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[5]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.546    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.556    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.437    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[3]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.099    -0.338 r  HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[4]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121    -0.556    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.366    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[2]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.349    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[7]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.043    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.544    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.125    -0.404    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[5]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.098    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.125    -0.401    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[8]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.098    -0.303 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.554    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.358    HDMI_OUT_INSTANCE/TMDS_mod10[0]
    SLICE_X17Y155        LUT2 (Prop_lut2_I0_O)        0.042    -0.316 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X17Y155        FDRE (Hold_fdre_C_D)         0.107    -0.570    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    CLK_INSTANCE/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X16Y157    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y156        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.106    -0.404    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[7]
    SLICE_X13Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  HDMI_OUT_INSTANCE/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.359    HDMI_OUT_INSTANCE/hSync0
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/C
                         clock pessimism              0.255    -0.662    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.092    -0.570    HDMI_OUT_INSTANCE/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.087    -0.440    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[8]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.098    -0.342 r  HDMI_OUT_INSTANCE/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.342    HDMI_OUT_INSTANCE/CounterY[9]_i_2_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.121    -0.554    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.120    -0.414    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[5]
    SLICE_X13Y158        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  HDMI_OUT_INSTANCE/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    HDMI_OUT_INSTANCE/CounterX[5]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.092    -0.584    HDMI_OUT_INSTANCE/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.485%)  route 0.115ns (35.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.511 f  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.115    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X13Y155        LUT5 (Prop_lut5_I0_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/DrawArea0
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/C
                         clock pessimism              0.258    -0.659    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.092    -0.567    HDMI_OUT_INSTANCE/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.395    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[0]
    SLICE_X15Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  HDMI_OUT_INSTANCE/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    HDMI_OUT_INSTANCE/CounterY[5]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.258    -0.659    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.567    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.385    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT4 (Prop_lut4_I1_O)        0.048    -0.337 r  HDMI_OUT_INSTANCE/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/CounterX[3]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                         clock pessimism              0.255    -0.663    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.107    -0.556    HDMI_OUT_INSTANCE/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.426%)  route 0.179ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.179    -0.355    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[5]
    SLICE_X14Y155        LUT5 (Prop_lut5_I1_O)        0.048    -0.307 r  HDMI_OUT_INSTANCE/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    HDMI_OUT_INSTANCE/CounterY[8]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.131    -0.531    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.384    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT5 (Prop_lut5_I2_O)        0.049    -0.335 r  HDMI_OUT_INSTANCE/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    HDMI_OUT_INSTANCE/CounterX[4]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/C
                         clock pessimism              0.255    -0.663    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.104    -0.559    HDMI_OUT_INSTANCE/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.548 f  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.448    HDMI_OUT_INSTANCE/encode_R/balance_acc[1]
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.104    -0.344 r  HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.107    -0.569    HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[6]/Q
                         net (fo=6, routed)           0.137    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[6]
    SLICE_X15Y155        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/CounterY[6]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.583    HDMI_OUT_INSTANCE/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    CLK_INSTANCE/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y158    HDMI_OUT_INSTANCE/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y155    HDMI_OUT_INSTANCE/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y155    HDMI_OUT_INSTANCE/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y158    HDMI_OUT_INSTANCE/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_INSTANCE/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.446    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.446    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.446    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.446    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.446    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.800ns (44.649%)  route 0.992ns (55.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.758    -1.061    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.478    -0.583 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.992     0.409    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[6]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.322     0.731 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.591     2.939    
                         clock uncertainty           -0.065     2.874    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.992    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.735%)  route 1.043ns (64.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.392     0.563    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                         clock pessimism              0.569     2.918    
                         clock uncertainty           -0.065     2.853    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)       -0.028     2.825    HDMI_OUT_INSTANCE/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.825    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.642ns (38.477%)  route 1.027ns (61.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.027     0.484    HDMI_OUT_INSTANCE/TMDS_shift_load
    SLICE_X16Y157        LUT3 (Prop_lut3_I1_O)        0.124     0.608 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.608    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.566     2.914    
                         clock uncertainty           -0.065     2.849    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.926    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.926    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.805ns (47.733%)  route 0.881ns (52.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.881     0.299    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[8]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.327     0.626 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.626    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.993    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.993    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.875     0.233    HDMI_OUT_INSTANCE/TMDS_mod10[1]
    SLICE_X17Y155        LUT2 (Prop_lut2_I1_O)        0.327     0.560 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     0.560    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.875    
    SLICE_X17Y155        FDRE (Setup_fdre_C_D)        0.075     2.950    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.950    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.803ns (49.982%)  route 0.804ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.581 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.804     0.222    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[6]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.325     0.547 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.547    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.954    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.954    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[7]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.546    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[5]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.546    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.556    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.437    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[3]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.099    -0.338 r  HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[4]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121    -0.556    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.366    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[2]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.349    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[7]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.043    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.544    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.125    -0.404    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[5]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.098    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.241    -0.678    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.557    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.125    -0.401    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[8]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.098    -0.303 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.554    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.358    HDMI_OUT_INSTANCE/TMDS_mod10[0]
    SLICE_X17Y155        LUT2 (Prop_lut2_I0_O)        0.042    -0.316 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.241    -0.677    
    SLICE_X17Y155        FDRE (Hold_fdre_C_D)         0.107    -0.570    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    CLK_INSTANCE/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X16Y157    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X14Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X17Y155    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X16Y156    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.091    38.850    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.326    HDMI_OUT_INSTANCE/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.091    38.850    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.326    HDMI_OUT_INSTANCE/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.091    38.850    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.326    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.417ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.091    38.850    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.326    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.326    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.417    

Slack (MET) :             36.439ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.091    38.825    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.301    HDMI_OUT_INSTANCE/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.439    

Slack (MET) :             36.439ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.091    38.825    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.301    HDMI_OUT_INSTANCE/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.439    

Slack (MET) :             36.490ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.091    38.828    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.399    HDMI_OUT_INSTANCE/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.490    

Slack (MET) :             36.490ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.091    38.828    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.399    HDMI_OUT_INSTANCE/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.490    

Slack (MET) :             36.490ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.091    38.828    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.399    HDMI_OUT_INSTANCE/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.490    

Slack (MET) :             36.490ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.091    38.828    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.399    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.399    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y156        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.106    -0.404    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[7]
    SLICE_X13Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  HDMI_OUT_INSTANCE/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.359    HDMI_OUT_INSTANCE/hSync0
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/C
                         clock pessimism              0.255    -0.662    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.092    -0.570    HDMI_OUT_INSTANCE/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.087    -0.440    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[8]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.098    -0.342 r  HDMI_OUT_INSTANCE/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.342    HDMI_OUT_INSTANCE/CounterY[9]_i_2_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.121    -0.554    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.120    -0.414    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[5]
    SLICE_X13Y158        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  HDMI_OUT_INSTANCE/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    HDMI_OUT_INSTANCE/CounterX[5]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.092    -0.584    HDMI_OUT_INSTANCE/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.485%)  route 0.115ns (35.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.511 f  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.115    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X13Y155        LUT5 (Prop_lut5_I0_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/DrawArea0
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/C
                         clock pessimism              0.258    -0.659    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.092    -0.567    HDMI_OUT_INSTANCE/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.395    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[0]
    SLICE_X15Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  HDMI_OUT_INSTANCE/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    HDMI_OUT_INSTANCE/CounterY[5]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.258    -0.659    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.567    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.385    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT4 (Prop_lut4_I1_O)        0.048    -0.337 r  HDMI_OUT_INSTANCE/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/CounterX[3]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                         clock pessimism              0.255    -0.663    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.107    -0.556    HDMI_OUT_INSTANCE/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.426%)  route 0.179ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.179    -0.355    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[5]
    SLICE_X14Y155        LUT5 (Prop_lut5_I1_O)        0.048    -0.307 r  HDMI_OUT_INSTANCE/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    HDMI_OUT_INSTANCE/CounterY[8]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.131    -0.531    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.384    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT5 (Prop_lut5_I2_O)        0.049    -0.335 r  HDMI_OUT_INSTANCE/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    HDMI_OUT_INSTANCE/CounterX[4]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/C
                         clock pessimism              0.255    -0.663    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.104    -0.559    HDMI_OUT_INSTANCE/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.548 f  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.448    HDMI_OUT_INSTANCE/encode_R/balance_acc[1]
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.104    -0.344 r  HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.242    -0.676    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.107    -0.569    HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[6]/Q
                         net (fo=6, routed)           0.137    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[6]
    SLICE_X15Y155        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/CounterY[6]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                         clock pessimism              0.242    -0.675    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.583    HDMI_OUT_INSTANCE/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    CLK_INSTANCE/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y158    HDMI_OUT_INSTANCE/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y156    HDMI_OUT_INSTANCE/CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y155    HDMI_OUT_INSTANCE/CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y155    HDMI_OUT_INSTANCE/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y155    HDMI_OUT_INSTANCE/CounterY_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y155    HDMI_OUT_INSTANCE/CounterY_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X17Y157    HDMI_OUT_INSTANCE/encode_G/balance_acc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y158    HDMI_OUT_INSTANCE/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y158    HDMI_OUT_INSTANCE/CounterX_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_INSTANCE/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK_INSTANCE/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.580ns (23.173%)  route 1.923ns (76.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.923     1.320    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.444    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.215     2.519    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.079     2.598    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.598    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.751ns (29.911%)  route 1.760ns (70.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.760     1.119    HDMI_OUT_INSTANCE/encode_G_n_1
    SLICE_X16Y157        LUT2 (Prop_lut2_I1_O)        0.332     1.451 r  HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.451    HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.635    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.635    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.807ns (32.439%)  route 1.681ns (67.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X14Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDSE (Prop_fdse_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.681     1.099    HDMI_OUT_INSTANCE/TMDS[9]
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.329     1.428 r  HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.428    HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.215     2.519    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.118     2.637    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.637    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.054%)  route 1.831ns (75.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.352 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.352    HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.081     2.599    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.599    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.606ns (24.865%)  route 1.831ns (75.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.150     1.378 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.378    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.636    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.636    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.856%)  route 1.749ns (73.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.749     1.206    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.330 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.594    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.594    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.465%)  route 1.791ns (75.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.124     1.312 r  HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.077     2.595    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.606ns (25.262%)  route 1.793ns (74.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.793     1.190    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.150     1.340 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.340    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.635    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.635    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.606ns (25.284%)  route 1.791ns (74.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.150     1.338 r  HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.636    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.636    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.580ns (24.612%)  route 1.777ns (75.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.456    -0.604 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.777     1.172    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.079     2.596    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.596    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.245ns (30.974%)  route 0.546ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.148    -0.528 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.546     0.018    HDMI_OUT_INSTANCE/encode_B_n_1
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.097     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.007    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.929%)  route 0.558ns (71.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.547 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.011    HDMI_OUT_INSTANCE/encode_B_n_0
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.099     0.110 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.110    HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.017    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.540%)  route 0.604ns (76.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.604     0.070    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.120    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.185ns (22.943%)  route 0.621ns (77.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.044     0.132 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.132    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.768%)  route 0.631ns (77.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.631     0.096    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.045     0.141 r  HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.141    HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.565    -0.354    
                         clock uncertainty            0.215    -0.140    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.131    -0.009    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.133 r  HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.133    HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.615%)  route 0.633ns (77.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.633     0.099    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.044     0.143 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.143    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.792%)  route 0.601ns (74.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.601     0.090    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.135 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.017    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.800ns (44.649%)  route 0.992ns (55.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.758    -1.061    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.478    -0.583 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.992     0.409    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[6]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.322     0.731 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.591     2.939    
                         clock uncertainty           -0.065     2.873    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.991    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.991    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.735%)  route 1.043ns (64.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.392     0.563    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                         clock pessimism              0.569     2.918    
                         clock uncertainty           -0.065     2.852    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)       -0.028     2.824    HDMI_OUT_INSTANCE/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.824    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.642ns (38.477%)  route 1.027ns (61.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.027     0.484    HDMI_OUT_INSTANCE/TMDS_shift_load
    SLICE_X16Y157        LUT3 (Prop_lut3_I1_O)        0.124     0.608 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.608    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.566     2.914    
                         clock uncertainty           -0.065     2.848    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.925    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.805ns (47.733%)  route 0.881ns (52.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.881     0.299    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[8]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.327     0.626 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.626    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.992    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.875     0.233    HDMI_OUT_INSTANCE/TMDS_mod10[1]
    SLICE_X17Y155        LUT2 (Prop_lut2_I1_O)        0.327     0.560 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     0.560    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_D)        0.075     2.949    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.803ns (49.982%)  route 0.804ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.581 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.804     0.222    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[6]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.325     0.547 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.547    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552     2.901    
                         clock uncertainty           -0.065     2.835    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.953    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[7]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.480    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[5]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.480    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.490    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.437    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[3]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.099    -0.338 r  HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[4]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121    -0.490    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.366    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[2]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.349    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[7]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.043    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.065    -0.609    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.478    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.125    -0.404    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[5]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.098    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.125    -0.401    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[8]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.098    -0.303 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.065    -0.609    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.488    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.358    HDMI_OUT_INSTANCE/TMDS_mod10[0]
    SLICE_X17Y155        LUT2 (Prop_lut2_I0_O)        0.042    -0.316 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X17Y155        FDRE (Hold_fdre_C_D)         0.107    -0.504    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.580ns (23.173%)  route 1.923ns (76.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.923     1.320    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.444    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.211     2.522    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.079     2.601    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.751ns (29.911%)  route 1.760ns (70.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.760     1.119    HDMI_OUT_INSTANCE/encode_G_n_1
    SLICE_X16Y157        LUT2 (Prop_lut2_I1_O)        0.332     1.451 r  HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.451    HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.638    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.638    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.807ns (32.439%)  route 1.681ns (67.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X14Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDSE (Prop_fdse_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.681     1.099    HDMI_OUT_INSTANCE/TMDS[9]
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.329     1.428 r  HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.428    HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.211     2.522    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.118     2.640    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.640    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.054%)  route 1.831ns (75.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.352 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.352    HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.081     2.602    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.602    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.606ns (24.865%)  route 1.831ns (75.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.150     1.378 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.378    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.639    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.856%)  route 1.749ns (73.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.749     1.206    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.330 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.597    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.597    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.465%)  route 1.791ns (75.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.124     1.312 r  HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.077     2.598    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.598    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.606ns (25.262%)  route 1.793ns (74.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.793     1.190    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.150     1.340 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.340    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.638    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.638    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.606ns (25.284%)  route 1.791ns (74.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.150     1.338 r  HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.639    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.580ns (24.612%)  route 1.777ns (75.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.456    -0.604 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.777     1.172    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.079     2.599    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.599    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.245ns (30.974%)  route 0.546ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.148    -0.528 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.546     0.018    HDMI_OUT_INSTANCE/encode_B_n_1
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.097     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.010    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.929%)  route 0.558ns (71.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.547 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.011    HDMI_OUT_INSTANCE/encode_B_n_0
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.099     0.110 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.110    HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.020    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.540%)  route 0.604ns (76.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.604     0.070    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.120    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.185ns (22.943%)  route 0.621ns (77.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.044     0.132 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.132    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.768%)  route 0.631ns (77.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.631     0.096    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.045     0.141 r  HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.141    HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.565    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.131    -0.012    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.133 r  HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.133    HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.615%)  route 0.633ns (77.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.633     0.099    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.044     0.143 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.143    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.792%)  route 0.601ns (74.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.601     0.090    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.135 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.020    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y156        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.106    -0.404    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[7]
    SLICE_X13Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  HDMI_OUT_INSTANCE/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.359    HDMI_OUT_INSTANCE/hSync0
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.095    -0.567    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.092    -0.475    HDMI_OUT_INSTANCE/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.087    -0.440    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[8]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.098    -0.342 r  HDMI_OUT_INSTANCE/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.342    HDMI_OUT_INSTANCE/CounterY[9]_i_2_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.095    -0.580    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.121    -0.459    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.120    -0.414    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[5]
    SLICE_X13Y158        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  HDMI_OUT_INSTANCE/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    HDMI_OUT_INSTANCE/CounterX[5]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.095    -0.581    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.092    -0.489    HDMI_OUT_INSTANCE/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.485%)  route 0.115ns (35.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.511 f  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.115    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X13Y155        LUT5 (Prop_lut5_I0_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/DrawArea0
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/C
                         clock pessimism              0.258    -0.659    
                         clock uncertainty            0.095    -0.564    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.092    -0.472    HDMI_OUT_INSTANCE/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.395    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[0]
    SLICE_X15Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  HDMI_OUT_INSTANCE/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    HDMI_OUT_INSTANCE/CounterY[5]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.258    -0.659    
                         clock uncertainty            0.095    -0.564    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.472    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.385    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT4 (Prop_lut4_I1_O)        0.048    -0.337 r  HDMI_OUT_INSTANCE/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/CounterX[3]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                         clock pessimism              0.255    -0.663    
                         clock uncertainty            0.095    -0.568    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.107    -0.461    HDMI_OUT_INSTANCE/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.426%)  route 0.179ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.179    -0.355    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[5]
    SLICE_X14Y155        LUT5 (Prop_lut5_I1_O)        0.048    -0.307 r  HDMI_OUT_INSTANCE/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    HDMI_OUT_INSTANCE/CounterY[8]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.095    -0.567    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.131    -0.436    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.384    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT5 (Prop_lut5_I2_O)        0.049    -0.335 r  HDMI_OUT_INSTANCE/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    HDMI_OUT_INSTANCE/CounterX[4]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/C
                         clock pessimism              0.255    -0.663    
                         clock uncertainty            0.095    -0.568    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.104    -0.464    HDMI_OUT_INSTANCE/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.548 f  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.448    HDMI_OUT_INSTANCE/encode_R/balance_acc[1]
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.104    -0.344 r  HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.095    -0.581    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.107    -0.474    HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[6]/Q
                         net (fo=6, routed)           0.137    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[6]
    SLICE_X15Y155        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/CounterY[6]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.095    -0.580    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.488    HDMI_OUT_INSTANCE/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.114%)  route 1.284ns (68.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.633     0.804    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_R)       -0.429     2.445    HDMI_OUT_INSTANCE/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.800ns (44.649%)  route 0.992ns (55.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.758    -1.061    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.478    -0.583 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.992     0.409    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[6]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.322     0.731 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.731    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.591     2.939    
                         clock uncertainty           -0.065     2.873    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.991    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.991    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.580ns (35.735%)  route 1.043ns (64.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.456    -0.604 f  HDMI_OUT_INSTANCE/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.047    HDMI_OUT_INSTANCE/TMDS_mod10[2]
    SLICE_X17Y155        LUT4 (Prop_lut4_I0_O)        0.124     0.171 r  HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.392     0.563    HDMI_OUT_INSTANCE/TMDS_mod10[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                         clock pessimism              0.569     2.918    
                         clock uncertainty           -0.065     2.852    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)       -0.028     2.824    HDMI_OUT_INSTANCE/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.824    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.642ns (38.477%)  route 1.027ns (61.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.027     0.484    HDMI_OUT_INSTANCE/TMDS_shift_load
    SLICE_X16Y157        LUT3 (Prop_lut3_I1_O)        0.124     0.608 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.608    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.566     2.914    
                         clock uncertainty           -0.065     2.848    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.925    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.925    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.805ns (47.733%)  route 0.881ns (52.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.881     0.299    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[8]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.327     0.626 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.626    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.992    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.992    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.389ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.746ns (46.035%)  route 0.875ns (53.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.875     0.233    HDMI_OUT_INSTANCE/TMDS_mod10[1]
    SLICE_X17Y155        LUT2 (Prop_lut2_I1_O)        0.327     0.560 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000     0.560    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.591     2.940    
                         clock uncertainty           -0.065     2.874    
    SLICE_X17Y155        FDRE (Setup_fdre_C_D)        0.075     2.949    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.389    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.803ns (49.982%)  route 0.804ns (50.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.478    -0.581 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.804     0.222    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[6]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.325     0.547 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.547    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552     2.901    
                         clock uncertainty           -0.065     2.835    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.953    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.953    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[7]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.480    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.094    -0.434    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[5]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.101    -0.333 r  HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    HDMI_OUT_INSTANCE/TMDS_shift_red[4]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.480    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg_n_0_[6]
    SLICE_X16Y156        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.490    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[3]/Q
                         net (fo=1, routed)           0.093    -0.437    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[3]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.099    -0.338 r  HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    HDMI_OUT_INSTANCE/TMDS_shift_green[2]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.529 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.093    -0.436    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[4]
    SLICE_X16Y155        LUT3 (Prop_lut3_I2_O)        0.099    -0.337 r  HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/TMDS_shift_red[3]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.121    -0.490    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.148    -0.366    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[2]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.045    -0.321 r  HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    HDMI_OUT_INSTANCE/TMDS_shift_green[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.082%)  route 0.162ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.349    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[7]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.043    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_red[6]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.065    -0.609    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.478    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.622    -0.678    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/Q
                         net (fo=1, routed)           0.125    -0.404    HDMI_OUT_INSTANCE/TMDS_shift_green_reg_n_0_[5]
    SLICE_X16Y157        LUT3 (Prop_lut3_I2_O)        0.098    -0.306 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.241    -0.678    
                         clock uncertainty            0.065    -0.612    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.121    -0.491    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[8]/Q
                         net (fo=1, routed)           0.125    -0.401    HDMI_OUT_INSTANCE/TMDS_shift_red_reg_n_0_[8]
    SLICE_X14Y156        LUT3 (Prop_lut3_I2_O)        0.098    -0.303 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.065    -0.609    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.488    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.623    -0.677    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.358    HDMI_OUT_INSTANCE/TMDS_mod10[0]
    SLICE_X17Y155        LUT2 (Prop_lut2_I0_O)        0.042    -0.316 r  HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    HDMI_OUT_INSTANCE/TMDS_mod10[1]_i_1_n_0
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X17Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]/C
                         clock pessimism              0.241    -0.677    
                         clock uncertainty            0.065    -0.611    
    SLICE_X17Y155        FDRE (Hold_fdre_C_D)         0.107    -0.504    HDMI_OUT_INSTANCE/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.189    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.580ns (23.173%)  route 1.923ns (76.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.923     1.320    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.444    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.215     2.519    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.079     2.598    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.598    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.751ns (29.911%)  route 1.760ns (70.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.760     1.119    HDMI_OUT_INSTANCE/encode_G_n_1
    SLICE_X16Y157        LUT2 (Prop_lut2_I1_O)        0.332     1.451 r  HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.451    HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.635    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.635    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.807ns (32.439%)  route 1.681ns (67.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X14Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDSE (Prop_fdse_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.681     1.099    HDMI_OUT_INSTANCE/TMDS[9]
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.329     1.428 r  HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.428    HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.215     2.519    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.118     2.637    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.637    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.054%)  route 1.831ns (75.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.352 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.352    HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.081     2.599    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.599    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.606ns (24.865%)  route 1.831ns (75.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.150     1.378 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.378    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.636    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.636    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.856%)  route 1.749ns (73.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.749     1.206    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.330 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.594    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.594    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.465%)  route 1.791ns (75.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.124     1.312 r  HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.077     2.595    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.606ns (25.262%)  route 1.793ns (74.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.793     1.190    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.150     1.340 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.340    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.635    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.635    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.606ns (25.284%)  route 1.791ns (74.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.150     1.338 r  HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.215     2.518    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.636    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.636    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.580ns (24.612%)  route 1.777ns (75.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.456    -0.604 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.777     1.172    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.215     2.517    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.079     2.596    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.596    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.245ns (30.974%)  route 0.546ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.148    -0.528 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.546     0.018    HDMI_OUT_INSTANCE/encode_B_n_1
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.097     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.007    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.929%)  route 0.558ns (71.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.547 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.011    HDMI_OUT_INSTANCE/encode_B_n_0
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.099     0.110 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.110    HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.017    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.540%)  route 0.604ns (76.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.604     0.070    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.120    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.185ns (22.943%)  route 0.621ns (77.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.044     0.132 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.132    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.768%)  route 0.631ns (77.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.631     0.096    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.045     0.141 r  HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.141    HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.565    -0.354    
                         clock uncertainty            0.215    -0.140    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.131    -0.009    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.133 r  HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.133    HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.018    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.615%)  route 0.633ns (77.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.633     0.099    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.044     0.143 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.143    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.215    -0.139    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.008    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.792%)  route 0.601ns (74.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.601     0.090    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.135 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.215    -0.138    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.017    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.580ns (23.173%)  route 1.923ns (76.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.923     1.320    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.444 r  HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.444    HDMI_OUT_INSTANCE/TMDS_shift_red[7]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.211     2.522    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.079     2.601    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.601    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.751ns (29.911%)  route 1.760ns (70.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.760     1.119    HDMI_OUT_INSTANCE/encode_G_n_1
    SLICE_X16Y157        LUT2 (Prop_lut2_I1_O)        0.332     1.451 r  HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.451    HDMI_OUT_INSTANCE/TMDS_shift_green[9]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.638    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.638    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 0.807ns (32.439%)  route 1.681ns (67.561%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 2.350 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X14Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y157        FDSE (Prop_fdse_C_Q)         0.478    -0.582 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.681     1.099    HDMI_OUT_INSTANCE/TMDS[9]
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.329     1.428 r  HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.428    HDMI_OUT_INSTANCE/TMDS_shift_red[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.643     2.350    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.383     2.733    
                         clock uncertainty           -0.211     2.522    
    SLICE_X14Y156        FDRE (Setup_fdre_C_D)        0.118     2.640    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.640    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 0.580ns (24.054%)  route 1.831ns (75.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.124     1.352 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.352    HDMI_OUT_INSTANCE/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.081     2.602    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.602    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.606ns (24.865%)  route 1.831ns (75.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.831     1.228    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.150     1.378 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.378    HDMI_OUT_INSTANCE/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y156        FDRE (Setup_fdre_C_D)        0.118     2.639    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.378    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.856%)  route 1.749ns (73.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.518    -0.542 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.749     1.206    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.330 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.330    HDMI_OUT_INSTANCE/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.077     2.597    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          2.597    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.580ns (24.465%)  route 1.791ns (75.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.124     1.312 r  HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    HDMI_OUT_INSTANCE/TMDS_shift_red[0]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.077     2.598    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.598    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.606ns (25.262%)  route 1.793ns (74.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.793     1.190    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.150     1.340 r  HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.340    HDMI_OUT_INSTANCE/TMDS_shift_green[5]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.118     2.638    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.638    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.606ns (25.284%)  route 1.791ns (74.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.651ns = ( 2.349 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.456    -0.603 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.791     1.188    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.150     1.338 r  HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.338    HDMI_OUT_INSTANCE/TMDS_shift_red[1]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.642     2.349    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.383     2.732    
                         clock uncertainty           -0.211     2.521    
    SLICE_X16Y155        FDRE (Setup_fdre_C_D)        0.118     2.639    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.639    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.580ns (24.612%)  route 1.777ns (75.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 2.348 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.456    -0.604 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.777     1.172    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.124     1.296 r  HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.296    HDMI_OUT_INSTANCE/TMDS_shift_green[4]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     4.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     5.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -1.107 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     0.616    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.707 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          1.641     2.348    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.383     2.731    
                         clock uncertainty           -0.211     2.520    
    SLICE_X16Y157        FDRE (Setup_fdre_C_D)        0.079     2.599    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.599    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.245ns (30.974%)  route 0.546ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.148    -0.528 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.546     0.018    HDMI_OUT_INSTANCE/encode_B_n_1
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.097     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.131    -0.010    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.929%)  route 0.558ns (71.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.128    -0.547 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.558     0.011    HDMI_OUT_INSTANCE/encode_B_n_0
    SLICE_X14Y156        LUT2 (Prop_lut2_I1_O)        0.099     0.110 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.110    HDMI_OUT_INSTANCE/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.020    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.540%)  route 0.604ns (76.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.604     0.070    HDMI_OUT_INSTANCE/encode_B_n_2
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.115 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.115    HDMI_OUT_INSTANCE/TMDS_shift_blue[2]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.120    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.185ns (22.943%)  route 0.621ns (77.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.044     0.132 r  HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.132    HDMI_OUT_INSTANCE/TMDS_shift_green[7]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.019%)  route 0.594ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.594     0.083    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.128 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.128    HDMI_OUT_INSTANCE/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.186ns (22.768%)  route 0.631ns (77.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y157        FDSE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_fdse_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           0.631     0.096    HDMI_OUT_INSTANCE/encode_G_n_3
    SLICE_X16Y157        LUT3 (Prop_lut3_I0_O)        0.045     0.141 r  HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.141    HDMI_OUT_INSTANCE/TMDS_shift_green[6]_i_1_n_0
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.895    -0.919    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y157        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.565    -0.354    
                         clock uncertainty            0.211    -0.143    
    SLICE_X16Y157        FDRE (Hold_fdre_C_D)         0.131    -0.012    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_G/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.088    HDMI_OUT_INSTANCE/encode_G_n_0
    SLICE_X16Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.133 r  HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.133    HDMI_OUT_INSTANCE/TMDS_shift_green[0]_i_1_n_0
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y156        FDRE (Hold_fdre_C_D)         0.121    -0.021    HDMI_OUT_INSTANCE/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.185ns (22.615%)  route 0.633ns (77.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y156        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.633     0.099    HDMI_OUT_INSTANCE/TMDS[0]
    SLICE_X16Y155        LUT3 (Prop_lut3_I0_O)        0.044     0.143 r  HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.143    HDMI_OUT_INSTANCE/TMDS_shift_red[5]_i_1_n_0
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X16Y155        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.565    -0.353    
                         clock uncertainty            0.211    -0.142    
    SLICE_X16Y155        FDRE (Hold_fdre_C_D)         0.131    -0.011    HDMI_OUT_INSTANCE/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.209ns (25.792%)  route 0.601ns (74.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_B/clk_out2
    SLICE_X14Y158        FDRE                                         r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.601     0.090    HDMI_OUT_INSTANCE/encode_B_n_3
    SLICE_X14Y156        LUT3 (Prop_lut3_I0_O)        0.045     0.135 r  HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    HDMI_OUT_INSTANCE/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout1_buf/O
                         net (fo=35, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out1
    SLICE_X14Y156        FDRE                                         r  HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.565    -0.352    
                         clock uncertainty            0.211    -0.141    
    SLICE_X14Y156        FDRE (Hold_fdre_C_D)         0.121    -0.020    HDMI_OUT_INSTANCE/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.020    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[4]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[7]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.414ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.591    38.941    
                         clock uncertainty           -0.095    38.846    
    SLICE_X14Y155        FDRE (Setup_fdre_C_R)       -0.524    38.322    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.322    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.414    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[6]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.436ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.817%)  route 2.080ns (71.183%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.759    -1.060    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.419    -0.641 r  HDMI_OUT_INSTANCE/CounterX_reg[3]/Q
                         net (fo=4, routed)           0.839     0.198    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[3]
    SLICE_X13Y158        LUT5 (Prop_lut5_I0_O)        0.299     0.497 f  HDMI_OUT_INSTANCE/CounterX[9]_i_3/O
                         net (fo=7, routed)           0.629     1.126    HDMI_OUT_INSTANCE/CounterX[9]_i_3_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I0_O)        0.124     1.250 r  HDMI_OUT_INSTANCE/CounterX[9]_i_1/O
                         net (fo=18, routed)          0.612     1.862    HDMI_OUT_INSTANCE/CounterY
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[9]/C
                         clock pessimism              0.566    38.916    
                         clock uncertainty           -0.095    38.821    
    SLICE_X12Y155        FDRE (Setup_fdre_C_R)       -0.524    38.297    HDMI_OUT_INSTANCE/CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         38.297    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 36.436    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[1]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[2]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[3]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    

Slack (MET) :             36.487ns  (required time - arrival time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.812%)  route 2.202ns (74.188%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.650ns = ( 38.350 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -2.915    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.760    -1.059    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.518    -0.541 r  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.883     0.342    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X14Y155        LUT4 (Prop_lut4_I2_O)        0.124     0.466 f  HDMI_OUT_INSTANCE/CounterY[9]_i_4/O
                         net (fo=2, routed)           0.763     1.229    HDMI_OUT_INSTANCE/CounterY[9]_i_4_n_0
    SLICE_X12Y155        LUT6 (Prop_lut6_I2_O)        0.124     1.353 r  HDMI_OUT_INSTANCE/CounterY[9]_i_1/O
                         net (fo=9, routed)           0.556     1.908    HDMI_OUT_INSTANCE/CounterY[9]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    40.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    34.893 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    36.616    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          1.643    38.350    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.569    38.919    
                         clock uncertainty           -0.095    38.824    
    SLICE_X15Y155        FDRE (Setup_fdre_C_R)       -0.429    38.395    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         38.395    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                 36.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y156        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  HDMI_OUT_INSTANCE/CounterX_reg[7]/Q
                         net (fo=7, routed)           0.106    -0.404    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[7]
    SLICE_X13Y156        LUT6 (Prop_lut6_I0_O)        0.045    -0.359 r  HDMI_OUT_INSTANCE/hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.359    HDMI_OUT_INSTANCE/hSync0
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y156        FDRE                                         r  HDMI_OUT_INSTANCE/hSync_reg/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.095    -0.567    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.092    -0.475    HDMI_OUT_INSTANCE/hSync_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.835%)  route 0.087ns (26.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.148    -0.527 r  HDMI_OUT_INSTANCE/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.087    -0.440    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[8]
    SLICE_X14Y155        LUT6 (Prop_lut6_I3_O)        0.098    -0.342 r  HDMI_OUT_INSTANCE/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.342    HDMI_OUT_INSTANCE/CounterY[9]_i_2_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.095    -0.580    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.121    -0.459    HDMI_OUT_INSTANCE/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y158        FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  HDMI_OUT_INSTANCE/CounterX_reg[5]/Q
                         net (fo=8, routed)           0.120    -0.414    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[5]
    SLICE_X13Y158        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  HDMI_OUT_INSTANCE/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    HDMI_OUT_INSTANCE/CounterX[5]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[5]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.095    -0.581    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.092    -0.489    HDMI_OUT_INSTANCE/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.485%)  route 0.115ns (35.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.164    -0.511 f  HDMI_OUT_INSTANCE/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.115    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[9]
    SLICE_X13Y155        LUT5 (Prop_lut5_I0_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/DrawArea0
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/DrawArea_reg/C
                         clock pessimism              0.258    -0.659    
                         clock uncertainty            0.095    -0.564    
    SLICE_X13Y155        FDRE (Hold_fdre_C_D)         0.092    -0.472    HDMI_OUT_INSTANCE/DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.310%)  route 0.139ns (42.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.395    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[0]
    SLICE_X15Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.350 r  HDMI_OUT_INSTANCE/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.350    HDMI_OUT_INSTANCE/CounterY[5]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                         clock pessimism              0.258    -0.659    
                         clock uncertainty            0.095    -0.564    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.472    HDMI_OUT_INSTANCE/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.127    -0.385    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT4 (Prop_lut4_I1_O)        0.048    -0.337 r  HDMI_OUT_INSTANCE/CounterX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    HDMI_OUT_INSTANCE/CounterX[3]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[3]/C
                         clock pessimism              0.255    -0.663    
                         clock uncertainty            0.095    -0.568    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.107    -0.461    HDMI_OUT_INSTANCE/CounterX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.426%)  route 0.179ns (48.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[5]/Q
                         net (fo=7, routed)           0.179    -0.355    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[5]
    SLICE_X14Y155        LUT5 (Prop_lut5_I1_O)        0.048    -0.307 r  HDMI_OUT_INSTANCE/CounterY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    HDMI_OUT_INSTANCE/CounterY[8]_i_1_n_0
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X14Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[8]/C
                         clock pessimism              0.255    -0.662    
                         clock uncertainty            0.095    -0.567    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.131    -0.436    HDMI_OUT_INSTANCE/CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X12Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y158        FDRE (Prop_fdre_C_Q)         0.164    -0.512 r  HDMI_OUT_INSTANCE/CounterX_reg[0]/Q
                         net (fo=7, routed)           0.128    -0.384    HDMI_OUT_INSTANCE/CounterX_reg_n_0_[0]
    SLICE_X13Y158        LUT5 (Prop_lut5_I2_O)        0.049    -0.335 r  HDMI_OUT_INSTANCE/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    HDMI_OUT_INSTANCE/CounterX[4]_i_1_n_0
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X13Y158        FDRE                                         r  HDMI_OUT_INSTANCE/CounterX_reg[4]/C
                         clock pessimism              0.255    -0.663    
                         clock uncertainty            0.095    -0.568    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.104    -0.464    HDMI_OUT_INSTANCE/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.624    -0.676    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDRE (Prop_fdre_C_Q)         0.128    -0.548 f  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.448    HDMI_OUT_INSTANCE/encode_R/balance_acc[1]
    SLICE_X15Y157        LUT5 (Prop_lut5_I4_O)        0.104    -0.344 r  HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.344    HDMI_OUT_INSTANCE/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.918    HDMI_OUT_INSTANCE/encode_R/clk_out2
    SLICE_X15Y157        FDRE                                         r  HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.242    -0.676    
                         clock uncertainty            0.095    -0.581    
    SLICE_X15Y157        FDRE (Hold_fdre_C_D)         0.107    -0.474    HDMI_OUT_INSTANCE/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            HDMI_OUT_INSTANCE/CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.523%)  route 0.137ns (42.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.325    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.625    -0.675    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  HDMI_OUT_INSTANCE/CounterY_reg[6]/Q
                         net (fo=6, routed)           0.137    -0.396    HDMI_OUT_INSTANCE/CounterY_reg_n_0_[6]
    SLICE_X15Y155        LUT3 (Prop_lut3_I2_O)        0.045    -0.351 r  HDMI_OUT_INSTANCE/CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.351    HDMI_OUT_INSTANCE/CounterY[6]_i_1_n_0
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    CLK_INSTANCE/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_INSTANCE/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    CLK_INSTANCE/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  CLK_INSTANCE/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -1.843    CLK_INSTANCE/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  CLK_INSTANCE/inst/clkout2_buf/O
                         net (fo=48, routed)          0.896    -0.917    HDMI_OUT_INSTANCE/clk_out2
    SLICE_X15Y155        FDRE                                         r  HDMI_OUT_INSTANCE/CounterY_reg[6]/C
                         clock pessimism              0.242    -0.675    
                         clock uncertainty            0.095    -0.580    
    SLICE_X15Y155        FDRE (Hold_fdre_C_D)         0.092    -0.488    HDMI_OUT_INSTANCE/CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.137    





