// Seed: 3976816909
`timescale 1ps / 1 ps
module module_0;
  reg id_1, id_2;
  always @(negedge 1) begin
    id_2 <= id_0;
  end
endmodule
