<?xml version="1.0" encoding="UTF-8"?>
<module id="VPSS" HW_revision="" XML_version="1" description="Video Processing Subsystem - read-only status registers (spec version: 1.00.w.23)">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision and Class Information">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="TID" width="8" begin="23" end="16" resetval="1" description="Peripheral Identificiation  VPSS" range="-" rwaccess="R"></bitfield>
<bitfield id="CID" width="8" begin="15" end="8" resetval="251" description="Class Identification VPSS" range="-" rwaccess="R"></bitfield>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision Number Initial Revision" range="-" rwaccess="R"></bitfield>
</register>
     <register id="PCR" acronym="PCR" offset="4" width="32" description="VPSS Control Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CCDC_WBL_O" width="1" begin="23" end="23" resetval="0" description="Write buffer memory overflow (CCDC): 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="PRV_WBL_O" width="1" begin="22" end="22" resetval="0" description="Write buffer memory overflow (Preview engine) 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="RSZ1_WBL_O" width="1" begin="21" end="21" resetval="0" description="Write buffer memory overflow (Resizer line 1)  0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="RSZ2_WBL_O" width="1" begin="20" end="20" resetval="0" description="Write buffer memory overflow (Resizer line 2)  0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="RSZ3_WBL_O" width="1" begin="19" end="19" resetval="0" description="Write buffer memory overflow (Resizer line 3) 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="RSZ4_WBL_O" width="1" begin="18" end="18" resetval="0" description="Write buffer memory overflow (Resizer line 4) 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="AF_WBL_O" width="1" begin="17" end="17" resetval="0" description="Write buffer memory overflow (AF) 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="AEW_WBL_O" width="1" begin="16" end="16" resetval="0" description="Write buffer memory overflow (AE/WB) 0:(NOOVERFLOW), 1:(OVERFLOW)" range="" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_10" width="12" begin="15" end="4" resetval="0" description="" range="" rwaccess="N"></bitfield>
<bitfield id="DMA_PRI" width="4" begin="3" end="0" resetval="0" description="VBUSM priority in the system (to the DDR EMIF) The default should be the highest priority in the system" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDR_REQ_EXP" acronym="SDR_REQ_EXP" offset="264" width="32" description="SDRAM non real-time read request expand">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="PRV_EXP" width="10" begin="29" end="20" resetval="0" description="Preview read request expand Delay to allow between consecutive read requests from the Preview module.  Units are VPSS clock cycles (153/198 MHz in Normal/Turbo modes). Since VPSS DMA priority is typically set to the highest in the SoC for real_time requirements, this is for spreading any non real_time reads with respect to the other traffic in the system to minimize the potential of locking out other requests for the duration of a frame being read from DDR/SDR." range="" rwaccess="R/W"></bitfield>
<bitfield id="RESZ_EXP" width="10" begin="19" end="10" resetval="0" description="Resizer read request expand Delay to allow between consecutive read requests from the Resizer module.  Units are VPSS clock cycles (153/198 MHz in Normal/Turbo modes), multiplied by 32.   Since VPSS DMA priority is typically set to the highest in the SoC for real_time requirements, this is for spreading any non real_time reads with respect to the other traffic in the system to minimize the potential of locking out other requests for the duration of a frame being read from DDR/SDR." range="-" rwaccess="R/W"></bitfield>
<bitfield id="HIST_EXP" width="10" begin="9" end="0" resetval="0" description="Histogram read request expand Delay to allow between consecutive read requests from the Histogram module.  Units are VPSS clock cycles (153/198 MHz in Normal/Turbo modes). Since VPSS DMA priority is typically set to the highest in the SoC for real_time requirements, this is for spreading any non real_time reads with respect to the other traffic in the system to minimize the potential of locking out other requests for the duration of a frame being read from DDR/SDR." range="-" rwaccess="R/W"></bitfield>
</register>
</module>
