\relax 
\providecommand\hyper@newdestlabel[2]{}
\@writefile{toc}{\contentsline {section}{\numberline {8}SYS\_02 — Hardware Primer}{90}{section.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.1}Moore’s Law e l’evoluzione del calcolo}{90}{subsection.8.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.2}Fine della crescita lineare e parallelismo}{90}{subsection.8.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.3}Pipeline e architettura superscalare}{90}{subsection.8.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {49}{\ignorespaces Architettura pipeline MIPS}}{90}{figure.caption.68}\protected@file@percent }
\newlabel{fig:pipeline}{{49}{90}{Architettura pipeline MIPS}{figure.caption.68}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {50}{\ignorespaces Esecuzione parallela di più istruzioni sulla stessa CPU}}{90}{figure.caption.68}\protected@file@percent }
\newlabel{fig:pipeline2}{{50}{90}{Esecuzione parallela di più istruzioni sulla stessa CPU}{figure.caption.68}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.4}Branch Prediction: principi e strategie}{90}{subsection.8.4}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.1}Perché serve una predizione}{91}{paragraph.8.4.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.2}Tipi di predizione}{91}{paragraph.8.4.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.3}Contatore a 2 bit saturante}{91}{paragraph.8.4.0.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {51}{\ignorespaces 2 bit saturating counter}}{91}{figure.caption.69}\protected@file@percent }
\newlabel{fig:twobit}{{51}{91}{2 bit saturating counter}{figure.caption.69}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.4}Predittori correlati e multilivello}{91}{paragraph.8.4.0.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {52}{\ignorespaces Pattern History Table}}{92}{figure.caption.70}\protected@file@percent }
\newlabel{fig:pht}{{52}{92}{Pattern History Table}{figure.caption.70}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.5}Ottimizzazioni hardware}{92}{paragraph.8.4.0.5}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.4.0.6}Importanza crescente della predizione}{92}{paragraph.8.4.0.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.5}Simultaneous Multithreading (SMT)}{93}{subsection.8.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.6}Pipeline interna nei processori Intel Xeon}{93}{subsection.8.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {53}{\ignorespaces Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph  {retirement} nel \textbf  {Reorder Buffer}, che garantisce il commit in ordine architetturale.}}{93}{figure.caption.71}\protected@file@percent }
\newlabel{fig:xeon_ooo}{{53}{93}{Pipeline interna Out-of-Order nei processori Xeon: le µops attraversano gli stadi di rinomina, scheduling, esecuzione e \emph {retirement} nel \textbf {Reorder Buffer}, che garantisce il commit in ordine architetturale}{figure.caption.71}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {54}{\ignorespaces Flusso del \textbf  {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph  {µops}) e memorizzate nella \textbf  {Trace Cache}. In caso di \emph  {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode.}}{94}{figure.caption.72}\protected@file@percent }
\newlabel{fig:trace_cache_pipeline}{{54}{94}{Flusso del \textbf {front-end} nei processori Intel: le istruzioni x86 vengono prelevate dalla cache L2, decodificate in micro–operazioni (\emph {µops}) e memorizzate nella \textbf {Trace Cache}. In caso di \emph {hit}, le µops vengono fornite direttamente alla pipeline senza ripetere il ciclo di fetch e decode}{figure.caption.72}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.7}Gerarchia di memoria}{94}{subsection.8.7}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {55}{\ignorespaces Schema piramidale della gerarchia di memoria}}{94}{figure.caption.73}\protected@file@percent }
\newlabel{fig:memory}{{55}{94}{Schema piramidale della gerarchia di memoria}{figure.caption.73}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.7.0.1}Inclusività e mappatura}{94}{paragraph.8.7.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {56}{\ignorespaces Direct mapped cache}}{95}{figure.caption.74}\protected@file@percent }
\newlabel{fig:dm}{{56}{95}{Direct mapped cache}{figure.caption.74}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {57}{\ignorespaces Fully associative cache}}{96}{figure.caption.75}\protected@file@percent }
\newlabel{fig:fac}{{57}{96}{Fully associative cache}{figure.caption.75}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {58}{\ignorespaces 4way set Associative cache}}{96}{figure.caption.76}\protected@file@percent }
\newlabel{fig:4way}{{58}{96}{4way set Associative cache}{figure.caption.76}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.7.0.2}Sostituzione ed aggiornamento}{96}{paragraph.8.7.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {8.8}Cache coherence nei multicore}{97}{subsection.8.8}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.8.0.1}Protocolli di coerenza}{98}{paragraph.8.8.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {59}{\ignorespaces Snooping cache system model}}{99}{figure.caption.77}\protected@file@percent }
\newlabel{fig: snooping}{{59}{99}{Snooping cache system model}{figure.caption.77}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.9}Protocolli MOESI e VI}{99}{subsection.8.9}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {60}{\ignorespaces The vi protocol}}{100}{figure.caption.78}\protected@file@percent }
\newlabel{fig:vi}{{60}{100}{The vi protocol}{figure.caption.78}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.9.0.1}Virtual vs. Physical Cache Indexing}{100}{paragraph.8.9.0.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {61}{\ignorespaces Virtual Vs Physical cache indexing}}{101}{figure.caption.79}\protected@file@percent }
\newlabel{fig:cache}{{61}{101}{Virtual Vs Physical cache indexing}{figure.caption.79}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.10}Hardware Transactional Memory (HTM)}{101}{subsection.8.10}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {62}{\ignorespaces Confronto tra implementazione C e assembly di una transazione TSX}}{101}{figure.caption.80}\protected@file@percent }
\newlabel{fig:tsx_confronto}{{62}{101}{Confronto tra implementazione C e assembly di una transazione TSX}{figure.caption.80}{}}
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.10.0.1}Principio di funzionamento}{101}{paragraph.8.10.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.10.0.2}Casi di abort e codici di stato}{102}{paragraph.8.10.0.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Codici di stato restituiti nel registro \texttt  {EAX} in caso di abort transazionale}}{102}{table.caption.81}\protected@file@percent }
\newlabel{tab:tsx_abort_codes}{{1}{102}{Codici di stato restituiti nel registro \texttt {EAX} in caso di abort transazionale}{table.caption.81}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {8.11}DRAM e Refresh}{102}{subsection.8.11}\protected@file@percent }
\@writefile{toc}{\contentsline {paragraph}{\numberline {8.11.0.1}Effetti del refresh}{102}{paragraph.8.11.0.1}\protected@file@percent }
\@setckpt{sezioni/sys02}{
\setcounter{page}{104}
\setcounter{equation}{0}
\setcounter{enumi}{2}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{0}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{section}{8}
\setcounter{subsection}{11}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{1}
\setcounter{subparagraph}{0}
\setcounter{figure}{62}
\setcounter{table}{1}
\setcounter{parentequation}{0}
\setcounter{section@level}{4}
\setcounter{Item}{59}
\setcounter{Hfootnote}{0}
\setcounter{bookmark@seq@number}{281}
\setcounter{lstnumber}{8}
\setcounter{float@type}{8}
\setcounter{LT@tables}{0}
\setcounter{LT@chunks}{0}
\setcounter{nlinenum}{0}
\setcounter{caption@flags}{2}
\setcounter{continuedfloat}{0}
\setcounter{lstlisting}{15}
}
