module top;

	wire aa,bb,ff,gg;
	
	evl_output sim_out(aa,bb,ff,gg);
	
	evl_one(bb);
	evl_zero(aa);
	
	xor (ff,aa,bb);
	not (gg,ff);

endmodule