{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 13:22:21 2011 " "Info: Processing started: Mon Mar 14 13:22:21 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Serial_Control_Module -c Serial_Control_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Serial_Control_Module -c Serial_Control_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 memory lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg register inst72 249.94 MHz 4.001 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 249.94 MHz between source memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg\" and destination register \"inst72\" (period= 4.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.450 ns + Longest memory register " "Info: + Longest memory to register delay is 3.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 1 MEM M9K_X27_Y16_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y16_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.444 ns) 2.444 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\] 2 MEM M9K_X27_Y16_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X27_Y16_N0; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.242 ns) 3.359 ns inst35~0 3 COMB LCCOMB_X26_Y18_N4 1 " "Info: 3: + IC(0.673 ns) + CELL(0.242 ns) = 3.359 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 1; COMB Node = 'inst35~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst35~0 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 888 952 272 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.450 ns inst72 4 REG FF_X26_Y18_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 3.450 ns; Loc. = FF_X26_Y18_N5; Fanout = 1; REG Node = 'inst72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { inst35~0 inst72 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 1016 1080 304 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.777 ns ( 80.49 % ) " "Info: Total cell delay = 2.777 ns ( 80.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.673 ns ( 19.51 % ) " "Info: Total interconnect delay = 0.673 ns ( 19.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst35~0 inst72 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] {} inst35~0 {} inst72 {} } { 0.000ns 0.000ns 0.673ns 0.000ns } { 0.000ns 2.444ns 0.242ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.340 ns - Smallest " "Info: - Smallest clock skew is -0.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.350 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 55 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 55; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.534 ns) 2.350 ns inst72 4 REG FF_X26_Y18_N5 1 " "Info: 4: + IC(0.784 ns) + CELL(0.534 ns) = 2.350 ns; Loc. = FF_X26_Y18_N5; Fanout = 1; REG Node = 'inst72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { Clk_100~inputclkctrl inst72 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 1016 1080 304 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 58.98 % ) " "Info: Total cell delay = 1.386 ns ( 58.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 41.02 % ) " "Info: Total interconnect delay = 0.964 ns ( 41.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst72 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst72 {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.690 ns - Longest memory " "Info: - Longest clock path from clock \"Clk_100\" to source memory is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 55 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 55; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.874 ns) 2.690 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 4 MEM M9K_X27_Y16_N0 1 " "Info: 4: + IC(0.784 ns) + CELL(0.874 ns) = 2.690 ns; Loc. = M9K_X27_Y16_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 64.16 % ) " "Info: Total cell delay = 1.726 ns ( 64.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 35.84 % ) " "Info: Total interconnect delay = 0.964 ns ( 35.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst72 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst72 {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.874ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.226 ns + " "Info: + Micro clock to output delay of source is 0.226 ns" {  } { { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 224 1016 1080 304 "inst72" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.450 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst35~0 inst72 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.450 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] {} inst35~0 {} inst72 {} } { 0.000ns 0.000ns 0.673ns 0.000ns } { 0.000ns 2.444ns 0.242ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst72 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst72 {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.874ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst6 Pixel_End Clk_100 2.386 ns register " "Info: tsu for register \"inst6\" (data pin = \"Pixel_End\", clock pin = \"Clk_100\") is 2.386 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.749 ns + Longest pin register " "Info: + Longest pin to register delay is 4.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Pixel_End 1 PIN PIN_K10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K10; Fanout = 1; PIN Node = 'Pixel_End'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pixel_End } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 352 32 200 368 "Pixel_End" "" } { 392 608 664 408 "Pixel_End" "" } { 664 136 192 680 "Pixel_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns Pixel_End~input 2 COMB IOIBUF_X25_Y0_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOIBUF_X25_Y0_N15; Fanout = 3; COMB Node = 'Pixel_End~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Pixel_End Pixel_End~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 352 32 200 368 "Pixel_End" "" } { 392 608 664 408 "Pixel_End" "" } { 664 136 192 680 "Pixel_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.441 ns) + CELL(0.367 ns) 4.658 ns inst6~0 3 COMB LCCOMB_X26_Y16_N24 1 " "Info: 3: + IC(3.441 ns) + CELL(0.367 ns) = 4.658 ns; Loc. = LCCOMB_X26_Y16_N24; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { Pixel_End~input inst6~0 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 504 568 416 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.749 ns inst6 4 REG FF_X26_Y16_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.749 ns; Loc. = FF_X26_Y16_N25; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { inst6~0 inst6 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 504 568 416 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.308 ns ( 27.54 % ) " "Info: Total cell delay = 1.308 ns ( 27.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.441 ns ( 72.46 % ) " "Info: Total interconnect delay = 3.441 ns ( 72.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { Pixel_End Pixel_End~input inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { Pixel_End {} Pixel_End~input {} inst6~0 {} inst6 {} } { 0.000ns 0.000ns 3.441ns 0.000ns } { 0.000ns 0.850ns 0.367ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 504 568 416 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.348 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 55 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 55; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.534 ns) 2.348 ns inst6 4 REG FF_X26_Y16_N25 2 " "Info: 4: + IC(0.782 ns) + CELL(0.534 ns) = 2.348 ns; Loc. = FF_X26_Y16_N25; Fanout = 2; REG Node = 'inst6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { Clk_100~inputclkctrl inst6 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 336 504 568 416 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.386 ns ( 59.03 % ) " "Info: Total cell delay = 1.386 ns ( 59.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 40.97 % ) " "Info: Total interconnect delay = 0.962 ns ( 40.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst6 {} } { 0.000ns 0.000ns 0.180ns 0.782ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.749 ns" { Pixel_End Pixel_End~input inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.749 ns" { Pixel_End {} Pixel_End~input {} inst6~0 {} inst6 {} } { 0.000ns 0.000ns 3.441ns 0.000ns } { 0.000ns 0.850ns 0.367ns 0.091ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst6 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.348 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst6 {} } { 0.000ns 0.000ns 0.180ns 0.782ns } { 0.000ns 0.852ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Cnt_Pause lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 10.947 ns memory " "Info: tco from clock \"Clk_100\" to destination pin \"Cnt_Pause\" through memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg\" is 10.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.690 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_100\" to source memory is 2.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 55 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 55; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.874 ns) 2.690 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 4 MEM M9K_X27_Y16_N0 1 " "Info: 4: + IC(0.784 ns) + CELL(0.874 ns) = 2.690 ns; Loc. = M9K_X27_Y16_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 64.16 % ) " "Info: Total cell delay = 1.726 ns ( 64.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 35.84 % ) " "Info: Total interconnect delay = 0.964 ns ( 35.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.874ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.226 ns + " "Info: + Micro clock to output delay of source is 0.226 ns" {  } { { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.031 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg 1 MEM M9K_X27_Y16_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X27_Y16_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a1~porta_re_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.444 ns) 2.444 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\] 2 MEM M9K_X27_Y16_N0 4 " "Info: 2: + IC(0.000 ns) + CELL(2.444 ns) = 2.444 ns; Loc. = M9K_X27_Y16_N0; Fanout = 4; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.242 ns) 3.356 ns inst38 3 COMB LCCOMB_X26_Y18_N2 1 " "Info: 3: + IC(0.670 ns) + CELL(0.242 ns) = 3.356 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 1; COMB Node = 'inst38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst38 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 160 624 688 208 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(3.307 ns) 8.031 ns Cnt_Pause~output 4 COMB IOOBUF_X0_Y21_N9 1 " "Info: 4: + IC(1.368 ns) + CELL(3.307 ns) = 8.031 ns; Loc. = IOOBUF_X0_Y21_N9; Fanout = 1; COMB Node = 'Cnt_Pause~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { inst38 Cnt_Pause~output } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 696 1360 1536 712 "Cnt_Pause" "" } { 168 688 784 184 "Cnt_Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.031 ns Cnt_Pause 5 PIN PIN_F3 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.031 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'Cnt_Pause'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Cnt_Pause~output Cnt_Pause } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 696 1360 1536 712 "Cnt_Pause" "" } { 168 688 784 184 "Cnt_Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.993 ns ( 74.62 % ) " "Info: Total cell delay = 5.993 ns ( 74.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 25.38 % ) " "Info: Total interconnect delay = 2.038 ns ( 25.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst38 Cnt_Pause~output Cnt_Pause } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] {} inst38 {} Cnt_Pause~output {} Cnt_Pause {} } { 0.000ns 0.000ns 0.670ns 1.368ns 0.000ns } { 0.000ns 2.444ns 0.242ns 3.307ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.690 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} } { 0.000ns 0.000ns 0.180ns 0.784ns } { 0.000ns 0.852ns 0.000ns 0.874ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.031 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] inst38 Cnt_Pause~output Cnt_Pause } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.031 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a1~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|q_a[1] {} inst38 {} Cnt_Pause~output {} Cnt_Pause {} } { 0.000ns 0.000ns 0.670ns 1.368ns 0.000ns } { 0.000ns 2.444ns 0.242ns 3.307ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SRg_Flashing Pix_Acquire 8.433 ns Longest " "Info: Longest tpd from source pin \"SRg_Flashing\" to destination pin \"Pix_Acquire\" is 8.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRg_Flashing 1 PIN PIN_B16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B16; Fanout = 1; PIN Node = 'SRg_Flashing'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRg_Flashing } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 608 40 208 624 "SRg_Flashing" "" } { 120 1328 1447 136 "Cleaning,SRg_Flashing" "" } { 272 1336 1455 288 "Cleaning,SRg_Flashing" "" } { 424 1328 1447 440 "Cleaning,SRg_Flashing" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns SRg_Flashing~input 2 COMB IOIBUF_X34_Y18_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOIBUF_X34_Y18_N1; Fanout = 3; COMB Node = 'SRg_Flashing~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SRg_Flashing SRg_Flashing~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 608 40 208 624 "SRg_Flashing" "" } { 120 1328 1447 136 "Cleaning,SRg_Flashing" "" } { 272 1336 1455 288 "Cleaning,SRg_Flashing" "" } { 424 1328 1447 440 "Cleaning,SRg_Flashing" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.241 ns) + CELL(0.354 ns) 4.457 ns lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\|result_node\[0\]~0 3 COMB LCCOMB_X26_Y18_N16 1 " "Info: 3: + IC(3.241 ns) + CELL(0.354 ns) = 4.457 ns; Loc. = LCCOMB_X26_Y18_N16; Fanout = 1; COMB Node = 'lpm_mux2:inst16\|lpm_mux:lpm_mux_component\|mux_1qc:auto_generated\|result_node\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { SRg_Flashing~input lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated|result_node[0]~0 } "NODE_NAME" } } { "db/mux_1qc.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/mux_1qc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(1.959 ns) 8.433 ns Pix_Acquire~output 4 COMB IOOBUF_X0_Y22_N2 1 " "Info: 4: + IC(2.017 ns) + CELL(1.959 ns) = 8.433 ns; Loc. = IOOBUF_X0_Y22_N2; Fanout = 1; COMB Node = 'Pix_Acquire~output'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.976 ns" { lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated|result_node[0]~0 Pix_Acquire~output } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 480 1360 1536 496 "Pix_Acquire" "" } { 352 1488 1560 368 "Pix_Acquire" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 8.433 ns Pix_Acquire 5 PIN PIN_B1 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 8.433 ns; Loc. = PIN_B1; Fanout = 0; PIN Node = 'Pix_Acquire'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Pix_Acquire~output Pix_Acquire } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 480 1360 1536 496 "Pix_Acquire" "" } { 352 1488 1560 368 "Pix_Acquire" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.175 ns ( 37.65 % ) " "Info: Total cell delay = 3.175 ns ( 37.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.258 ns ( 62.35 % ) " "Info: Total interconnect delay = 5.258 ns ( 62.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.433 ns" { SRg_Flashing SRg_Flashing~input lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated|result_node[0]~0 Pix_Acquire~output Pix_Acquire } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.433 ns" { SRg_Flashing {} SRg_Flashing~input {} lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_1qc:auto_generated|result_node[0]~0 {} Pix_Acquire~output {} Pix_Acquire {} } { 0.000ns 0.000ns 3.241ns 2.017ns 0.000ns } { 0.000ns 0.862ns 0.354ns 1.959ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0 Dat\[2\] Clk_100 -1.203 ns memory " "Info: th for memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0\" (data pin = \"Dat\[2\]\", clock pin = \"Clk_100\") is -1.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.692 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_100\" to destination memory is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Clk_100~input 2 COMB IOIBUF_X0_Y11_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X0_Y11_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.180 ns) + CELL(0.000 ns) 1.032 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 55 " "Info: 3: + IC(0.180 ns) + CELL(0.000 ns) = 1.032 ns; Loc. = CLKCTRL_G4; Fanout = 55; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.180 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 64 32 200 80 "Clk_100" "" } { 312 152 208 328 "Clk_100" "" } { 360 456 504 376 "Clk_100" "" } { 256 712 760 272 "Clk_100" "" } { 64 512 584 80 "Clk_100" "" } { 248 976 1016 264 "Clk_100" "" } { 248 1112 1152 264 "Clk_100" "" } { 400 1024 1072 416 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 536 312 360 552 "Clk_100" "" } { 536 520 568 552 "Clk_100" "" } { 688 400 448 704 "Clk_100" "" } { 688 608 656 704 "Clk_100" "" } { 680 136 192 696 "Clk_100" "" } { 568 928 976 584 "Clk_100" "" } { 568 1096 1144 584 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.878 ns) 2.692 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0 4 MEM M9K_X27_Y17_N0 0 " "Info: 4: + IC(0.782 ns) + CELL(0.878 ns) = 2.692 ns; Loc. = M9K_X27_Y17_N0; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.660 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.730 ns ( 64.26 % ) " "Info: Total cell delay = 1.730 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.962 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.962 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.180ns 0.782ns } { 0.000ns 0.852ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 85 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.082 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Dat\[2\] 1 PIN PIN_G16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G16; Fanout = 1; PIN Node = 'Dat\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[2] } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns Dat\[2\]~input 2 COMB IOIBUF_X34_Y17_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOIBUF_X34_Y17_N22; Fanout = 1; COMB Node = 'Dat\[2\]~input'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { Dat[2] Dat[2]~input } "NODE_NAME" } } { "Serial_Control_Module.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_11_2011_A/Serial_Control_Module.bdf" { { 16 32 200 32 "Dat\[3..0\]" "" } { 16 512 584 32 "Dat\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.173 ns) + CELL(0.077 ns) 4.082 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0 3 MEM M9K_X27_Y17_N0 0 " "Info: 3: + IC(3.173 ns) + CELL(0.077 ns) = 4.082 ns; Loc. = M9K_X27_Y17_N0; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_c7j1:auto_generated\|ram_block1a2~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { Dat[2]~input lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_c7j1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_11_2011_A/db/altsyncram_c7j1.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.909 ns ( 22.27 % ) " "Info: Total cell delay = 0.909 ns ( 22.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.173 ns ( 77.73 % ) " "Info: Total interconnect delay = 3.173 ns ( 77.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { Dat[2] Dat[2]~input lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { Dat[2] {} Dat[2]~input {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.173ns } { 0.000ns 0.832ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.180ns 0.782ns } { 0.000ns 0.852ns 0.000ns 0.878ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { Dat[2] Dat[2]~input lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.082 ns" { Dat[2] {} Dat[2]~input {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_c7j1:auto_generated|ram_block1a2~porta_datain_reg0 {} } { 0.000ns 0.000ns 3.173ns } { 0.000ns 0.832ns 0.077ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 13:22:23 2011 " "Info: Processing ended: Mon Mar 14 13:22:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
