# learn-verilog
created by haidh16
