Protel Design System Design Rule Check
PCB File : F:\Documents\GitHub\Eurorack-Modular-Synth\Modules\VCO\PCB\VCO\VCO.PcbDoc
Date     : 6/14/2020
Time     : 12:21:49 AM

Processing Rule : Clearance Constraint (Gap=0.01mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.25mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.5mm) (Air Gap=0.125mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad J02-18(97.315mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI1-18(75.069mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI2-18(63.946mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI3-18(52.823mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JI4-18(41.7mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad JO1-18(86.192mm,37.5mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad CADC4-2(41.7mm,92.4mm) on Top Layer And Via (42.75mm,93mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad CD11-2(89.4mm,37.1mm) on Top Layer And Via (90.2mm,36.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad CD41-2(67.2mm,37.1mm) on Top Layer And Via (67.8mm,36.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad CD61-2(44.9mm,37.1mm) on Top Layer And Via (46mm,36.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Pad CDAC1-2(96.15mm,81.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Pad CDAC2-2(101.6mm,80.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Pad CDAC3-2(98.915mm,88.113mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Pad CDAC5-2(99.4mm,110.268mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Pad CIS32-1(63.682mm,58mm) on Top Layer And Via (64.7mm,58.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CIS34-2(60mm,76.4mm) on Top Layer And Via (61.1mm,75.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad CIS35-1(61mm,88.4mm) on Top Layer And Via (60mm,88.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad CIS35-1(61mm,88.4mm) on Top Layer And Via (62.1mm,88.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CIS35-2(62.4mm,88.4mm) on Top Layer And Via (62.1mm,87.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CIS35-2(62.4mm,88.4mm) on Top Layer And Via (62.1mm,89.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad CIS35-2(62.4mm,88.4mm) on Top Layer And Via (63.1mm,87.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad CIS35-2(62.4mm,88.4mm) on Top Layer And Via (63.1mm,89.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad COS13-1(83.729mm,79.924mm) on Multi-Layer And Pad COS13-2(82.229mm,79.924mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad COS13-2(82.229mm,79.924mm) on Multi-Layer And Via (81mm,79.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm] / [Bottom Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad COS15-2(92.2mm,66.1mm) on Top Layer And Via (91.5mm,66.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad COS16-2(83.9mm,89.771mm) on Top Layer And Via (84.9mm,89.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad COS16-2(83.9mm,89.771mm) on Top Layer And Via (84.9mm,90.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad COS22-1(97.769mm,74mm) on Top Layer And Via (98.25mm,75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad COS23-1(101.469mm,68.15mm) on Multi-Layer And Pad COS23-2(101.469mm,66.65mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad COS23-1(101.469mm,68.15mm) on Multi-Layer And Via (102.75mm,69mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.171mm] / [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.036mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Via (86.8mm,69.15mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.036mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Via (86.8mm,70mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad COS26-2(87.739mm,69.1mm) on Bottom Layer And Via (87.744mm,70mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CP1-1(61.9mm,129.2mm) on Multi-Layer And Pad CP1-2(61.9mm,127.7mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad CP2-1(66.997mm,133mm) on Multi-Layer And Pad CP2-2(66.997mm,131.5mm) on Multi-Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad DM2-1(51.553mm,48mm) on Multi-Layer And Via (50.191mm,48.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad JI4-3(41.7mm,42.6mm) on Multi-Layer And Via (39.691mm,42.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.242mm < 0.254mm) Between Pad PM1-3(71.677mm,116mm) on Multi-Layer And Via (72.691mm,114.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.242mm] / [Bottom Solder] Mask Sliver [0.242mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad PM1-5(69.137mm,116mm) on Multi-Layer And Via (68.191mm,114.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm] / [Bottom Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad RD11-1(90.35mm,52.9mm) on Top Layer And Via (91.441mm,53.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Pad RD13-2(89.4mm,35.45mm) on Top Layer And Via (90.2mm,36.275mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad RD23-2(100.4mm,35.35mm) on Top Layer And Via (101.2mm,36.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad RD41-2(66.65mm,52.476mm) on Top Layer And Via (65.941mm,53.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad RD43-2(67.2mm,35.35mm) on Top Layer And Via (67.8mm,36.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Pad RD51-2(55.65mm,52.07mm) on Top Layer And Via (54.691mm,51.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-1(95.9mm,99.925mm) on Top Layer And Pad RDAC1:4-2(96.7mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-2(96.7mm,99.925mm) on Top Layer And Pad RDAC1:4-3(97.5mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-3(97.5mm,99.925mm) on Top Layer And Pad RDAC1:4-4(98.3mm,99.925mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-5(98.3mm,101.675mm) on Top Layer And Pad RDAC1:4-6(97.5mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-6(97.5mm,101.675mm) on Top Layer And Pad RDAC1:4-7(96.7mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RDAC1:4-7(96.7mm,101.675mm) on Top Layer And Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Pad RIS11-2(77.8mm,56.25mm) on Top Layer And Via (78.75mm,57mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RIS13-2(68.6mm,81.05mm) on Top Layer And Via (69.75mm,81mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0mm < 0.254mm) Between Pad RIS32-1(68.55mm,60.1mm) on Top Layer And Via (67.7mm,60.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad RIS33-1(71.775mm,63.45mm) on Top Layer And Via (72.75mm,63mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Via (41.6mm,58.2mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Via (41.6mm,59.1mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad RM11-2(84.95mm,52.9mm) on Top Layer And Via (83.941mm,53.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.001mm < 0.254mm) Between Pad RM13-1(46.75mm,118.8mm) on Top Layer And Via (47.601mm,119.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.001mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad RM3-2(55.3mm,64.8mm) on Multi-Layer And Via (56.25mm,66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad RM4-1(83.7mm,64.8mm) on Multi-Layer And Via (83.9mm,66.327mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.236mm] / [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad RM4-2(88.7mm,64.8mm) on Multi-Layer And Via (87.75mm,66mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad RM5-2(55.3mm,91.9mm) on Multi-Layer And Via (56.25mm,93mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm] / [Bottom Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad RM5-4(47.2mm,99.4mm) on Multi-Layer And Via (46.5mm,97.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm] / [Bottom Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.254mm) Between Pad RM5-4(47.2mm,99.4mm) on Multi-Layer And Via (48mm,97.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm] / [Bottom Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad RM5-4(58.5mm,99.4mm) on Multi-Layer And Via (58.5mm,97.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm] / [Bottom Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad RM6-1(83.7mm,92mm) on Multi-Layer And Via (83.9mm,90.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.21mm] / [Bottom Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad RM6-3(86.2mm,92mm) on Multi-Layer And Via (85.9mm,90.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm] / [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad RM6-4(80.6mm,99.5mm) on Multi-Layer And Via (78.75mm,99mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm] / [Bottom Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad RM6-4(80.6mm,99.5mm) on Multi-Layer And Via (81mm,97.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.222mm] / [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad RM7-1(41.75mm,52.1mm) on Top Layer And Via (42.691mm,51.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad RM9-2(62.65mm,52.5mm) on Top Layer And Via (62.941mm,53.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Via (81mm,76.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Pad ROS16-1(73.984mm,82.124mm) on Top Layer And Via (75mm,82.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad ROS22-2(96.319mm,74mm) on Top Layer And Via (96.75mm,75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad ROS24-2(101.819mm,63.5mm) on Top Layer And Via (102mm,64.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Via (100.5mm,58.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Via (100.5mm,61.5mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad ROS27-2(96.486mm,56.35mm) on Top Layer And Via (97.5mm,55.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad SJM1-1(50.266mm,121.7mm) on Bottom Layer And Pad SJM1-2(48.869mm,121.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad SJM1-2(48.869mm,121.7mm) on Bottom Layer And Pad SJM1-3(47.472mm,121.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad SJM2-1(55.097mm,108.15mm) on Bottom Layer And Pad SJM2-2(53.7mm,108.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad SJM2-2(53.7mm,108.15mm) on Bottom Layer And Pad SJM2-3(52.303mm,108.15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-1(38.844mm,83.487mm) on Top Layer And Pad UADC1-2(40.114mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-10(43.924mm,89.613mm) on Top Layer And Pad UADC1-11(42.654mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-10(43.924mm,89.613mm) on Top Layer And Pad UADC1-9(45.194mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-11(42.654mm,89.613mm) on Top Layer And Pad UADC1-12(41.384mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-12(41.384mm,89.613mm) on Top Layer And Pad UADC1-13(40.114mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-13(40.114mm,89.613mm) on Top Layer And Pad UADC1-14(38.844mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-2(40.114mm,83.487mm) on Top Layer And Pad UADC1-3(41.384mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-3(41.384mm,83.487mm) on Top Layer And Pad UADC1-4(42.654mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-4(42.654mm,83.487mm) on Top Layer And Pad UADC1-5(43.924mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-5(43.924mm,83.487mm) on Top Layer And Pad UADC1-6(45.194mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-6(45.194mm,83.487mm) on Top Layer And Pad UADC1-7(46.464mm,83.487mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UADC1-8(46.464mm,89.613mm) on Top Layer And Pad UADC1-9(45.194mm,89.613mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Pad UADC2-3(42.867mm,95.4mm) on Top Layer And Via (43.5mm,94.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad UADC2-3(42.867mm,95.4mm) on Top Layer And Via (44.25mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-1(100.635mm,97.467mm) on Top Layer And Pad UDAC1-2(99.975mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-10(96.825mm,92.133mm) on Top Layer And Pad UDAC1-11(97.435mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-10(96.825mm,92.133mm) on Top Layer And Pad UDAC1-9(96.165mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-11(97.435mm,92.133mm) on Top Layer And Pad UDAC1-12(98.095mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-12(98.095mm,92.133mm) on Top Layer And Pad UDAC1-13(98.705mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-13(98.705mm,92.133mm) on Top Layer And Pad UDAC1-14(99.365mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-14(99.365mm,92.133mm) on Top Layer And Pad UDAC1-15(99.975mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-15(99.975mm,92.133mm) on Top Layer And Pad UDAC1-16(100.635mm,92.133mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-2(99.975mm,97.467mm) on Top Layer And Pad UDAC1-3(99.365mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad UDAC1-2(99.975mm,97.467mm) on Top Layer And Via (99.75mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-3(99.365mm,97.467mm) on Top Layer And Pad UDAC1-4(98.705mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad UDAC1-3(99.365mm,97.467mm) on Top Layer And Via (99.75mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-4(98.705mm,97.467mm) on Top Layer And Pad UDAC1-5(98.095mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Pad UDAC1-4(98.705mm,97.467mm) on Top Layer And Via (98.25mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-5(98.095mm,97.467mm) on Top Layer And Pad UDAC1-6(97.435mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad UDAC1-5(98.095mm,97.467mm) on Top Layer And Via (98.25mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Pad UDAC1-6(97.435mm,97.467mm) on Top Layer And Pad UDAC1-7(96.825mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad UDAC1-7(96.825mm,97.467mm) on Top Layer And Pad UDAC1-8(96.165mm,97.467mm) on Top Layer [Top Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad UDAC1-7(96.825mm,97.467mm) on Top Layer And Via (96.75mm,96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-1(62.239mm,62.887mm) on Top Layer And Pad UIS1-2(63.509mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-10(67.319mm,69.013mm) on Top Layer And Pad UIS1-11(66.049mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-10(67.319mm,69.013mm) on Top Layer And Pad UIS1-9(68.589mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-11(66.049mm,69.013mm) on Top Layer And Pad UIS1-12(64.779mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-12(64.779mm,69.013mm) on Top Layer And Pad UIS1-13(63.509mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-13(63.509mm,69.013mm) on Top Layer And Pad UIS1-14(62.239mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-2(63.509mm,62.887mm) on Top Layer And Pad UIS1-3(64.779mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-3(64.779mm,62.887mm) on Top Layer And Pad UIS1-4(66.049mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-4(66.049mm,62.887mm) on Top Layer And Pad UIS1-5(67.319mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-5(67.319mm,62.887mm) on Top Layer And Pad UIS1-6(68.589mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-6(68.589mm,62.887mm) on Top Layer And Pad UIS1-7(69.859mm,62.887mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS1-8(69.859mm,69.013mm) on Top Layer And Pad UIS1-9(68.589mm,69.013mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-1(59.195mm,79.287mm) on Top Layer And Pad UIS2-2(60.465mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-10(64.275mm,85.413mm) on Top Layer And Pad UIS2-11(63.005mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-10(64.275mm,85.413mm) on Top Layer And Pad UIS2-9(65.545mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-11(63.005mm,85.413mm) on Top Layer And Pad UIS2-12(61.735mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-12(61.735mm,85.413mm) on Top Layer And Pad UIS2-13(60.465mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-13(60.465mm,85.413mm) on Top Layer And Pad UIS2-14(59.195mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-2(60.465mm,79.287mm) on Top Layer And Pad UIS2-3(61.735mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-3(61.735mm,79.287mm) on Top Layer And Pad UIS2-4(63.005mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-4(63.005mm,79.287mm) on Top Layer And Pad UIS2-5(64.275mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-5(64.275mm,79.287mm) on Top Layer And Pad UIS2-6(65.545mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-6(65.545mm,79.287mm) on Top Layer And Pad UIS2-7(66.815mm,79.287mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UIS2-8(66.815mm,85.413mm) on Top Layer And Pad UIS2-9(65.545mm,85.413mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-1(46.53mm,115.75mm) on Top Layer And Pad UM1-2(46.53mm,115.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-10(46.53mm,111.25mm) on Top Layer And Pad UM1-11(46.53mm,110.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-10(46.53mm,111.25mm) on Top Layer And Pad UM1-9(46.53mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-11(46.53mm,110.75mm) on Top Layer And Pad UM1-12(46.53mm,110.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-12(46.53mm,110.25mm) on Top Layer And Pad UM1-13(46.53mm,109.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-13(46.53mm,109.75mm) on Top Layer And Pad UM1-14(46.53mm,109.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-14(46.53mm,109.25mm) on Top Layer And Pad UM1-15(46.53mm,108.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-15(46.53mm,108.75mm) on Top Layer And Pad UM1-16(46.53mm,108.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Pad UM1-16(46.53mm,108.25mm) on Top Layer And Via (46.441mm,107.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-17(48.45mm,106.33mm) on Top Layer And Pad UM1-18(48.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad UM1-17(48.45mm,106.33mm) on Top Layer And Via (47.941mm,107.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-18(48.95mm,106.33mm) on Top Layer And Pad UM1-19(49.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-19(49.45mm,106.33mm) on Top Layer And Pad UM1-20(49.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Pad UM1-19(49.45mm,106.33mm) on Top Layer And Via (49.38mm,104.913mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-2(46.53mm,115.25mm) on Top Layer And Pad UM1-3(46.53mm,114.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-20(49.95mm,106.33mm) on Top Layer And Pad UM1-21(50.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-21(50.45mm,106.33mm) on Top Layer And Pad UM1-22(50.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-22(50.95mm,106.33mm) on Top Layer And Pad UM1-23(51.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-23(51.45mm,106.33mm) on Top Layer And Pad UM1-24(51.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-24(51.95mm,106.33mm) on Top Layer And Pad UM1-25(52.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-25(52.45mm,106.33mm) on Top Layer And Pad UM1-26(52.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-26(52.95mm,106.33mm) on Top Layer And Pad UM1-27(53.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-27(53.45mm,106.33mm) on Top Layer And Pad UM1-28(53.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-28(53.95mm,106.33mm) on Top Layer And Pad UM1-29(54.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-29(54.45mm,106.33mm) on Top Layer And Pad UM1-30(54.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-3(46.53mm,114.75mm) on Top Layer And Pad UM1-4(46.53mm,114.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-30(54.95mm,106.33mm) on Top Layer And Pad UM1-31(55.45mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-31(55.45mm,106.33mm) on Top Layer And Pad UM1-32(55.95mm,106.33mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-33(57.87mm,108.25mm) on Top Layer And Pad UM1-34(57.87mm,108.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Pad UM1-33(57.87mm,108.25mm) on Top Layer And Via (58.441mm,107.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-34(57.87mm,108.75mm) on Top Layer And Pad UM1-35(57.87mm,109.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-35(57.87mm,109.25mm) on Top Layer And Pad UM1-36(57.87mm,109.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-36(57.87mm,109.75mm) on Top Layer And Pad UM1-37(57.87mm,110.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-37(57.87mm,110.25mm) on Top Layer And Pad UM1-38(57.87mm,110.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-38(57.87mm,110.75mm) on Top Layer And Pad UM1-39(57.87mm,111.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-39(57.87mm,111.25mm) on Top Layer And Pad UM1-40(57.87mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-4(46.53mm,114.25mm) on Top Layer And Pad UM1-5(46.53mm,113.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-40(57.87mm,111.75mm) on Top Layer And Pad UM1-41(57.87mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-41(57.87mm,112.25mm) on Top Layer And Pad UM1-42(57.87mm,112.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-42(57.87mm,112.75mm) on Top Layer And Pad UM1-43(57.87mm,113.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-43(57.87mm,113.25mm) on Top Layer And Pad UM1-44(57.87mm,113.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-44(57.87mm,113.75mm) on Top Layer And Pad UM1-45(57.87mm,114.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-45(57.87mm,114.25mm) on Top Layer And Pad UM1-46(57.87mm,114.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-46(57.87mm,114.75mm) on Top Layer And Pad UM1-47(57.87mm,115.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-47(57.87mm,115.25mm) on Top Layer And Pad UM1-48(57.87mm,115.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad UM1-48(57.87mm,115.75mm) on Top Layer And Via (56.941mm,116.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad UM1-48(57.87mm,115.75mm) on Top Layer And Via (58.441mm,116.471mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-49(55.95mm,117.67mm) on Top Layer And Pad UM1-50(55.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-5(46.53mm,113.75mm) on Top Layer And Pad UM1-6(46.53mm,113.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-50(55.45mm,117.67mm) on Top Layer And Pad UM1-51(54.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-51(54.95mm,117.67mm) on Top Layer And Pad UM1-52(54.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-52(54.45mm,117.67mm) on Top Layer And Pad UM1-53(53.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-53(53.95mm,117.67mm) on Top Layer And Pad UM1-54(53.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-54(53.45mm,117.67mm) on Top Layer And Pad UM1-55(52.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-55(52.95mm,117.67mm) on Top Layer And Pad UM1-56(52.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-56(52.45mm,117.67mm) on Top Layer And Pad UM1-57(51.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-57(51.95mm,117.67mm) on Top Layer And Pad UM1-58(51.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad UM1-57(51.95mm,117.67mm) on Top Layer And Via (51.6mm,119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-58(51.45mm,117.67mm) on Top Layer And Pad UM1-59(50.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad UM1-58(51.45mm,117.67mm) on Top Layer And Via (51.6mm,119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-59(50.95mm,117.67mm) on Top Layer And Pad UM1-60(50.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-6(46.53mm,113.25mm) on Top Layer And Pad UM1-7(46.53mm,112.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-60(50.45mm,117.67mm) on Top Layer And Pad UM1-61(49.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad UM1-60(50.45mm,117.67mm) on Top Layer And Via (50.45mm,119.119mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-61(49.95mm,117.67mm) on Top Layer And Pad UM1-62(49.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-62(49.45mm,117.67mm) on Top Layer And Pad UM1-63(48.95mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad UM1-62(49.45mm,117.67mm) on Top Layer And Via (49.23mm,118.935mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-63(48.95mm,117.67mm) on Top Layer And Pad UM1-64(48.45mm,117.67mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Pad UM1-63(48.95mm,117.67mm) on Top Layer And Via (48.513mm,118.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Pad UM1-63(48.95mm,117.67mm) on Top Layer And Via (49.23mm,118.935mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad UM1-64(48.45mm,117.67mm) on Top Layer And Via (48.513mm,118.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-7(46.53mm,112.75mm) on Top Layer And Pad UM1-8(46.53mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad UM1-8(46.53mm,112.25mm) on Top Layer And Pad UM1-9(46.53mm,111.75mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-1(85.75mm,84.095mm) on Top Layer And Pad UOS1-2(85.75mm,85.365mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-2(85.75mm,85.365mm) on Top Layer And Pad UOS1-3(85.75mm,86.635mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-3(85.75mm,86.635mm) on Top Layer And Pad UOS1-4(85.75mm,87.905mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-5(79.85mm,87.905mm) on Top Layer And Pad UOS1-6(79.85mm,86.635mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-6(79.85mm,86.635mm) on Top Layer And Pad UOS1-7(79.85mm,85.365mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS1-7(79.85mm,85.365mm) on Top Layer And Pad UOS1-8(79.85mm,84.095mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-1(97.791mm,69.75mm) on Top Layer And Pad UOS2-2(96.521mm,69.75mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-2(96.521mm,69.75mm) on Top Layer And Pad UOS2-3(95.251mm,69.75mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-3(95.251mm,69.75mm) on Top Layer And Pad UOS2-4(93.981mm,69.75mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-5(93.981mm,63.85mm) on Top Layer And Pad UOS2-6(95.251mm,63.85mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-6(95.251mm,63.85mm) on Top Layer And Pad UOS2-7(96.521mm,63.85mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad UOS2-7(96.521mm,63.85mm) on Top Layer And Pad UOS2-8(97.791mm,63.85mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP1-3(75.45mm,134.004mm) on Top Layer And Via (74.101mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP1-3(75.45mm,134.004mm) on Top Layer And Via (74.101mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP1-3(75.45mm,134.004mm) on Top Layer And Via (74.101mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP1-3(75.45mm,134.004mm) on Top Layer And Via (74.101mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP2-3(87.15mm,134.004mm) on Top Layer And Via (85.801mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP2-3(87.15mm,134.004mm) on Top Layer And Via (85.801mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP2-3(87.15mm,134.004mm) on Top Layer And Via (85.801mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad UP2-3(87.15mm,134.004mm) on Top Layer And Via (85.801mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Pad XM1-4(37.959mm,113.439mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Pad XM1-3(39.761mm,114.701mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Via (38.191mm,114.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Via (38.191mm,114.971mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (100.9mm,103.4mm) from Top Layer to Bottom Layer And Via (100mm,103.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Via (100mm,103.4mm) from Top Layer to Bottom Layer And Via (99.2mm,103.364mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm] / [Bottom Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.14mm < 0.254mm) Between Via (39.284mm,108.4mm) from Top Layer to Bottom Layer And Via (40.127mm,108.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.14mm] / [Bottom Solder] Mask Sliver [0.14mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Via (41.6mm,57.2mm) from Top Layer to Bottom Layer And Via (41mm,56.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm] / [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (41.6mm,57.2mm) from Top Layer to Bottom Layer And Via (41mm,57.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm] / [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (41.6mm,58.2mm) from Top Layer to Bottom Layer And Via (41.6mm,59.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (41.6mm,58.2mm) from Top Layer to Bottom Layer And Via (41mm,57.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm] / [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Via (41.6mm,58.2mm) from Top Layer to Bottom Layer And Via (41mm,58.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm] / [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (41.6mm,59.1mm) from Top Layer to Bottom Layer And Via (41mm,58.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm] / [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.018mm < 0.254mm) Between Via (41.6mm,59.1mm) from Top Layer to Bottom Layer And Via (41mm,59.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.018mm] / [Bottom Solder] Mask Sliver [0.018mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (41mm,56.8mm) from Top Layer to Bottom Layer And Via (41mm,57.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (41mm,57.7mm) from Top Layer to Bottom Layer And Via (41mm,58.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (41mm,58.6mm) from Top Layer to Bottom Layer And Via (41mm,59.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Via (44.33mm,108.9mm) from Top Layer to Bottom Layer And Via (45.017mm,108.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.209mm] / [Bottom Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Via (44.941mm,107.471mm) from Top Layer to Bottom Layer And Via (45.017mm,108.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.13mm] / [Bottom Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Via (47.601mm,119.4mm) from Top Layer to Bottom Layer And Via (48.45mm,119.59mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm] / [Bottom Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.044mm < 0.254mm) Between Via (48.45mm,119.59mm) from Top Layer to Bottom Layer And Via (49.198mm,119.59mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.044mm] / [Bottom Solder] Mask Sliver [0.044mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.014mm < 0.254mm) Between Via (48.513mm,118.9mm) from Top Layer to Bottom Layer And Via (49.23mm,118.935mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.014mm] / [Bottom Solder] Mask Sliver [0.014mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (50.301mm,114.8mm) from Top Layer to Bottom Layer And Via (51.201mm,114.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Via (50.45mm,119.119mm) from Top Layer to Bottom Layer And Via (51.3mm,119.549mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm] / [Bottom Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (51.201mm,114.8mm) from Top Layer to Bottom Layer And Via (52.101mm,114.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Via (52.101mm,114.8mm) from Top Layer to Bottom Layer And Via (53.001mm,114.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm] / [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (61.2mm,76.9mm) from Top Layer to Bottom Layer And Via (62.1mm,76.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Via (65.545mm,85.413mm) from Top Layer to Bottom Layer And Via (65.545mm,86.29mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm] / [Bottom Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Via (65.545mm,85.413mm) from Top Layer to Bottom Layer And Via (65.55mm,84.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.21mm] / [Bottom Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,133.7mm) from Top Layer to Bottom Layer And Via (73.5mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,133.7mm) from Top Layer to Bottom Layer And Via (73.5mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,133mm) from Top Layer to Bottom Layer And Via (73.5mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,134.4mm) from Top Layer to Bottom Layer And Via (73.5mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,134.4mm) from Top Layer to Bottom Layer And Via (73.5mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.9mm,135.1mm) from Top Layer to Bottom Layer And Via (73.5mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,133.7mm) from Top Layer to Bottom Layer And Via (74.101mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,133.7mm) from Top Layer to Bottom Layer And Via (74.101mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,133mm) from Top Layer to Bottom Layer And Via (74.101mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,134.4mm) from Top Layer to Bottom Layer And Via (74.101mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,134.4mm) from Top Layer to Bottom Layer And Via (74.101mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (73.5mm,135.1mm) from Top Layer to Bottom Layer And Via (74.101mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (75.4mm,133.3mm) from Top Layer to Bottom Layer And Via (75.4mm,134.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (75.4mm,134.1mm) from Top Layer to Bottom Layer And Via (75.4mm,134.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Via (76.696mm,112.171mm) from Top Layer to Bottom Layer And Via (76.9mm,113.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm] / [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Via (77.305mm,107.786mm) from Top Layer to Bottom Layer And Via (78.1mm,108.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.193mm] / [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (84.05mm,69.15mm) from Top Layer to Bottom Layer And Via (84.05mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (84.05mm,69.15mm) from Top Layer to Bottom Layer And Via (84.95mm,69.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (84.05mm,70.75mm) from Top Layer to Bottom Layer And Via (84.05mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (84.05mm,70.75mm) from Top Layer to Bottom Layer And Via (84.05mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (84.05mm,70.75mm) from Top Layer to Bottom Layer And Via (84.95mm,70.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (84.05mm,70mm) from Top Layer to Bottom Layer And Via (84.95mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (84.05mm,71.55mm) from Top Layer to Bottom Layer And Via (84.95mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,133.7mm) from Top Layer to Bottom Layer And Via (85.2mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,133.7mm) from Top Layer to Bottom Layer And Via (85.2mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,133mm) from Top Layer to Bottom Layer And Via (85.2mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,134.4mm) from Top Layer to Bottom Layer And Via (85.2mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,134.4mm) from Top Layer to Bottom Layer And Via (85.2mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (84.6mm,135.1mm) from Top Layer to Bottom Layer And Via (85.2mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (84.95mm,69.15mm) from Top Layer to Bottom Layer And Via (84.95mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (84.95mm,69.15mm) from Top Layer to Bottom Layer And Via (85.9mm,69.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (84.95mm,70.75mm) from Top Layer to Bottom Layer And Via (84.95mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (84.95mm,70.75mm) from Top Layer to Bottom Layer And Via (84.95mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (84.95mm,70.75mm) from Top Layer to Bottom Layer And Via (85.9mm,70.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (84.95mm,70mm) from Top Layer to Bottom Layer And Via (85.9mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Via (84.95mm,71.55mm) from Top Layer to Bottom Layer And Via (85.9mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm] / [Bottom Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,133.7mm) from Top Layer to Bottom Layer And Via (85.801mm,133mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,133.7mm) from Top Layer to Bottom Layer And Via (85.801mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,133mm) from Top Layer to Bottom Layer And Via (85.801mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,134.4mm) from Top Layer to Bottom Layer And Via (85.801mm,133.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,134.4mm) from Top Layer to Bottom Layer And Via (85.801mm,135.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (85.2mm,135.1mm) from Top Layer to Bottom Layer And Via (85.801mm,134.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm] / [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (85.9mm,69.15mm) from Top Layer to Bottom Layer And Via (85.9mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (85.9mm,69.15mm) from Top Layer to Bottom Layer And Via (86.8mm,69.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (85.9mm,70.75mm) from Top Layer to Bottom Layer And Via (85.9mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (85.9mm,70.75mm) from Top Layer to Bottom Layer And Via (85.9mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (85.9mm,70.75mm) from Top Layer to Bottom Layer And Via (86.8mm,70.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (85.9mm,70mm) from Top Layer to Bottom Layer And Via (86.8mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (85.9mm,71.55mm) from Top Layer to Bottom Layer And Via (86.8mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (86.8mm,69.15mm) from Top Layer to Bottom Layer And Via (86.8mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (86.8mm,69.15mm) from Top Layer to Bottom Layer And Via (87.744mm,69.15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (86.8mm,70.75mm) from Top Layer to Bottom Layer And Via (86.8mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (86.8mm,70.75mm) from Top Layer to Bottom Layer And Via (86.8mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (86.8mm,70.75mm) from Top Layer to Bottom Layer And Via (87.744mm,70.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (86.8mm,70mm) from Top Layer to Bottom Layer And Via (87.744mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (86.8mm,71.55mm) from Top Layer to Bottom Layer And Via (87.744mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.24mm] / [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.093mm < 0.254mm) Between Via (87.141mm,134.8mm) from Top Layer to Bottom Layer And Via (87.15mm,134.004mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.093mm] / [Bottom Solder] Mask Sliver [0.093mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Via (87.15mm,133.2mm) from Top Layer to Bottom Layer And Via (87.15mm,134.004mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.101mm] / [Bottom Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (87.744mm,69.15mm) from Top Layer to Bottom Layer And Via (87.744mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (87.744mm,70.75mm) from Top Layer to Bottom Layer And Via (87.744mm,70mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (87.744mm,70.75mm) from Top Layer to Bottom Layer And Via (87.744mm,71.55mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (89.6mm,66.25mm) from Top Layer to Bottom Layer And Via (89.6mm,67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (89.6mm,66.25mm) from Top Layer to Bottom Layer And Via (90.5mm,66.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Via (89.6mm,67.7mm) from Top Layer to Bottom Layer And Via (90.5mm,67.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm] / [Bottom Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (89.6mm,67mm) from Top Layer to Bottom Layer And Via (90.5mm,67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (90.5mm,66.25mm) from Top Layer to Bottom Layer And Via (90.5mm,67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (90.5mm,67.8mm) from Top Layer to Bottom Layer And Via (90.5mm,67mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (91.5mm,66.2mm) from Top Layer to Bottom Layer And Via (91.5mm,66.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (91.5mm,66.2mm) from Top Layer to Bottom Layer And Via (92.4mm,66.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (91.5mm,66.95mm) from Top Layer to Bottom Layer And Via (91.5mm,67.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (91.5mm,66.95mm) from Top Layer to Bottom Layer And Via (92.4mm,66.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (91.5mm,67.75mm) from Top Layer to Bottom Layer And Via (92.4mm,67.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (92.4mm,66.2mm) from Top Layer to Bottom Layer And Via (92.4mm,66.95mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Via (92.4mm,66.95mm) from Top Layer to Bottom Layer And Via (92.4mm,67.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm] / [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (93.325mm,111.9mm) from Top Layer to Bottom Layer And Via (93.5mm,112.801mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.215mm] / [Bottom Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.125mm < 0.254mm) Between Via (95.9mm,103.1mm) from Top Layer to Bottom Layer And Via (96.7mm,102.886mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.125mm] / [Bottom Solder] Mask Sliver [0.125mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Via (96.7mm,102.886mm) from Top Layer to Bottom Layer And Via (97.5mm,103.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.156mm] / [Bottom Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.118mm < 0.254mm) Between Via (97.315mm,54.7mm) from Top Layer to Bottom Layer And Via (97.5mm,55.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.118mm] / [Bottom Solder] Mask Sliver [0.118mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (97.5mm,103.2mm) from Top Layer to Bottom Layer And Via (98.3mm,103.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Via (98.3mm,103.4mm) from Top Layer to Bottom Layer And Via (99.2mm,103.364mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.198mm] / [Bottom Solder] Mask Sliver [0.198mm]
Rule Violations :336

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (100.85mm,60.2mm) on Bottom Overlay And Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (37.994mm,84.25mm) on Top Overlay And Pad UADC1-1(38.844mm,83.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (40.5mm,96.925mm) on Top Overlay And Pad UADC2-1(40.725mm,96.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (41.827mm,48mm) on Top Overlay And Pad DM1-1(40.43mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-2(43mm,58.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (44.55mm,58.9mm) on Bottom Overlay And Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (52.95mm,48mm) on Top Overlay And Pad DM2-1(51.553mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (58.345mm,80.05mm) on Top Overlay And Pad UIS2-1(59.195mm,79.287mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (61.389mm,63.65mm) on Top Overlay And Pad UIS1-1(62.239mm,62.887mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (64.073mm,48mm) on Top Overlay And Pad DM3-1(62.676mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (75.196mm,48mm) on Top Overlay And Pad DM4-1(73.799mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (78.05mm,76.3mm) on Bottom Overlay And Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (85.15mm,83.245mm) on Top Overlay And Pad UOS1-1(85.75mm,84.095mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (86.319mm,48mm) on Top Overlay And Pad DM5-1(84.922mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Arc (97.442mm,48mm) on Top Overlay And Pad DM6-1(96.045mm,48mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Arc (98.641mm,69.15mm) on Top Overlay And Pad UOS2-1(97.791mm,69.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC1-1(38.798mm,92mm) on Top Layer And Text "UADC1" (37.989mm,91.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad CADC1-2(37.398mm,92mm) on Top Layer And Text "UADC1" (37.989mm,91.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC2-1(38.749mm,93.7mm) on Top Layer And Text "CADC1" (37.024mm,93.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC2-2(37.349mm,93.7mm) on Top Layer And Text "CADC1" (37.024mm,93.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC3-1(40.749mm,98.1mm) on Top Layer And Text "UADC2" (40.148mm,97.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC3-2(42.149mm,98.1mm) on Top Layer And Text "UADC2" (40.148mm,97.804mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC4-1(40.3mm,92.4mm) on Top Layer And Text "UADC1" (37.989mm,91.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CADC4-2(41.7mm,92.4mm) on Top Layer And Text "UADC1" (37.989mm,91.733mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad CD31-1(78.2mm,38.5mm) on Top Layer And Text "RD33" (77.521mm,36.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD31-2(78.2mm,37.1mm) on Top Layer And Text "RD33" (77.521mm,36.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad CD41-1(67.2mm,38.5mm) on Top Layer And Text "RD43" (66.521mm,36.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD41-2(67.2mm,37.1mm) on Top Layer And Text "RD43" (66.521mm,36.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad CD51-1(56.1mm,38.5mm) on Top Layer And Text "RD53" (55.424mm,36.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD51-2(56.1mm,37.1mm) on Top Layer And Text "RD53" (55.424mm,36.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad CD61-1(44.9mm,38.5mm) on Top Layer And Text "RD63" (44.227mm,36.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CD61-2(44.9mm,37.1mm) on Top Layer And Text "RD63" (44.227mm,36.882mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Track (97.1mm,83mm)(97.7mm,83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CDAC1-1(96.15mm,83mm) on Multi-Layer And Track (97.4mm,82.7mm)(97.4mm,83.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Track (102.55mm,82.25mm)(103.15mm,82.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CDAC2-1(101.6mm,82.25mm) on Multi-Layer And Track (102.85mm,81.95mm)(102.85mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Track (97.115mm,89.363mm)(97.715mm,89.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad CDAC3-1(97.415mm,88.113mm) on Multi-Layer And Track (97.415mm,89.063mm)(97.415mm,89.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Track (97.85mm,108.768mm)(98.45mm,108.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CDAC5-1(99.4mm,108.768mm) on Multi-Layer And Track (98.15mm,108.468mm)(98.15mm,109.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS11-1(70.56mm,82.787mm) on Top Layer And Text "RIS13" (67.922mm,82.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad CIS11-2(70.56mm,84.187mm) on Top Layer And Text "RIS13" (67.922mm,82.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad CIS21-1(58.7mm,66.4mm) on Top Layer And Track (59.45mm,65.85mm)(59.45mm,66.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad CIS21-2(58.7mm,67.8mm) on Top Layer And Track (59.45mm,67.6mm)(59.45mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS31-1(73.7mm,66.4mm) on Top Layer And Text "RIS33" (71.111mm,66.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad CIS31-2(73.7mm,67.8mm) on Top Layer And Text "RIS33" (71.111mm,66.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS32-1(63.682mm,58mm) on Top Layer And Text "RIS36" (63.307mm,57.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS32-2(65.082mm,58mm) on Top Layer And Text "RIS36" (63.307mm,57.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS33-1(62.727mm,72.3mm) on Top Layer And Text "UIS1" (61.396mm,71.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CIS33-2(64.127mm,72.3mm) on Top Layer And Text "UIS1" (61.396mm,71.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM2-1(38.844mm,117.964mm) on Top Layer And Text "XM1" (36.774mm,116.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM2-2(38.844mm,116.564mm) on Top Layer And Text "XM1" (36.774mm,116.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-1(44.9mm,105.5mm) on Top Layer And Text "CM5" (43.136mm,105.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CM4-2(43.5mm,105.5mm) on Top Layer And Text "CM5" (43.136mm,105.426mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS11-2(88.1mm,86.75mm) on Top Layer And Text "COS12" (88.436mm,85.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS12-1(90.2mm,84mm) on Top Layer And Text "CDAC1" (89.8mm,84.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS13-1(83.729mm,79.924mm) on Multi-Layer And Text "RM4" (79.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad COS13-1(83.729mm,79.924mm) on Multi-Layer And Track (83.429mm,78.674mm)(84.029mm,78.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad COS13-1(83.729mm,79.924mm) on Multi-Layer And Track (83.729mm,78.374mm)(83.729mm,78.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS13-2(82.229mm,79.924mm) on Multi-Layer And Text "RM4" (79.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Text "COS25" (77.704mm,81.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Text "ROS16" (73.315mm,83.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad COS14-1(76.349mm,83.674mm) on Top Layer And Text "ROS17" (75.676mm,82.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-2(76.349mm,82.274mm) on Top Layer And Text "COS25" (77.704mm,81.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS14-2(76.349mm,82.274mm) on Top Layer And Text "ROS17" (75.676mm,82.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS16-1(82.5mm,89.771mm) on Top Layer And Text "UOS1" (78.709mm,89.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS16-2(83.9mm,89.771mm) on Top Layer And Text "UOS1" (78.709mm,89.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad COS21-2(93.584mm,77.1mm) on Top Layer And Track (94.15mm,77.1mm)(94.15mm,77.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad COS22-1(97.769mm,74mm) on Top Layer And Text "UOS2" (93.495mm,71.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS22-2(97.769mm,72.6mm) on Top Layer And Text "UOS2" (93.495mm,71.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad COS23-1(101.469mm,68.15mm) on Multi-Layer And Track (102.419mm,68.15mm)(103.019mm,68.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad COS23-1(101.469mm,68.15mm) on Multi-Layer And Track (102.719mm,67.85mm)(102.719mm,68.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS23-2(101.469mm,66.65mm) on Multi-Layer And Text "ROS24" (100.097mm,65.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS24-1(96.486mm,60.8mm) on Top Layer And Text "ROS26" (93.514mm,60.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad COS24-1(96.486mm,60.8mm) on Top Layer And Text "ROS27" (95.806mm,59.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS24-2(96.486mm,59.4mm) on Top Layer And Text "ROS27" (95.806mm,59.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS25-1(79.1mm,82.4mm) on Top Layer And Text "ROS14" (78.717mm,82.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS25-1(79.1mm,82.4mm) on Top Layer And Text "ROS17" (75.676mm,82.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Text "COS13" (80.85mm,83.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Text "ROS14" (78.717mm,82.061mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad COS25-2(80.5mm,82.4mm) on Top Layer And Text "ROS17" (75.676mm,82.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CP1-1(61.9mm,129.2mm) on Multi-Layer And Track (62.85mm,129.2mm)(63.45mm,129.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CP1-1(61.9mm,129.2mm) on Multi-Layer And Track (63.15mm,128.9mm)(63.15mm,129.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad CP2-1(66.997mm,133mm) on Multi-Layer And Track (67.947mm,133mm)(68.547mm,133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad CP2-1(66.997mm,133mm) on Multi-Layer And Track (68.247mm,132.7mm)(68.247mm,133.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP3-1(81.05mm,124.3mm) on Top Layer And Text "CP4" (79.301mm,123.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP3-1(81.05mm,124.3mm) on Top Layer And Text "SM2" (79.914mm,124.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP3-1(81.05mm,124.3mm) on Top Layer And Text "UP1" (80.2mm,126.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP3-2(79.65mm,124.3mm) on Top Layer And Text "CP4" (79.301mm,123.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP3-2(79.65mm,124.3mm) on Top Layer And Text "SM2" (79.914mm,124.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.023mm < 0.254mm) Between Pad CP3-2(79.65mm,124.3mm) on Top Layer And Text "UP1" (80.2mm,126.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.023mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP5-1(93.35mm,124.801mm) on Top Layer And Text "UP2" (91.94mm,127.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad CP5-2(91.95mm,124.801mm) on Top Layer And Text "UP2" (91.94mm,127.254mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM1-2(42.97mm,48mm) on Multi-Layer And Track (43.604mm,46.094mm)(43.604mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM2-2(54.093mm,48mm) on Multi-Layer And Track (54.727mm,46.094mm)(54.727mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM3-2(65.216mm,48mm) on Multi-Layer And Track (65.85mm,46.094mm)(65.85mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM4-2(76.339mm,48mm) on Multi-Layer And Track (76.973mm,46.094mm)(76.973mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM5-2(87.462mm,48mm) on Multi-Layer And Track (88.096mm,46.094mm)(88.096mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad DM6-2(98.585mm,48mm) on Multi-Layer And Track (99.219mm,46.094mm)(99.219mm,49.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT1-1(100.894mm,121.15mm) on Top Layer And Track (100.044mm,121.75mm)(101.744mm,121.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT1-2(100.894mm,119.85mm) on Top Layer And Track (100.044mm,119.25mm)(101.744mm,119.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT2-1(52.3mm,123.45mm) on Bottom Layer And Track (51.45mm,124.05mm)(53.15mm,124.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad NT2-2(52.3mm,122.15mm) on Bottom Layer And Track (51.45mm,121.55mm)(53.15mm,121.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD11-1(90.35mm,52.9mm) on Top Layer And Track (90.95mm,52.05mm)(90.95mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD11-2(89.05mm,52.9mm) on Top Layer And Track (88.45mm,52.05mm)(88.45mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD12-1(91.675mm,34.15mm) on Top Layer And Track (90.825mm,33.55mm)(92.525mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad RD12-1(91.675mm,34.15mm) on Top Layer And Track (90.942mm,32.725mm)(90.942mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD12-2(91.675mm,35.45mm) on Top Layer And Track (90.825mm,36.05mm)(92.525mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad RD12-2(91.675mm,35.45mm) on Top Layer And Track (90.942mm,32.725mm)(90.942mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD13-1(89.4mm,34.15mm) on Top Layer And Track (88.55mm,33.55mm)(90.25mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD13-2(89.4mm,35.45mm) on Top Layer And Track (88.55mm,36.05mm)(90.25mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD21-1(101.35mm,53.255mm) on Top Layer And Track (101.95mm,52.405mm)(101.95mm,54.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD21-2(100.05mm,53.255mm) on Top Layer And Track (99.45mm,52.405mm)(99.45mm,54.105mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD22-1(102.974mm,34.075mm) on Top Layer And Track (102.124mm,33.475mm)(103.824mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD22-2(102.974mm,35.375mm) on Top Layer And Track (102.124mm,35.975mm)(103.824mm,35.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD23-1(100.4mm,34.05mm) on Top Layer And Track (99.55mm,33.45mm)(101.25mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD23-2(100.4mm,35.35mm) on Top Layer And Track (99.55mm,35.95mm)(101.25mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD31-1(79.15mm,52.877mm) on Top Layer And Track (79.75mm,52.027mm)(79.75mm,53.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD31-2(77.85mm,52.877mm) on Top Layer And Track (77.25mm,52.027mm)(77.25mm,53.727mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD32-1(80.4mm,34.15mm) on Top Layer And Track (79.55mm,33.55mm)(81.25mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad RD32-1(80.4mm,34.15mm) on Top Layer And Track (79.819mm,32.725mm)(79.819mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD32-2(80.4mm,35.45mm) on Top Layer And Track (79.55mm,36.05mm)(81.25mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.004mm < 0.254mm) Between Pad RD32-2(80.4mm,35.45mm) on Top Layer And Track (79.819mm,32.725mm)(79.819mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.004mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD33-1(78.2mm,34.15mm) on Top Layer And Track (77.35mm,33.55mm)(79.05mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD33-2(78.2mm,35.45mm) on Top Layer And Track (77.35mm,36.05mm)(79.05mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD41-1(67.95mm,52.476mm) on Top Layer And Track (68.55mm,51.626mm)(68.55mm,53.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD41-2(66.65mm,52.476mm) on Top Layer And Track (66.05mm,51.626mm)(66.05mm,53.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD42-1(69.4mm,34.05mm) on Top Layer And Track (68.55mm,33.45mm)(70.25mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RD42-1(69.4mm,34.05mm) on Top Layer And Track (68.696mm,32.725mm)(68.696mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD42-2(69.4mm,35.35mm) on Top Layer And Track (68.55mm,35.95mm)(70.25mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RD42-2(69.4mm,35.35mm) on Top Layer And Track (68.696mm,32.725mm)(68.696mm,37.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD43-1(67.2mm,34.05mm) on Top Layer And Track (66.35mm,33.45mm)(68.05mm,33.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD43-2(67.2mm,35.35mm) on Top Layer And Track (66.35mm,35.95mm)(68.05mm,35.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD51-1(56.95mm,52.07mm) on Top Layer And Track (57.55mm,51.22mm)(57.55mm,52.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD51-2(55.65mm,52.07mm) on Top Layer And Track (55.05mm,51.22mm)(55.05mm,52.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD52-1(58.5mm,34.15mm) on Top Layer And Track (57.65mm,33.55mm)(59.35mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad RD52-1(58.5mm,34.15mm) on Top Layer And Track (59.171mm,32.725mm)(59.171mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD52-2(58.5mm,35.45mm) on Top Layer And Track (57.65mm,36.05mm)(59.35mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad RD52-2(58.5mm,35.45mm) on Top Layer And Track (59.171mm,32.725mm)(59.171mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD53-1(56.1mm,34.15mm) on Top Layer And Track (55.25mm,33.55mm)(56.95mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD53-2(56.1mm,35.45mm) on Top Layer And Track (55.25mm,36.05mm)(56.95mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD61-1(46mm,52.1mm) on Top Layer And Track (46.6mm,51.25mm)(46.6mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD61-2(44.7mm,52.1mm) on Top Layer And Track (44.1mm,51.25mm)(44.1mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD62-1(47.3mm,34.15mm) on Top Layer And Track (46.45mm,33.55mm)(48.15mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad RD62-1(47.3mm,34.15mm) on Top Layer And Track (48.048mm,32.725mm)(48.048mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD62-2(47.3mm,35.45mm) on Top Layer And Track (46.45mm,36.05mm)(48.15mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad RD62-2(47.3mm,35.45mm) on Top Layer And Track (48.048mm,32.725mm)(48.048mm,43.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD63-1(44.9mm,34.15mm) on Top Layer And Track (44.05mm,33.55mm)(45.75mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RD63-2(44.9mm,35.45mm) on Top Layer And Track (44.05mm,36.05mm)(45.75mm,36.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RDAC1:4-1(95.9mm,99.925mm) on Top Layer And Text "UDAC1" (96.086mm,99.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-1(95.9mm,99.925mm) on Top Layer And Track (95.5mm,100mm)(95.5mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RDAC1:4-2(96.7mm,99.925mm) on Top Layer And Text "UDAC1" (96.086mm,99.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RDAC1:4-3(97.5mm,99.925mm) on Top Layer And Text "UDAC1" (96.086mm,99.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RDAC1:4-4(98.3mm,99.925mm) on Top Layer And Text "UDAC1" (96.086mm,99.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-4(98.3mm,99.925mm) on Top Layer And Track (98.7mm,100mm)(98.7mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-5(98.3mm,101.675mm) on Top Layer And Track (98.7mm,100mm)(98.7mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad RDAC1:4-8(95.9mm,101.675mm) on Top Layer And Track (95.5mm,100mm)(95.5mm,101.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS11-1(77.8mm,54.95mm) on Top Layer And Text "RD31" (77.435mm,54.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS11-1(77.8mm,54.95mm) on Top Layer And Track (76.95mm,54.35mm)(78.65mm,54.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad RIS11-2(77.8mm,56.25mm) on Top Layer And Text "RD31" (77.435mm,54.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS11-2(77.8mm,56.25mm) on Top Layer And Track (76.95mm,56.85mm)(78.65mm,56.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS12-1(65.55mm,76.6mm) on Top Layer And Track (64.95mm,75.75mm)(64.95mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS12-2(66.85mm,76.6mm) on Top Layer And Track (67.45mm,75.75mm)(67.45mm,77.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS13-1(68.6mm,79.75mm) on Top Layer And Text "RIS12" (65.124mm,78.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS13-1(68.6mm,79.75mm) on Top Layer And Track (67.75mm,79.15mm)(69.45mm,79.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS13-2(68.6mm,81.05mm) on Top Layer And Track (67.75mm,81.65mm)(69.45mm,81.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS14-1(68.589mm,82.85mm) on Top Layer And Text "RIS13" (67.922mm,82.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS14-1(68.589mm,82.85mm) on Top Layer And Track (67.739mm,82.25mm)(69.439mm,82.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad RIS14-2(68.589mm,84.15mm) on Top Layer And Text "RIS13" (67.922mm,82.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS14-2(68.589mm,84.15mm) on Top Layer And Track (67.739mm,84.75mm)(69.439mm,84.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS21-1(55.65mm,54.85mm) on Top Layer And Text "RD51" (55.218mm,53.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS21-1(55.65mm,54.85mm) on Top Layer And Track (54.8mm,54.25mm)(56.5mm,54.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS21-2(55.65mm,56.15mm) on Top Layer And Track (54.8mm,56.75mm)(56.5mm,56.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS22-1(63.455mm,60.2mm) on Top Layer And Text "CIS32" (63.323mm,59.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS22-1(63.455mm,60.2mm) on Top Layer And Track (64.055mm,59.35mm)(64.055mm,61.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS22-2(62.155mm,60.2mm) on Top Layer And Track (61.555mm,59.35mm)(61.555mm,61.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS23-1(60.2mm,63.4mm) on Top Layer And Track (59.35mm,62.8mm)(61.05mm,62.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS23-2(60.2mm,64.7mm) on Top Layer And Track (59.35mm,65.3mm)(61.05mm,65.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS24-1(60.3mm,66.45mm) on Top Layer And Text "RIS23" (59.536mm,66.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS24-1(60.3mm,66.45mm) on Top Layer And Track (59.45mm,65.85mm)(61.15mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad RIS24-2(60.3mm,67.75mm) on Top Layer And Text "RIS23" (59.536mm,66.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS24-2(60.3mm,67.75mm) on Top Layer And Track (59.45mm,68.35mm)(61.15mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS31-1(66.721mm,54.85mm) on Top Layer And Text "RD41" (66.237mm,54.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS31-1(66.721mm,54.85mm) on Top Layer And Track (65.871mm,54.25mm)(67.571mm,54.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS31-2(66.721mm,56.15mm) on Top Layer And Track (65.871mm,56.75mm)(67.571mm,56.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad RIS32-1(68.55mm,60.1mm) on Top Layer And Text "CIS32" (63.323mm,59.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS32-1(68.55mm,60.1mm) on Top Layer And Track (67.95mm,59.25mm)(67.95mm,60.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS32-2(69.85mm,60.1mm) on Top Layer And Track (70.45mm,59.25mm)(70.45mm,60.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad RIS33-1(71.775mm,63.45mm) on Top Layer And Text "RIS32" (68.118mm,61.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS33-1(71.775mm,63.45mm) on Top Layer And Track (70.925mm,62.85mm)(72.625mm,62.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS33-2(71.775mm,64.75mm) on Top Layer And Track (70.925mm,65.35mm)(72.625mm,65.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS34-1(71.775mm,66.45mm) on Top Layer And Text "RIS33" (71.111mm,66.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS34-1(71.775mm,66.45mm) on Top Layer And Track (70.925mm,65.85mm)(72.625mm,65.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad RIS34-2(71.775mm,67.75mm) on Top Layer And Text "RIS33" (71.111mm,66.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS34-2(71.775mm,67.75mm) on Top Layer And Track (70.925mm,68.35mm)(72.625mm,68.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (43mm,60.45mm)(45.4mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (43mm,60.45mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (44.9mm,59.05mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (45.7mm,58.7mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,57.35mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,58.65mm)(46.1mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (46.1mm,60.8mm)(47mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-1(46.1mm,59.9mm) on Bottom Layer And Track (47mm,59.9mm)(47mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (42.2mm,57mm)(42.2mm,57.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (42.2mm,59.9mm)(42.2mm,60.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43.4mm,58.7mm)(44.15mm,58.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43.4mm,59.05mm)(44.15mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-2(43mm,58.9mm) on Bottom Layer And Track (43mm,57.35mm)(43mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (43mm,57.35mm)(45.4mm,57.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (43mm,57.35mm)(46.1mm,57.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (44.9mm,58.7mm)(45.7mm,58.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (45.7mm,58.7mm)(45.7mm,59.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,57.35mm)(46.1mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,57mm)(47mm,57mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (46.1mm,58.65mm)(46.1mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad RIS35-3(46.1mm,57.9mm) on Bottom Layer And Track (47mm,57mm)(47mm,57.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS36-1(63.732mm,56.2mm) on Top Layer And Track (63.132mm,55.35mm)(63.132mm,57.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS36-2(65.032mm,56.2mm) on Top Layer And Track (65.632mm,55.35mm)(65.632mm,57.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad RIS41-1(44.5mm,55.35mm) on Top Layer And Text "RD61" (44.285mm,53.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS41-1(44.5mm,55.35mm) on Top Layer And Track (43.65mm,54.75mm)(45.35mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS41-2(44.5mm,56.65mm) on Top Layer And Track (43.65mm,57.25mm)(45.35mm,57.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad RIS42-1(44.5mm,59.65mm) on Top Layer And Text "RIS41" (43.835mm,58.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS42-1(44.5mm,59.65mm) on Top Layer And Track (43.65mm,60.25mm)(45.35mm,60.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS42-2(44.5mm,58.35mm) on Top Layer And Text "RIS41" (43.835mm,58.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS42-2(44.5mm,58.35mm) on Top Layer And Track (43.65mm,57.75mm)(45.35mm,57.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RIS43-1(46.529mm,58.35mm) on Top Layer And Text "RIS41" (43.835mm,58.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS43-1(46.529mm,58.35mm) on Top Layer And Track (45.679mm,57.75mm)(47.379mm,57.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.039mm < 0.254mm) Between Pad RIS43-2(46.529mm,59.65mm) on Top Layer And Text "RIS41" (43.835mm,58.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.039mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RIS43-2(46.529mm,59.65mm) on Top Layer And Track (45.679mm,60.25mm)(47.379mm,60.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM10-1(75.15mm,52.9mm) on Top Layer And Track (75.75mm,52.05mm)(75.75mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM10-2(73.85mm,52.9mm) on Top Layer And Track (73.25mm,52.05mm)(73.25mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM1-1(43.5mm,114.75mm) on Bottom Layer And Track (42.65mm,114.15mm)(44.35mm,114.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM11-1(86.25mm,52.9mm) on Top Layer And Track (86.85mm,52.05mm)(86.85mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM11-2(84.95mm,52.9mm) on Top Layer And Track (84.35mm,52.05mm)(84.35mm,53.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM1-2(43.5mm,116.05mm) on Bottom Layer And Track (42.65mm,116.65mm)(44.35mm,116.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM12-1(97.35mm,53.3mm) on Top Layer And Track (97.95mm,52.45mm)(97.95mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM12-2(96.05mm,53.3mm) on Top Layer And Track (95.45mm,52.45mm)(95.45mm,54.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad RM13-1(46.75mm,118.8mm) on Top Layer And Text "UM1" (45.264mm,119.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM13-1(46.75mm,118.8mm) on Top Layer And Track (47.35mm,117.95mm)(47.35mm,119.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad RM13-2(45.45mm,118.8mm) on Top Layer And Text "UM1" (45.264mm,119.467mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM13-2(45.45mm,118.8mm) on Top Layer And Track (44.85mm,117.95mm)(44.85mm,119.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM14-1(53.794mm,120.1mm) on Top Layer And Track (54.394mm,119.25mm)(54.394mm,120.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM14-2(52.494mm,120.1mm) on Top Layer And Track (51.894mm,119.25mm)(51.894mm,120.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM2-1(43.546mm,114.214mm) on Top Layer And Track (42.696mm,114.814mm)(44.396mm,114.814mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM2-2(43.546mm,112.914mm) on Top Layer And Track (42.696mm,112.314mm)(44.396mm,112.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-1(50.3mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-2(55.3mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM3-3(52.8mm,64.8mm) on Multi-Layer And Track (48.05mm,65.8mm)(57.55mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad RM3-4(47.2mm,72.3mm) on Multi-Layer And Track (48.05mm,65.8mm)(48.05mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM3-4(58.5mm,72.3mm) on Multi-Layer And Track (57.55mm,65.8mm)(57.55mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM3-4(58.5mm,72.3mm) on Multi-Layer And Track (57.55mm,72.3mm)(57.55mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-1(83.7mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-2(88.7mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM4-3(86.2mm,64.8mm) on Multi-Layer And Track (81.45mm,65.8mm)(90.95mm,65.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad RM4-4(80.6mm,72.3mm) on Multi-Layer And Track (81.45mm,65.8mm)(81.45mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Text "COS26" (91.973mm,70.485mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Text "UOS2" (93.495mm,71.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Track (90.95mm,65.8mm)(90.95mm,72.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM4-4(91.9mm,72.3mm) on Multi-Layer And Track (90.95mm,72.3mm)(90.95mm,77.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-1(50.3mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-2(55.3mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM5-3(52.8mm,91.9mm) on Multi-Layer And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad RM5-4(47.2mm,99.4mm) on Multi-Layer And Track (48.05mm,92.9mm)(48.05mm,104.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM5-4(58.5mm,99.4mm) on Multi-Layer And Track (57.55mm,92.9mm)(57.55mm,99.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM5-4(58.5mm,99.4mm) on Multi-Layer And Track (57.55mm,99.4mm)(57.55mm,104.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RM6-1(83.7mm,92mm) on Multi-Layer And Text "COS16" (82.137mm,91.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad RM6-1(83.7mm,92mm) on Multi-Layer And Text "UOS1" (78.709mm,89.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-1(83.7mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad RM6-2(88.7mm,92mm) on Multi-Layer And Text "ROS11" (89.427mm,91.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-2(88.7mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RM6-3(86.2mm,92mm) on Multi-Layer And Text "COS16" (82.137mm,91.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad RM6-3(86.2mm,92mm) on Multi-Layer And Track (81.45mm,93mm)(90.95mm,93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad RM6-4(80.6mm,99.5mm) on Multi-Layer And Track (81.45mm,93mm)(81.45mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM6-4(91.9mm,99.5mm) on Multi-Layer And Track (90.95mm,93mm)(90.95mm,99.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.074mm < 0.254mm) Between Pad RM6-4(91.9mm,99.5mm) on Multi-Layer And Track (90.95mm,99.5mm)(90.95mm,104.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.074mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM7-1(41.75mm,52.1mm) on Top Layer And Track (42.35mm,51.25mm)(42.35mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM7-2(40.45mm,52.1mm) on Top Layer And Track (39.85mm,51.25mm)(39.85mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM8-1(52.85mm,52.1mm) on Top Layer And Track (53.45mm,51.25mm)(53.45mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM8-2(51.55mm,52.1mm) on Top Layer And Track (50.95mm,51.25mm)(50.95mm,52.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM9-1(63.95mm,52.5mm) on Top Layer And Track (64.55mm,51.65mm)(64.55mm,53.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad RM9-2(62.65mm,52.5mm) on Top Layer And Track (62.05mm,51.65mm)(62.05mm,53.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS11-1(90.1mm,89.8mm) on Top Layer And Text "COS11" (87.674mm,89.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.041mm < 0.254mm) Between Pad ROS11-1(90.1mm,89.8mm) on Top Layer And Text "ROS12" (89.427mm,88.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.041mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS11-1(90.1mm,89.8mm) on Top Layer And Track (89.25mm,90.4mm)(90.95mm,90.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS11-2(90.1mm,88.5mm) on Top Layer And Text "ROS12" (89.427mm,88.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS11-2(90.1mm,88.5mm) on Top Layer And Track (89.25mm,87.9mm)(90.95mm,87.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS12-1(90.1mm,86.8mm) on Top Layer And Text "COS12" (88.436mm,85.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS12-1(90.1mm,86.8mm) on Top Layer And Track (89.25mm,87.4mm)(90.95mm,87.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS12-2(90.1mm,85.5mm) on Top Layer And Text "CDAC1" (89.8mm,84.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS12-2(90.1mm,85.5mm) on Top Layer And Text "COS12" (88.436mm,85.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS12-2(90.1mm,85.5mm) on Top Layer And Track (89.25mm,84.9mm)(90.95mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS13-1(92.3mm,86.8mm) on Top Layer And Text "COS12" (88.436mm,85.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS13-1(92.3mm,86.8mm) on Top Layer And Track (91.45mm,87.4mm)(93.15mm,87.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS13-2(92.3mm,85.5mm) on Top Layer And Text "CDAC1" (89.8mm,84.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS13-2(92.3mm,85.5mm) on Top Layer And Text "COS12" (88.436mm,85.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS13-2(92.3mm,85.5mm) on Top Layer And Track (91.45mm,84.9mm)(93.15mm,84.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS14-1(79.379mm,80.619mm) on Top Layer And Track (78.529mm,81.219mm)(80.229mm,81.219mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS14-2(79.379mm,79.319mm) on Top Layer And Text "RM4" (79.426mm,77.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS14-2(79.379mm,79.319mm) on Top Layer And Track (78.529mm,78.719mm)(80.229mm,78.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (75.6mm,74.4mm)(75.6mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (75.6mm,74.4mm)(76.5mm,74.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(76.5mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(79.6mm,74.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.5mm,76mm)(76.5mm,76.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(76.9mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(77.7mm,76.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-1(76.5mm,75.3mm) on Bottom Layer And Track (77.2mm,74.75mm)(79.6mm,74.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (78.45mm,76.15mm)(79.2mm,76.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (78.45mm,76.5mm)(79.2mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (79.6mm,74.75mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (80.4mm,74.4mm)(80.4mm,75.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS15-2(79.6mm,76.3mm) on Bottom Layer And Track (80.4mm,77.3mm)(80.4mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (75.6mm,77.3mm)(75.6mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (75.6mm,78.2mm)(76.5mm,78.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,74.75mm)(76.5mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,76mm)(76.5mm,76.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.5mm,77.85mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.9mm,76.15mm)(76.9mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (76.9mm,76.5mm)(77.7mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS15-3(76.5mm,77.3mm) on Bottom Layer And Track (77.2mm,77.85mm)(79.6mm,77.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS16-1(73.984mm,82.124mm) on Top Layer And Track (73.134mm,82.724mm)(74.834mm,82.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS16-2(73.984mm,80.824mm) on Top Layer And Track (73.134mm,80.224mm)(74.834mm,80.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS17-1(76.351mm,80.624mm) on Top Layer And Track (75.501mm,81.224mm)(77.201mm,81.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS17-2(76.351mm,79.324mm) on Top Layer And Track (75.501mm,78.724mm)(77.201mm,78.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.254mm) Between Pad ROS21-1(95mm,77.25mm) on Top Layer And Text "ROS22" (94.595mm,75.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS21-1(95mm,77.25mm) on Top Layer And Track (94.15mm,77.85mm)(95.85mm,77.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS21-2(95mm,75.95mm) on Top Layer And Text "ROS22" (94.595mm,75.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS21-2(95mm,75.95mm) on Top Layer And Track (94.15mm,75.35mm)(95.85mm,75.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS22-1(95.019mm,74mm) on Top Layer And Text "UOS2" (93.495mm,71.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS22-1(95.019mm,74mm) on Top Layer And Track (94.419mm,73.15mm)(94.419mm,74.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Pad ROS22-2(96.319mm,74mm) on Top Layer And Text "UOS2" (93.495mm,71.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS22-2(96.319mm,74mm) on Top Layer And Track (96.919mm,73.15mm)(96.919mm,74.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad ROS23-1(96.65mm,76.2mm) on Top Layer And Text "COS22" (97.345mm,75.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS23-1(96.65mm,76.2mm) on Top Layer And Text "ROS22" (94.595mm,75.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS23-1(96.65mm,76.2mm) on Top Layer And Track (96.05mm,75.35mm)(96.05mm,77.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS23-2(97.95mm,76.2mm) on Top Layer And Text "COS22" (97.345mm,75.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS23-2(97.95mm,76.2mm) on Top Layer And Text "ROS22" (94.595mm,75.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS23-2(97.95mm,76.2mm) on Top Layer And Track (98.55mm,75.35mm)(98.55mm,77.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad ROS24-1(100.519mm,63.5mm) on Top Layer And Text "COS24" (96.06mm,62.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS24-1(100.519mm,63.5mm) on Top Layer And Track (99.919mm,62.65mm)(99.919mm,64.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS24-2(101.819mm,63.5mm) on Top Layer And Track (102.419mm,62.65mm)(102.419mm,64.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (100mm,58.65mm)(102.4mm,58.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (98.4mm,58.3mm)(98.4mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (98.4mm,58.3mm)(99.3mm,58.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(102.4mm,58.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(99.3mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.3mm,59.9mm)(99.3mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(100.5mm,60.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad ROS25-1(99.3mm,59.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(99.7mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (101.25mm,60.05mm)(102mm,60.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (101.25mm,60.4mm)(102mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (102.4mm,58.65mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (103.2mm,58.3mm)(103.2mm,59.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad ROS25-2(102.4mm,60.2mm) on Bottom Layer And Track (103.2mm,61.2mm)(103.2mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (100mm,61.75mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (98.4mm,61.2mm)(98.4mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (98.4mm,62.1mm)(99.3mm,62.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,58.65mm)(99.3mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,59.9mm)(99.3mm,60.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.3mm,61.75mm)(102.4mm,61.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.7mm,60.05mm)(99.7mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad ROS25-3(99.3mm,61.2mm) on Bottom Layer And Track (99.7mm,60.4mm)(100.5mm,60.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS26-1(94.186mm,59.15mm) on Top Layer And Track (93.336mm,59.75mm)(95.036mm,59.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS26-2(94.186mm,57.85mm) on Top Layer And Track (93.336mm,57.25mm)(95.036mm,57.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS27-1(96.486mm,57.65mm) on Top Layer And Track (95.636mm,58.25mm)(97.336mm,58.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad ROS27-2(96.486mm,56.35mm) on Top Layer And Track (95.636mm,55.75mm)(97.336mm,55.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad SJM1-1(50.266mm,121.7mm) on Bottom Layer And Text "NT2" (50.298mm,120.718mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SM1-1(37mm,118.8mm) on Bottom Layer And Track (36.85mm,117.3mm)(36.85mm,120.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SM1-2(41.7mm,118.8mm) on Bottom Layer And Text "CM1" (43.604mm,117.489mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SM1-2(41.7mm,118.8mm) on Bottom Layer And Track (41.85mm,117.3mm)(41.85mm,120.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad SM2-1(83.7mm,108mm) on Multi-Layer And Text "RM6" (79.426mm,105.181mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad SM2-21(81mm,115.5mm) on Multi-Layer And Track (80.3mm,109.44mm)(80.3mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad SM2-21(91.4mm,115.5mm) on Multi-Layer And Track (92.1mm,109.44mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad SM2-4(83.7mm,122.5mm) on Multi-Layer And Track (80.3mm,121.56mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SM2-5(88.7mm,122.5mm) on Multi-Layer And Text "CP5" (90.561mm,122.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad SM2-5(88.7mm,122.5mm) on Multi-Layer And Track (80.3mm,121.56mm)(92.1mm,121.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UADC2-1(40.725mm,96.35mm) on Top Layer And Text "CADC2" (36.973mm,95.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad UADC2-1(40.725mm,96.35mm) on Top Layer And Track (40.9mm,96.95mm)(42.7mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad UADC2-1(40.725mm,96.35mm) on Top Layer And Track (40.9mm,96.9mm)(40.9mm,96.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Text "CADC1" (37.024mm,93.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Text "CADC4" (39.919mm,93.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Track (40.9mm,93.85mm)(40.9mm,93.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad UADC2-2(40.733mm,94.435mm) on Top Layer And Track (40.9mm,93.85mm)(42.7mm,93.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad UADC2-3(42.867mm,95.4mm) on Top Layer And Text "CADC4" (39.919mm,93.841mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-1(100.635mm,97.467mm) on Top Layer And Track (100.889mm,95.105mm)(100.889mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-10(96.825mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-11(97.435mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-12(98.095mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-13(98.705mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-14(99.365mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-15(99.975mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-16(100.635mm,92.133mm) on Top Layer And Track (100.889mm,93.251mm)(100.889mm,94.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-8(96.165mm,97.467mm) on Top Layer And Track (95.911mm,93.251mm)(95.911mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UDAC1-9(96.165mm,92.133mm) on Top Layer And Text "CDAC3" (95.305mm,91.259mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad UDAC1-9(96.165mm,92.133mm) on Top Layer And Track (95.911mm,93.251mm)(95.911mm,96.349mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-1(62.239mm,62.887mm) on Top Layer And Text "RIS22" (61.739mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad UIS1-12(64.779mm,69.013mm) on Top Layer And Text "RIS24" (59.62mm,69.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-13(63.509mm,69.013mm) on Top Layer And Text "RIS24" (59.62mm,69.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-14(62.239mm,69.013mm) on Top Layer And Text "CIS21" (58.291mm,69.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-14(62.239mm,69.013mm) on Top Layer And Text "RIS24" (59.62mm,69.184mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-2(63.509mm,62.887mm) on Top Layer And Text "RIS22" (61.739mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-3(64.779mm,62.887mm) on Top Layer And Text "RIS22" (61.739mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-4(66.049mm,62.887mm) on Top Layer And Text "RIS22" (61.739mm,61.887mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad UIS1-5(67.319mm,62.887mm) on Top Layer And Text "RIS32" (68.118mm,61.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-6(68.589mm,62.887mm) on Top Layer And Text "RIS32" (68.118mm,61.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS1-7(69.859mm,62.887mm) on Top Layer And Text "RIS32" (68.118mm,61.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-1(59.195mm,79.287mm) on Top Layer And Text "CIS34" (58.232mm,77.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-2(60.465mm,79.287mm) on Top Layer And Text "CIS34" (58.232mm,77.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-3(61.735mm,79.287mm) on Top Layer And Text "CIS34" (58.232mm,77.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-4(63.005mm,79.287mm) on Top Layer And Text "CIS34" (58.232mm,77.846mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-6(65.545mm,79.287mm) on Top Layer And Text "RIS12" (65.124mm,78.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UIS2-7(66.815mm,79.287mm) on Top Layer And Text "RIS12" (65.124mm,78.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad UM1-1(46.53mm,115.75mm) on Top Layer And Text "RM2" (42.877mm,115.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad UM1-16(46.53mm,108.25mm) on Top Layer And Text "CM4" (43.136mm,106.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UM1-17(48.45mm,106.33mm) on Top Layer And Text "RM5" (46.025mm,105.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad UM1-18(48.95mm,106.33mm) on Top Layer And Text "RM5" (46.025mm,105.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UM1-19(49.45mm,106.33mm) on Top Layer And Text "RM5" (46.025mm,105.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UM1-20(49.95mm,106.33mm) on Top Layer And Text "RM5" (46.025mm,105.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad UM1-21(50.45mm,106.33mm) on Top Layer And Text "RM5" (46.025mm,105.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS1-1(85.75mm,84.095mm) on Top Layer And Text "COS13" (80.85mm,83.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.007mm < 0.254mm) Between Pad UOS1-6(79.85mm,86.635mm) on Top Layer And Text "COS14" (75.923mm,85.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.007mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS1-7(79.85mm,85.365mm) on Top Layer And Text "COS14" (75.923mm,85.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS1-8(79.85mm,84.095mm) on Top Layer And Text "COS13" (80.85mm,83.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-2(96.521mm,69.75mm) on Top Layer And Text "COS15" (91.786mm,67.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-3(95.251mm,69.75mm) on Top Layer And Text "COS15" (91.786mm,67.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-4(93.981mm,69.75mm) on Top Layer And Text "COS15" (91.786mm,67.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad UOS2-6(95.251mm,63.85mm) on Top Layer And Text "COS24" (96.06mm,62.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-7(96.521mm,63.85mm) on Top Layer And Text "COS24" (96.06mm,62.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UOS2-8(97.791mm,63.85mm) on Top Layer And Text "COS24" (96.06mm,62.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Text "CM3" (37.028mm,111.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (36.623mm,113.603mm)(38.574mm,110.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.087mm,111.513mm)(39.393mm,111.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.232mm,111.305mm)(39.031mm,111.244mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.378mm,111.097mm)(38.873mm,111.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-1(38.877mm,112.129mm) on Top Layer And Track (38.574mm,110.818mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Track (38.574mm,110.818mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-2(40.679mm,113.391mm) on Top Layer And Track (40.064mm,116.012mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Track (36.623mm,113.603mm)(40.064mm,116.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-3(39.761mm,114.701mm) on Top Layer And Track (40.064mm,116.012mm)(42.014mm,113.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Text "CM3" (37.028mm,111.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Track (36.623mm,113.603mm)(38.574mm,110.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad XM1-4(37.959mm,113.439mm) on Top Layer And Track (36.623mm,113.603mm)(40.064mm,116.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
Rule Violations :447

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (101.469mm,67.4mm) on Top Overlay And Text "ROS24" (100.097mm,65.181mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Arc (101.6mm,81.5mm) on Top Overlay And Text "ROS23" (96.236mm,77.883mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (45.2mm,116mm) on Top Overlay And Text "RM2" (42.877mm,115.657mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.979mm,79.924mm) on Top Overlay And Text "RM4" (79.426mm,77.978mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (82.979mm,79.924mm) on Top Overlay And Text "ROS14" (78.717mm,82.061mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (85.15mm,83.245mm) on Top Overlay And Text "COS13" (80.85mm,83.051mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Arc (95.965mm,98.765mm) on Top Overlay And Text "UDAC1" (96.086mm,99.134mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Arc (96.15mm,82.25mm) on Top Overlay And Text "COS21" (91.818mm,78.534mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Arc (96.15mm,82.25mm) on Top Overlay And Text "ROS21" (94.336mm,78.686mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (98.165mm,88.113mm) on Top Overlay And Text "CDAC2" (99.485mm,85.372mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (98.165mm,88.113mm) on Top Overlay And Text "ROS13" (91.637mm,88.232mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "1" (76.249mm,115.492mm) on Bottom Overlay And Track (75.487mm,114.73mm)(75.487mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "10" (62.533mm,118.032mm) on Bottom Overlay And Track (62.787mm,114.73mm)(62.787mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "2" (76.757mm,118.032mm) on Bottom Overlay And Track (75.487mm,114.73mm)(75.487mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.052mm < 0.254mm) Between Text "9" (62.533mm,115.492mm) on Bottom Overlay And Track (62.787mm,114.73mm)(62.787mm,119.81mm) on Bottom Overlay Silk Text to Silk Clearance [0.052mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CADC1" (37.024mm,93.435mm) on Top Overlay And Text "CADC4" (39.919mm,93.841mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.062mm < 0.254mm) Between Text "CADC1" (37.024mm,93.435mm) on Top Overlay And Track (40.9mm,93.85mm)(40.9mm,93.9mm) on Top Overlay Silk Text to Silk Clearance [0.062mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CADC1" (37.024mm,93.435mm) on Top Overlay And Track (40.9mm,93.85mm)(42.7mm,93.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "CADC2" (36.973mm,95.137mm) on Top Overlay And Text "CADC4" (39.919mm,93.841mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CADC4" (39.919mm,93.841mm) on Top Overlay And Track (40.9mm,93.85mm)(40.9mm,93.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CADC4" (39.919mm,93.841mm) on Top Overlay And Track (40.9mm,93.85mm)(42.7mm,93.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CADC4" (39.919mm,93.841mm) on Top Overlay And Track (42.7mm,93.85mm)(42.7mm,93.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD31" (77.775mm,39.878mm) on Top Overlay And Track (79.819mm,37.5mm)(79.819mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.056mm < 0.254mm) Between Text "CD31" (77.775mm,39.878mm) on Top Overlay And Track (81.417mm,32.725mm)(81.417mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0.056mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD41" (66.782mm,39.896mm) on Top Overlay And Track (68.696mm,37.5mm)(68.696mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD41" (66.782mm,39.896mm) on Top Overlay And Track (70.294mm,32.725mm)(70.294mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD51" (55.691mm,39.878mm) on Top Overlay And Track (57.573mm,37.5mm)(57.573mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD51" (55.691mm,39.878mm) on Top Overlay And Track (59.171mm,32.725mm)(59.171mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD61" (44.475mm,39.878mm) on Top Overlay And Track (46.45mm,37.5mm)(46.45mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CD61" (44.475mm,39.878mm) on Top Overlay And Track (48.048mm,32.725mm)(48.048mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Text "COS12" (88.436mm,85.438mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Track (89.25mm,84.9mm)(90.95mm,84.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Track (90.95mm,84.9mm)(90.95mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Track (91.45mm,84.9mm)(91.45mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Track (91.45mm,84.9mm)(93.15mm,84.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CDAC1" (89.8mm,84.45mm) on Top Overlay And Track (93.15mm,84.9mm)(93.15mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS11" (70.129mm,85.571mm) on Top Overlay And Text "RIS14" (67.919mm,85.584mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS21" (58.291mm,69.19mm) on Top Overlay And Text "RIS24" (59.62mm,69.184mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS31" (73.281mm,69.184mm) on Top Overlay And Text "RIS34" (71.108mm,69.184mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS32" (63.323mm,59.437mm) on Top Overlay And Track (63.305mm,59.35mm)(64.055mm,59.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS32" (63.323mm,59.437mm) on Top Overlay And Track (64.055mm,59.35mm)(64.055mm,61.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CIS32" (63.323mm,59.437mm) on Top Overlay And Track (67.95mm,59.25mm)(67.95mm,60.95mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "CIS32" (63.323mm,59.437mm) on Top Overlay And Track (67.95mm,59.25mm)(68.7mm,59.25mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM1" (43.604mm,117.489mm) on Bottom Overlay And Text "RM1" (45.159mm,117.48mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM1" (43.604mm,117.489mm) on Bottom Overlay And Track (36.85mm,117.3mm)(41.85mm,117.3mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM1" (43.604mm,117.489mm) on Bottom Overlay And Track (41.85mm,117.3mm)(41.85mm,120.3mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM3" (37.028mm,111.762mm) on Top Overlay And Track (36.623mm,113.603mm)(38.574mm,110.818mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "CM3" (37.028mm,111.762mm) on Top Overlay And Track (38.087mm,111.513mm)(39.393mm,111.392mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM3" (37.028mm,111.762mm) on Top Overlay And Track (38.574mm,110.818mm)(42.014mm,113.227mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "CM4" (43.136mm,106.931mm) on Top Overlay And Text "CM5" (43.136mm,105.426mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CM5" (43.136mm,105.426mm) on Top Overlay And Text "RM5" (46.025mm,105.08mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "COS11" (87.674mm,89.528mm) on Top Overlay And Text "ROS12" (89.427mm,88.232mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "COS11" (87.674mm,89.528mm) on Top Overlay And Text "ROS13" (91.637mm,88.232mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS11" (87.674mm,89.528mm) on Top Overlay And Track (89.25mm,89.65mm)(89.25mm,90.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS11" (87.674mm,89.528mm) on Top Overlay And Track (89.25mm,90.4mm)(90.95mm,90.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS11" (87.674mm,89.528mm) on Top Overlay And Track (90.95mm,89.65mm)(90.95mm,90.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (89.25mm,84.9mm)(89.25mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (89.25mm,86.65mm)(89.25mm,87.4mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (90.95mm,84.9mm)(90.95mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (90.95mm,86.65mm)(90.95mm,87.4mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (91.45mm,84.9mm)(91.45mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (91.45mm,86.65mm)(91.45mm,87.4mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.012mm < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (93.15mm,84.9mm)(93.15mm,85.65mm) on Top Overlay Silk Text to Silk Clearance [0.012mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "COS12" (88.436mm,85.438mm) on Top Overlay And Track (93.15mm,86.65mm)(93.15mm,87.4mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS13" (80.85mm,83.051mm) on Top Overlay And Text "ROS14" (78.717mm,82.061mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS13" (80.85mm,83.051mm) on Top Overlay And Track (81.8mm,83.5mm)(81.8mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS13" (80.85mm,83.051mm) on Top Overlay And Track (81.8mm,83.5mm)(83.8mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS13" (80.85mm,83.051mm) on Top Overlay And Track (83.8mm,83.5mm)(83.8mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS14" (75.923mm,85.052mm) on Top Overlay And Text "COS25" (77.704mm,81.986mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "COS14" (75.923mm,85.052mm) on Top Overlay And Text "ROS16" (73.315mm,83.574mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS15" (91.786mm,67.493mm) on Top Overlay And Track (93.386mm,65.8mm)(93.386mm,67.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS15" (91.786mm,67.493mm) on Top Overlay And Track (93.386mm,67.8mm)(98.386mm,67.8mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.009mm < 0.254mm) Between Text "COS16" (82.137mm,91.209mm) on Top Overlay And Text "UOS1" (78.709mm,89.422mm) on Top Overlay Silk Text to Silk Clearance [0.009mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS21" (91.818mm,78.534mm) on Top Overlay And Text "ROS21" (94.336mm,78.686mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS21" (91.818mm,78.534mm) on Top Overlay And Text "ROS23" (96.236mm,77.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS22" (97.345mm,75.392mm) on Top Overlay And Text "ROS22" (94.595mm,75.695mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS22" (97.345mm,75.392mm) on Top Overlay And Track (97.8mm,75.35mm)(98.55mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS22" (97.345mm,75.392mm) on Top Overlay And Track (98.55mm,75.35mm)(98.55mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.002mm < 0.254mm) Between Text "COS23" (99.337mm,71.266mm) on Top Overlay And Text "UOS2" (93.495mm,71.911mm) on Top Overlay Silk Text to Silk Clearance [0.002mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS24" (96.06mm,62.183mm) on Top Overlay And Track (99.919mm,62.65mm)(100.669mm,62.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS24" (96.06mm,62.183mm) on Top Overlay And Track (99.919mm,62.65mm)(99.919mm,64.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS25" (77.704mm,81.986mm) on Top Overlay And Text "ROS16" (73.315mm,83.574mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COS25" (77.704mm,81.986mm) on Top Overlay And Text "ROS17" (75.676mm,82.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CP3" (79.283mm,125.744mm) on Top Overlay And Text "SM2" (79.914mm,124.352mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CP3" (79.283mm,125.744mm) on Top Overlay And Text "UP1" (80.2mm,126.754mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CP4" (79.301mm,123.925mm) on Top Overlay And Text "SM2" (79.914mm,124.352mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "CP4" (79.301mm,123.925mm) on Top Overlay And Text "UP1" (80.2mm,126.754mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "PP1" (41mm,135.22mm) on Bottom Overlay And Track (36.19mm,134.99mm)(41.27mm,134.99mm) on Bottom Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "PP1" (41mm,135.22mm) on Bottom Overlay And Track (41.27mm,122.29mm)(41.27mm,134.99mm) on Bottom Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD12" (92.175mm,29.7mm) on Top Overlay And Track (81.417mm,32.725mm)(90.942mm,32.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "RD12" (92.175mm,29.7mm) on Top Overlay And Track (90.825mm,33.55mm)(92.525mm,33.55mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD12" (92.175mm,29.7mm) on Top Overlay And Track (90.942mm,32.725mm)(90.942mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RD12" (92.175mm,29.7mm) on Top Overlay And Track (92.54mm,32.725mm)(102.065mm,32.725mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (0.111mm < 0.254mm) Between Text "RD12" (92.175mm,29.7mm) on Top Overlay And Track (92.54mm,32.725mm)(92.54mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0.111mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD13" (89.8mm,29.7mm) on Top Overlay And Track (81.417mm,32.725mm)(90.942mm,32.725mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "RD13" (89.8mm,29.7mm) on Top Overlay And Track (88.55mm,33.55mm)(90.25mm,33.55mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.005mm < 0.254mm) Between Text "RD31" (77.435mm,54.558mm) on Top Overlay And Track (76.95mm,54.35mm)(78.65mm,54.35mm) on Top Overlay Silk Text to Silk Clearance [0.005mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD31" (77.435mm,54.558mm) on Top Overlay And Track (78.65mm,54.35mm)(78.65mm,55.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD32" (79.727mm,36.881mm) on Top Overlay And Text "RD33" (77.521mm,36.881mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD32" (79.727mm,36.881mm) on Top Overlay And Track (79.819mm,32.725mm)(79.819mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD32" (79.727mm,36.881mm) on Top Overlay And Track (79.819mm,37.5mm)(79.819mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD32" (79.727mm,36.881mm) on Top Overlay And Track (81.417mm,32.725mm)(81.417mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD33" (77.521mm,36.881mm) on Top Overlay And Track (79.819mm,32.725mm)(79.819mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD33" (77.521mm,36.881mm) on Top Overlay And Track (79.819mm,37.5mm)(79.819mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD33" (77.521mm,36.881mm) on Top Overlay And Track (81.417mm,32.725mm)(81.417mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "RD41" (66.237mm,54.155mm) on Top Overlay And Track (65.871mm,54.25mm)(65.871mm,55mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD41" (66.237mm,54.155mm) on Top Overlay And Track (65.871mm,54.25mm)(67.571mm,54.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD41" (66.237mm,54.155mm) on Top Overlay And Track (67.571mm,54.25mm)(67.571mm,55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD42" (68.74mm,36.782mm) on Top Overlay And Text "RD43" (66.521mm,36.782mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD42" (68.74mm,36.782mm) on Top Overlay And Track (68.696mm,32.725mm)(68.696mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD42" (68.74mm,36.782mm) on Top Overlay And Track (68.696mm,37.5mm)(68.696mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD42" (68.74mm,36.782mm) on Top Overlay And Track (70.294mm,32.725mm)(70.294mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD43" (66.521mm,36.782mm) on Top Overlay And Track (68.696mm,32.725mm)(68.696mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD43" (66.521mm,36.782mm) on Top Overlay And Track (68.696mm,37.5mm)(68.696mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD43" (66.521mm,36.782mm) on Top Overlay And Track (70.294mm,32.725mm)(70.294mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "RD51" (55.218mm,53.765mm) on Top Overlay And Track (54.8mm,54.25mm)(54.8mm,55mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD51" (55.218mm,53.765mm) on Top Overlay And Track (54.8mm,54.25mm)(56.5mm,54.25mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD51" (55.218mm,53.765mm) on Top Overlay And Track (56.5mm,54.25mm)(56.5mm,55mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD52" (57.818mm,36.882mm) on Top Overlay And Text "RD53" (55.424mm,36.882mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD52" (57.818mm,36.882mm) on Top Overlay And Track (57.573mm,32.725mm)(57.573mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD52" (57.818mm,36.882mm) on Top Overlay And Track (57.573mm,37.5mm)(57.573mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD52" (57.818mm,36.882mm) on Top Overlay And Track (59.171mm,32.725mm)(59.171mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD53" (55.424mm,36.882mm) on Top Overlay And Track (57.573mm,32.725mm)(57.573mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD53" (55.424mm,36.882mm) on Top Overlay And Track (57.573mm,37.5mm)(57.573mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD53" (55.424mm,36.882mm) on Top Overlay And Track (59.171mm,32.725mm)(59.171mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD61" (44.285mm,53.785mm) on Top Overlay And Track (43.65mm,54.75mm)(45.35mm,54.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD61" (44.285mm,53.785mm) on Top Overlay And Track (45.35mm,54.75mm)(45.35mm,55.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD62" (46.621mm,36.882mm) on Top Overlay And Text "RD63" (44.227mm,36.882mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD62" (46.621mm,36.882mm) on Top Overlay And Track (46.45mm,32.725mm)(46.45mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD62" (46.621mm,36.882mm) on Top Overlay And Track (46.45mm,37.5mm)(46.45mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD62" (46.621mm,36.882mm) on Top Overlay And Track (48.048mm,32.725mm)(48.048mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD63" (44.227mm,36.882mm) on Top Overlay And Track (46.45mm,32.725mm)(46.45mm,37.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD63" (44.227mm,36.882mm) on Top Overlay And Track (46.45mm,37.5mm)(46.45mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RD63" (44.227mm,36.882mm) on Top Overlay And Track (48.048mm,32.725mm)(48.048mm,43.75mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS12" (65.124mm,78.285mm) on Top Overlay And Track (67.75mm,79.15mm)(67.75mm,79.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS12" (65.124mm,78.285mm) on Top Overlay And Track (67.75mm,79.15mm)(69.45mm,79.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS12" (65.124mm,78.285mm) on Top Overlay And Track (69.45mm,79.15mm)(69.45mm,79.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS13" (67.922mm,82.484mm) on Top Overlay And Track (67.739mm,82.25mm)(67.739mm,83mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.031mm < 0.254mm) Between Text "RIS13" (67.922mm,82.484mm) on Top Overlay And Track (67.739mm,82.25mm)(69.439mm,82.25mm) on Top Overlay Silk Text to Silk Clearance [0.031mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS13" (67.922mm,82.484mm) on Top Overlay And Track (69.439mm,82.25mm)(69.439mm,83mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS23" (59.536mm,66.134mm) on Top Overlay And Track (59.45mm,65.85mm)(59.45mm,66.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "RIS23" (59.536mm,66.134mm) on Top Overlay And Track (59.45mm,65.85mm)(61.15mm,65.85mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.015mm < 0.254mm) Between Text "RIS23" (59.536mm,66.134mm) on Top Overlay And Track (61.15mm,65.85mm)(61.15mm,66.6mm) on Top Overlay Silk Text to Silk Clearance [0.015mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS31" (66.041mm,57.584mm) on Top Overlay And Text "RIS36" (63.307mm,57.898mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS32" (68.118mm,61.789mm) on Top Overlay And Track (70.925mm,62.85mm)(70.925mm,63.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS32" (68.118mm,61.789mm) on Top Overlay And Track (70.925mm,62.85mm)(72.625mm,62.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS32" (68.118mm,61.789mm) on Top Overlay And Track (72.625mm,62.85mm)(72.625mm,63.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS33" (71.111mm,66.184mm) on Top Overlay And Track (70.925mm,65.85mm)(70.925mm,66.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "RIS33" (71.111mm,66.184mm) on Top Overlay And Track (70.925mm,65.85mm)(72.625mm,65.85mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "RIS33" (71.111mm,66.184mm) on Top Overlay And Track (70.925mm,67.6mm)(70.925mm,68.35mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS33" (71.111mm,66.184mm) on Top Overlay And Track (72.625mm,65.85mm)(72.625mm,66.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "RIS33" (71.111mm,66.184mm) on Top Overlay And Track (72.625mm,67.6mm)(72.625mm,68.35mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "RIS36" (63.307mm,57.898mm) on Top Overlay And Track (63.305mm,59.35mm)(64.055mm,59.35mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "RIS36" (63.307mm,57.898mm) on Top Overlay And Track (67.95mm,59.25mm)(67.95mm,60.95mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "RIS36" (63.307mm,57.898mm) on Top Overlay And Track (67.95mm,59.25mm)(68.7mm,59.25mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (43.65mm,57.75mm)(43.65mm,58.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (43.65mm,57.75mm)(45.35mm,57.75mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (43.65mm,59.5mm)(43.65mm,60.25mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (45.35mm,57.75mm)(45.35mm,58.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (45.35mm,59.5mm)(45.35mm,60.25mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (45.679mm,57.75mm)(45.679mm,58.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (45.679mm,57.75mm)(47.379mm,57.75mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (45.679mm,59.5mm)(45.679mm,60.25mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS41" (43.835mm,58.084mm) on Top Overlay And Track (47.379mm,57.75mm)(47.379mm,58.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RIS42" (43.82mm,61.099mm) on Top Overlay And Text "RIS43" (45.867mm,61.081mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (73.25mm,52.05mm)(73.25mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (73.25mm,53.75mm)(74mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "RM10" (71.431mm,54mm) on Top Overlay And Track (75mm,53.75mm)(75.75mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.058mm < 0.254mm) Between Text "RM11" (82.608mm,54mm) on Top Overlay And Track (84.35mm,52.05mm)(84.35mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.058mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM11" (82.608mm,54mm) on Top Overlay And Track (84.35mm,53.75mm)(85.1mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "RM11" (82.608mm,54mm) on Top Overlay And Track (86.1mm,53.75mm)(86.85mm,53.75mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "RM12" (93.7mm,54.4mm) on Top Overlay And Track (95.45mm,52.45mm)(95.45mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM12" (93.7mm,54.4mm) on Top Overlay And Track (95.45mm,54.15mm)(96.2mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "RM12" (93.7mm,54.4mm) on Top Overlay And Track (95.636mm,55.75mm)(95.636mm,56.5mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "RM12" (93.7mm,54.4mm) on Top Overlay And Track (95.636mm,55.75mm)(97.336mm,55.75mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM12" (93.7mm,54.4mm) on Top Overlay And Track (97.2mm,54.15mm)(97.95mm,54.15mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RM13" (45.034mm,120.498mm) on Top Overlay And Text "UM1" (45.264mm,119.467mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RM4" (79.426mm,77.978mm) on Top Overlay And Track (78.529mm,78.719mm)(80.229mm,78.719mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RM4" (79.426mm,77.978mm) on Top Overlay And Track (80.229mm,78.719mm)(80.229mm,79.469mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "RM4" (79.426mm,77.978mm) on Top Overlay And Track (83.429mm,78.674mm)(84.029mm,78.674mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "RM4" (79.426mm,77.978mm) on Top Overlay And Track (83.729mm,78.374mm)(83.729mm,78.974mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "RM5" (46.025mm,105.08mm) on Top Overlay And Track (47.2mm,107mm)(47.984mm,107mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "RM7" (38.425mm,53.3mm) on Top Overlay And Track (39.85mm,51.25mm)(39.85mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "RM7" (38.425mm,53.3mm) on Top Overlay And Track (39.85mm,52.95mm)(40.6mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.159mm < 0.254mm) Between Text "RM8" (48.877mm,53.3mm) on Top Overlay And Track (50.95mm,51.25mm)(50.95mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.159mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "RM8" (48.877mm,53.3mm) on Top Overlay And Track (50.95mm,52.95mm)(51.7mm,52.95mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Text "RM9" (60.154mm,53.6mm) on Top Overlay And Track (62.05mm,51.65mm)(62.05mm,53.35mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.047mm < 0.254mm) Between Text "RM9" (60.154mm,53.6mm) on Top Overlay And Track (62.05mm,53.35mm)(62.8mm,53.35mm) on Top Overlay Silk Text to Silk Clearance [0.047mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Text "ROS13" (91.637mm,88.232mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Track (89.25mm,87.9mm)(89.25mm,88.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Track (89.25mm,87.9mm)(90.95mm,87.9mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.251mm < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Track (89.25mm,89.65mm)(89.25mm,90.4mm) on Top Overlay Silk Text to Silk Clearance [0.251mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Track (90.95mm,87.9mm)(90.95mm,88.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "ROS12" (89.427mm,88.232mm) on Top Overlay And Track (90.95mm,89.65mm)(90.95mm,90.4mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS13" (91.637mm,88.232mm) on Top Overlay And Track (95.115mm,89.363mm)(95.715mm,89.363mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS13" (91.637mm,88.232mm) on Top Overlay And Track (95.415mm,89.063mm)(95.415mm,89.663mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS14" (78.717mm,82.061mm) on Top Overlay And Text "ROS17" (75.676mm,82.062mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "ROS14" (78.717mm,82.061mm) on Top Overlay And Track (81.8mm,83.5mm)(81.8mm,88.5mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "ROS14" (78.717mm,82.061mm) on Top Overlay And Track (81.8mm,83.5mm)(83.8mm,83.5mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS21" (94.336mm,78.686mm) on Top Overlay And Text "ROS23" (96.236mm,77.883mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (94.15mm,75.35mm)(94.15mm,76.1mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (94.15mm,75.35mm)(95.85mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (95.85mm,75.35mm)(95.85mm,76.1mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (95.85mm,77.1mm)(95.85mm,77.85mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (96.05mm,75.35mm)(96.05mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (96.05mm,75.35mm)(96.8mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (96.05mm,77.05mm)(96.8mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.142mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (97.8mm,75.35mm)(98.55mm,75.35mm) on Top Overlay Silk Text to Silk Clearance [0.142mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (97.8mm,77.05mm)(98.55mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROS22" (94.595mm,75.695mm) on Top Overlay And Track (98.55mm,75.35mm)(98.55mm,77.05mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "ROS23" (96.236mm,77.883mm) on Top Overlay And Track (94.15mm,77.85mm)(95.85mm,77.85mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "ROS23" (96.236mm,77.883mm) on Top Overlay And Track (95.85mm,77.1mm)(95.85mm,77.85mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "SM1" (38.816mm,121.197mm) on Bottom Overlay And Track (36.19mm,122.29mm)(36.19mm,134.99mm) on Bottom Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SM1" (38.816mm,121.197mm) on Bottom Overlay And Track (36.19mm,122.29mm)(41.27mm,122.29mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SM2" (79.914mm,124.352mm) on Top Overlay And Text "UP1" (80.2mm,126.754mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UDAC1" (96.086mm,99.134mm) on Top Overlay And Track (98.7mm,100mm)(98.7mm,101.6mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UIS2" (56.295mm,93.017mm) on Top Overlay And Track (48.05mm,92.9mm)(57.55mm,92.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UIS2" (56.295mm,93.017mm) on Top Overlay And Track (57.55mm,92.9mm)(57.55mm,99.4mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "UM1" (45.264mm,119.467mm) on Top Overlay And Track (44.85mm,117.95mm)(44.85mm,119.65mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UM1" (45.264mm,119.467mm) on Top Overlay And Track (44.85mm,119.65mm)(45.6mm,119.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UM1" (45.264mm,119.467mm) on Top Overlay And Track (46.6mm,119.65mm)(47.35mm,119.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UM1" (45.264mm,119.467mm) on Top Overlay And Track (47.35mm,117.95mm)(47.35mm,119.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UOS2" (93.495mm,71.911mm) on Top Overlay And Track (94.419mm,73.15mm)(94.419mm,74.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UOS2" (93.495mm,71.911mm) on Top Overlay And Track (94.419mm,73.15mm)(95.169mm,73.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UOS2" (93.495mm,71.911mm) on Top Overlay And Track (96.169mm,73.15mm)(96.919mm,73.15mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "UOS2" (93.495mm,71.911mm) on Top Overlay And Track (96.919mm,73.15mm)(96.919mm,74.85mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :226

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=1000mm) (Prefered=0mm) (All)
Rule Violations :0


Violations Detected : 1015
Waived Violations : 0
Time Elapsed        : 00:00:02