
---------- Begin Simulation Statistics ----------
final_tick                                 8741598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752668                       # Number of bytes of host memory used
host_op_rate                                   135961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   521.22                       # Real time elapsed on the host
host_tick_rate                               16771348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    39494573                       # Number of instructions simulated
sim_ops                                      70865757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008742                       # Number of seconds simulated
sim_ticks                                  8741598000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             1978247                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            47463                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          2008299                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            818245                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1978247                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1160002                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2227567                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                 103131                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        46187                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                 10480554                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 5949681                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            47552                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   1950782                       # Number of branches committed
system.cpu0.commit.bw_lim_events               983575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        1136807                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             9791460                       # Number of instructions committed
system.cpu0.commit.committedOps              17568877                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      8487495                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.069972                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.722869                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4057520     47.81%     47.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       895458     10.55%     58.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       663112      7.81%     66.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       999260     11.77%     77.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       408278      4.81%     82.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       211558      2.49%     85.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        91225      1.07%     86.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       177509      2.09%     88.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       983575     11.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      8487495                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    250225                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               94453                       # Number of function calls committed.
system.cpu0.commit.int_insts                 17410001                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2337440                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        33354      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13529125     77.01%     77.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          36137      0.21%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              21      0.00%     77.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         22180      0.13%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            374      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu            100      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          23688      0.13%     77.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        101410      0.58%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          186      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2280530     12.98%     91.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1451085      8.26%     99.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        56910      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        33777      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17568877                       # Class of committed instruction
system.cpu0.commit.refs                       3822302                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    9791460                       # Number of Instructions Simulated
system.cpu0.committedOps                     17568877                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.892778                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.892778                       # CPI: Total CPI of All Threads
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1852268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1852268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 118900.406747                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118900.406747                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 123234.974298                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123234.974298                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1835550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1835550                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   1987777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1987777000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009026                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16718                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6602                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1246645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1246645000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        10116                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10116                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1484865                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1484865                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 109477.962142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 109477.962142                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 117961.557896                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 117961.557896                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1455756                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1455756                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   3186794000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3186794000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.019604                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019604                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.cpu0.data        29109                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29109                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3382                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3382                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3034797000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3034797000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017326                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        25727                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        25727                       # number of WriteReq MSHR misses
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.090909                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs         2755                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.cpu0.data      3337133                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3337133                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 112915.333755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112915.333755                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 119449.878637                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 119449.878637                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.cpu0.data      3291306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3291306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5174571000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5174571000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013732                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.cpu0.data        45827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         45827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9984                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4281442000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4281442000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.010741                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010741                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        35843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.cpu0.data      3337133                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3337133                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 112915.333755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112915.333755                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 119449.878637                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 119449.878637                       # average overall mshr miss latency
system.cpu0.dcache.overall_hits::.cpu0.data      3291306                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3291306                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5174571000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5174571000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013732                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013732                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.cpu0.data        45827                       # number of overall misses
system.cpu0.dcache.overall_misses::total        45827                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9984                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4281442000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4281442000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.010741                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010741                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        35843                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35843                       # number of overall MSHR misses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                 34818                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            92.828330                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses         6710108                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1003.934705                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.980405                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980405                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs            35842                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses          6710108                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse         1003.934705                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3327153                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           222000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks::.writebacks        33855                       # number of writebacks
system.cpu0.dcache.writebacks::total            33855                       # number of writebacks
system.cpu0.decode.BlockedCycles              3061212                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              19381590                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 2590975                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2769948                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 47795                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               185628                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2438048                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          916                       # TLB misses on read requests
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.wrAccesses                    1539030                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          595                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2227567                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1421894                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      5736933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 7316                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      11111175                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.PendingTrapStallCycles          582                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  95590                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.254824                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2870140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            921376                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.271069                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           8655558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.307817                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.342227                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 5516877     63.74%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  123463      1.43%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  184411      2.13%     67.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  223396      2.58%     69.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  173221      2.00%     71.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  199813      2.31%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  228855      2.64%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  296287      3.42%     80.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1709235     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             8655558                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   311092                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  200293                       # number of floating regfile writes
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1421894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1421894                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27566.877598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27566.877598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25363.799060                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25363.799060                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1357418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1357418                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1777402000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1777402000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.045345                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.045345                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.cpu0.inst        64476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        64476                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          218                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1629827000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1629827000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.045192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.045192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        64258                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        64258                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.cpu0.inst      1421894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1421894                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27566.877598                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27566.877598                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25363.799060                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25363.799060                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.cpu0.inst      1357418                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1357418                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1777402000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1777402000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.045345                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.045345                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.cpu0.inst        64476                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         64476                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          218                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1629827000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1629827000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.045192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.045192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        64258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        64258                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.cpu0.inst      1421894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1421894                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27566.877598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27566.877598                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25363.799060                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25363.799060                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.cpu0.inst      1357418                       # number of overall hits
system.cpu0.icache.overall_hits::total        1357418                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1777402000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1777402000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.045345                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.045345                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.cpu0.inst        64476                       # number of overall misses
system.cpu0.icache.overall_misses::total        64476                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          218                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1629827000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1629827000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.045192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.045192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        64258                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        64258                       # number of overall MSHR misses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                 64002                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          234                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            22.124498                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses         2908046                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   254.512758                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.994190                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.994190                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs            64258                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses          2908046                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse          254.512758                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1421676                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           107000                       # Cycle when the warmup percentage was hit.
system.cpu0.idleCycles                          86041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               66125                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 1992566                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    2.092116                       # Inst execution rate
system.cpu0.iew.exec_refs                     3975862                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1539025                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                 144856                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2487031                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts                81                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              178                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1580860                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           18705714                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              2436837                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           106506                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             18288443                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   546                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                32877                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 47795                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                33472                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          584862                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       149587                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        95994                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           262                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        65281                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect           844                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20360697                       # num instructions consuming a value
system.cpu0.iew.wb_count                     18239678                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.633486                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 12898211                       # num instructions producing a value
system.cpu0.iew.wb_rate                      2.086538                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      18261122                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                27866919                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14484876                       # number of integer regfile writes
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.ipc                              1.120099                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.120099                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            58485      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14135372     76.84%     77.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               36593      0.20%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   24      0.00%     77.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              22186      0.12%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                 378      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                 104      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27054      0.15%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             104481      0.57%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               186      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     78.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2386658     12.97%     91.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1524392      8.29%     99.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65184      0.35%     99.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         33858      0.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18394955                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 265554                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             530630                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       260145                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            293241                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     254841                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013854                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 217802     85.47%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     1      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    12      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                   451      0.18%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    7      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 30786     12.08%     97.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5738      2.25%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               20      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              18325757                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          45175166                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     17979533                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         19549534                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  18705537                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 18394955                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                177                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        1136799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued             5493                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           115                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      1353259                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      8655558                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.125219                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.425851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            3848534     44.46%     44.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             649162      7.50%     51.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             960200     11.09%     63.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             782008      9.03%     72.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             542190      6.26%     78.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             604066      6.98%     85.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             728242      8.41%     93.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             408421      4.72%     98.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             132735      1.53%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        8655558                       # Number of insts issued each cycle
system.cpu0.iq.rate                          2.104301                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.wrAccesses                    1422000                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          159                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           170660                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           57030                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2487031                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1580860                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                7968412                       # number of misc regfile reads
system.cpu0.numCycles                         8741599                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateResidencyTicks::ON     8741598000                       # Cumulative time (in ticks) in various power states
system.cpu0.rename.BlockCycles                 183492                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             19967686                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  4575                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 2686514                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                796613                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  195                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             48803879                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              19085721                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           21456807                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2859090                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2060154                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 47795                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2876995                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 1489072                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           330788                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        29146012                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          1672                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                42                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   891292                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    26209604                       # The number of ROB reads
system.cpu0.rob.rob_writes                   37582699                       # The number of ROB writes
system.cpu0.timesIdled                          11405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1923642                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            39952                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1993928                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            834487                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1923642                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses         1089155                       # Number of indirect misses.
system.cpu1.branchPred.lookups                2205360                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  96695                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        36842                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                 10640601                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6034575                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            40107                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1986836                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1008460                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts         778465                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             9969739                       # Number of instructions committed
system.cpu1.commit.committedOps              17889064                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      8553566                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.091416                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.736035                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      4077329     47.67%     47.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       886614     10.37%     58.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       656946      7.68%     65.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1014815     11.86%     77.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       424626      4.96%     82.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       204416      2.39%     84.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       106671      1.25%     86.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       173689      2.03%     88.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1008460     11.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      8553566                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    254565                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               96101                       # Number of function calls committed.
system.cpu1.commit.int_insts                 17727437                       # Number of committed integer instructions.
system.cpu1.commit.loads                      2379136                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        33935      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13777326     77.02%     77.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          36913      0.21%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         22568      0.13%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          24100      0.13%     77.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc        103180      0.58%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2321232     12.98%     91.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1476866      8.26%     99.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        57904      0.32%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        34359      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         17889064                       # Class of committed instruction
system.cpu1.commit.refs                       3890361                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    9969739                       # Number of Instructions Simulated
system.cpu1.committedOps                     17889064                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.876813                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.876813                       # CPI: Total CPI of All Threads
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1833858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1833858                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 120464.967376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120464.967376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 125022.729462                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125022.729462                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1817459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1817459                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   1975505000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1975505000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008942                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008942                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         6016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6016                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   1298111000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1298111000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005662                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        10383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10383                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1511227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1511227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111476.392823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111476.392823                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120099.362522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120099.362522                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1481575                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1481575                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3305498000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3305498000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019621                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        29652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29652                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         3455                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3455                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3146243000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3146243000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.017335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017335                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        26197                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        26197                       # number of WriteReq MSHR misses
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.175439                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs         2347                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.cpu1.data      3345085                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3345085                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 114677.270852                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114677.270852                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121496.828868                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121496.828868                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.cpu1.data      3299034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3299034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.cpu1.data   5281003000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5281003000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.013767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013767                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.cpu1.data        46051                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46051                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9471                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4444354000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4444354000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.010935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010935                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        36580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36580                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.cpu1.data      3345085                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3345085                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 114677.270852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114677.270852                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121496.828868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121496.828868                       # average overall mshr miss latency
system.cpu1.dcache.overall_hits::.cpu1.data      3299034                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3299034                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.cpu1.data   5281003000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5281003000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.013767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013767                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.cpu1.data        46051                       # number of overall misses
system.cpu1.dcache.overall_misses::total        46051                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9471                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9471                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4444354000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4444354000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.010935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010935                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        36580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36580                       # number of overall MSHR misses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                 35555                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs            91.189453                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses         6726749                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1003.019915                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979512                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs            36579                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses          6726749                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse         1003.019915                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3335619                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           285000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks::.writebacks        34507                       # number of writebacks
system.cpu1.dcache.writebacks::total            34507                       # number of writebacks
system.cpu1.decode.BlockedCycles              3226739                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              19298970                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2452563                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2764535                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 40360                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               186845                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    2414281                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          103                       # TLB misses on read requests
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.wrAccesses                    1543257                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          613                       # TLB misses on write requests
system.cpu1.fetch.Branches                    2205360                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1416744                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      5982954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                10074                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      11024627                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                 167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.PendingTrapStallCycles          974                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                  80720                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.252283                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2646580                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            931182                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.261168                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           8671042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.290009                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.329772                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5526794     63.74%     63.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  135372      1.56%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  187963      2.17%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  245665      2.83%     70.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  162607      1.88%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199555      2.30%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  225658      2.60%     77.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  293106      3.38%     80.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1694322     19.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             8671042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   316736                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  203206                       # number of floating regfile writes
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1416744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1416744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27976.421637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27976.421637                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25736.366626                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25736.366626                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1364832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1364832                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1452312000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1452312000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.036642                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.036642                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.cpu1.inst        51912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51912                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          219                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1330390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1330390000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.036487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.036487                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51693                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51693                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.cpu1.inst      1416744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1416744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27976.421637                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27976.421637                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25736.366626                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25736.366626                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.cpu1.inst      1364832                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1364832                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1452312000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1452312000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.036642                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.036642                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.cpu1.inst        51912                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51912                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1330390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1330390000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.036487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.036487                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51693                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.cpu1.inst      1416744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1416744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27976.421637                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27976.421637                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25736.366626                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25736.366626                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.cpu1.inst      1364832                       # number of overall hits
system.cpu1.icache.overall_hits::total        1364832                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1452312000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1452312000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.036642                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.036642                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.cpu1.inst        51912                       # number of overall misses
system.cpu1.icache.overall_misses::total        51912                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          219                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1330390000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1330390000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.036487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.036487                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51693                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51693                       # number of overall MSHR misses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                 51437                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs            27.402646                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses         2885181                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   254.488414                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.994095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994095                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs            51693                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses          2885181                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse          254.488414                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1416525                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           156000                       # Cycle when the warmup percentage was hit.
system.cpu1.idleCycles                          70557                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               49062                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 2017927                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    2.104429                       # Inst execution rate
system.cpu1.iew.exec_refs                     3956259                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1543252                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                  92412                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              2431886                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                89                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               73                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1578788                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           18667424                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              2413007                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            67727                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18396073                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   347                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                41150                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 40360                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                41519                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           39                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          580324                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads        52749                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        67563                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           271                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        46088                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          2974                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20569383                       # num instructions consuming a value
system.cpu1.iew.wb_count                     18377023                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.632926                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 13018889                       # num instructions producing a value
system.cpu1.iew.wb_rate                      2.102250                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      18386289                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28078960                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14601432                       # number of integer regfile writes
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.ipc                              1.140494                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.140494                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            70088      0.38%      0.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14214170     76.98%     77.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               39529      0.21%     77.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   24      0.00%     77.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              22574      0.12%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                 378      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                 100      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               27544      0.15%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc             106528      0.58%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift               186      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     78.43% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2355861     12.76%     91.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1527840      8.27%     99.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          64538      0.35%     99.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         34446      0.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18463806                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 268747                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             536877                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       264904                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            294791                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     257550                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013949                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 219898     85.38%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     1      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     85.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                    12      0.00%     85.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     85.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                   596      0.23%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    7      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     85.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 31256     12.14%     97.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5741      2.23%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               13      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              26      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18382521                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          45335861                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     18112119                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         19151235                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  18667232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18463806                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                192                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined         778334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            16540                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           130                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       878126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      8671042                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.129364                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.423522                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            3832325     44.20%     44.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             659736      7.61%     51.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             967119     11.15%     62.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             796040      9.18%     72.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             541397      6.24%     78.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             613048      7.07%     85.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             718944      8.29%     93.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             402244      4.64%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             140189      1.62%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        8671042                       # Number of insts issued each cycle
system.cpu1.iq.rate                          2.112177                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.wrAccesses                    1416916                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          225                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           173661                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           62203                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             2431886                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1578788                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                7971971                       # number of misc regfile reads
system.cpu1.numCycles                         8741599                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON     8741598000                       # Cumulative time (in ticks) in various power states
system.cpu1.rename.BlockCycles                 139970                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             20332747                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  3600                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2548228                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                828183                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  315                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48748509                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              19028129                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           21556898                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2855017                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2238432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 40360                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3085640                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1224110                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           333704                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        29102050                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          1827                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   942537                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    26212635                       # The number of ROB reads
system.cpu1.rob.rob_writes                   37455121                       # The number of ROB writes
system.cpu1.timesIdled                           6276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             1987220                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            54608                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2041576                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            814652                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1987220                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses         1172568                       # Number of indirect misses.
system.cpu2.branchPred.lookups                2262205                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 102880                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        51484                       # Number of mispredicted indirect branches.
system.cpu2.cc_regfile_reads                 10495261                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5945562                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            54692                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   1938996                       # Number of branches committed
system.cpu2.commit.bw_lim_events               978087                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1339869                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             9733374                       # Number of instructions committed
system.cpu2.commit.committedOps              17464493                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      8458798                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.064654                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.723060                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      4058909     47.98%     47.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       889603     10.52%     58.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       662401      7.83%     66.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       980951     11.60%     77.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       408790      4.83%     82.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       210546      2.49%     85.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        91928      1.09%     86.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       177583      2.10%     88.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       978087     11.56%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      8458798                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                    248823                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               93920                       # Number of function calls committed.
system.cpu2.commit.int_insts                 17306501                       # Number of committed integer instructions.
system.cpu2.commit.loads                      2323894                       # Number of loads committed
system.cpu2.commit.membars                         24                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        33166      0.19%      0.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        13448130     77.00%     77.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          35885      0.21%     77.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              21      0.00%     77.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         22054      0.13%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.52% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd            374      0.00%     77.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu            100      0.00%     77.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt          23556      0.13%     77.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc        100844      0.58%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift          186      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     78.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2267308     12.98%     91.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1442698      8.26%     99.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        56586      0.32%     99.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        33585      0.19%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17464493                       # Class of committed instruction
system.cpu2.commit.refs                       3800177                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    9733374                       # Number of Instructions Simulated
system.cpu2.committedOps                     17464493                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.898106                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.898106                       # CPI: Total CPI of All Threads
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1846003                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1846003                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 119849.583182                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 119849.583182                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 123494.531716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 123494.531716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1829449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1829449                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   1983990000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1983990000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.008967                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008967                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_misses::.cpu2.data        16554                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16554                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         6496                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6496                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   1242108000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1242108000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.005449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005449                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        10058                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10058                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1476286                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1476286                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110272.761826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110272.761826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 118730.755698                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 118730.755698                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1447345                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1447345                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   3191404000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3191404000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.019604                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019604                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_misses::.cpu2.data        28941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        28941                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         3362                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3362                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3037014000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3037014000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.017327                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017327                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        25579                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        25579                       # number of WriteReq MSHR misses
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    43.301887                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_mshrs         2295                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.demand_accesses::.cpu2.data      3322289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3322289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 113757.423893                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113757.423893                       # average overall miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120075.258860                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120075.258860                       # average overall mshr miss latency
system.cpu2.dcache.demand_hits::.cpu2.data      3276794                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3276794                       # number of demand (read+write) hits
system.cpu2.dcache.demand_miss_latency::.cpu2.data   5175394000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5175394000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.013694                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013694                       # miss rate for demand accesses
system.cpu2.dcache.demand_misses::.cpu2.data        45495                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         45495                       # number of demand (read+write) misses
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         9858                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9858                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   4279122000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4279122000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.010727                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.010727                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        35637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35637                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_accesses::.cpu2.data      3322289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3322289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 113757.423893                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113757.423893                       # average overall miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120075.258860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120075.258860                       # average overall mshr miss latency
system.cpu2.dcache.overall_hits::.cpu2.data      3276794                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3276794                       # number of overall hits
system.cpu2.dcache.overall_miss_latency::.cpu2.data   5175394000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5175394000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.013694                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013694                       # miss rate for overall accesses
system.cpu2.dcache.overall_misses::.cpu2.data        45495                       # number of overall misses
system.cpu2.dcache.overall_misses::total        45495                       # number of overall misses
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         9858                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9858                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   4279122000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4279122000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.010727                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.010727                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        35637                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35637                       # number of overall MSHR misses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.replacements                 34612                       # number of replacements
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu2.dcache.tags.avg_refs            92.951959                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.data_accesses         6680214                       # Number of data accesses
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1001.810936                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.978331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.sampled_refs            35636                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.tag_accesses          6680214                       # Number of tag accesses
system.cpu2.dcache.tags.tagsinuse         1001.810936                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3312436                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           333000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.writebacks::.writebacks        33641                       # number of writebacks
system.cpu2.dcache.writebacks::total            33641                       # number of writebacks
system.cpu2.decode.BlockedCycles              3090357                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts              19549139                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2537682                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2783817                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 54933                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles               190580                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                    2425751                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                          507                       # TLB misses on read requests
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.wrAccesses                    1533351                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                          591                       # TLB misses on write requests
system.cpu2.fetch.Branches                    2262205                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  1426112                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      5770395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                10147                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      11209227                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.PendingTrapStallCycles          566                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 109866                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.258786                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2831373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            917532                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.282286                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples           8657369                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.328835                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.353682                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 5493711     63.46%     63.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  127769      1.48%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  185889      2.15%     67.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  222040      2.56%     69.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  170113      1.96%     71.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  196866      2.27%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  229362      2.65%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  297986      3.44%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1733633     20.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             8657369                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                   309250                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  199115                       # number of floating regfile writes
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1426112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1426112                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 27634.619667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 27634.619667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 25431.920462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 25431.920462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1363246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1363246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1737278000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1737278000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.044082                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044082                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_misses::.cpu2.inst        62866                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        62866                       # number of ReadReq misses
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          204                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          204                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1593615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1593615000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.043939                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.043939                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        62662                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        62662                       # number of ReadReq MSHR misses
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.demand_accesses::.cpu2.inst      1426112                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1426112                       # number of demand (read+write) accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 27634.619667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 27634.619667                       # average overall miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 25431.920462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 25431.920462                       # average overall mshr miss latency
system.cpu2.icache.demand_hits::.cpu2.inst      1363246                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1363246                       # number of demand (read+write) hits
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1737278000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1737278000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.044082                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044082                       # miss rate for demand accesses
system.cpu2.icache.demand_misses::.cpu2.inst        62866                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         62866                       # number of demand (read+write) misses
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          204                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          204                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1593615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1593615000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.043939                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.043939                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        62662                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        62662                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_accesses::.cpu2.inst      1426112                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1426112                       # number of overall (read+write) accesses
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 27634.619667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 27634.619667                       # average overall miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 25431.920462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 25431.920462                       # average overall mshr miss latency
system.cpu2.icache.overall_hits::.cpu2.inst      1363246                       # number of overall hits
system.cpu2.icache.overall_hits::total        1363246                       # number of overall hits
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1737278000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1737278000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.044082                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044082                       # miss rate for overall accesses
system.cpu2.icache.overall_misses::.cpu2.inst        62866                       # number of overall misses
system.cpu2.icache.overall_misses::total        62866                       # number of overall misses
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          204                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          204                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1593615000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1593615000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.043939                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.043939                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        62662                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        62662                       # number of overall MSHR misses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.replacements                 62406                       # number of replacements
system.cpu2.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          236                       # Occupied blocks per task id
system.cpu2.icache.tags.avg_refs            22.755546                       # Average number of references to valid blocks.
system.cpu2.icache.tags.data_accesses         2914886                       # Number of data accesses
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   254.497980                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.994133                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994133                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.sampled_refs            62662                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.tag_accesses          2914886                       # Number of tag accesses
system.cpu2.icache.tags.tagsinuse          254.497980                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1425908                       # Total number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle           162000                       # Cycle when the warmup percentage was hit.
system.cpu2.idleCycles                          84230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               78316                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 1997750                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    2.095834                       # Inst execution rate
system.cpu2.iew.exec_refs                     3957861                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1533346                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 168817                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              2476159                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                82                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              154                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1582957                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18804354                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              2424515                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           123128                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18320942                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   513                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                33142                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 54933                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                33702                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           41                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          579251                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3229                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          262                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       152265                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       106674                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           262                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        75665                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          2651                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 20399729                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18270498                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.632976                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 12912529                       # num instructions producing a value
system.cpu2.iew.wb_rate                      2.090064                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18293238                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                27863421                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14510032                       # number of integer regfile writes
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.ipc                              1.113455                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.113455                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            67617      0.37%      0.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             14189337     76.93%     77.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               38205      0.21%     77.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   24      0.00%     77.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              22061      0.12%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                 378      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                 108      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt               26865      0.15%     77.77% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc             103887      0.56%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift               186      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     78.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2375054     12.88%     91.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1523134      8.26%     99.47% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          63568      0.34%     99.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         33646      0.18%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18444070                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                 262744                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads             525013                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses       258583                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes            287487                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     265560                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.014398                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 228610     86.09%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                    12      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     86.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                   442      0.17%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    7      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     86.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 30751     11.58%     97.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 5703      2.15%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               16      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              19      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18379269                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          45301969                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18011915                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         19856989                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18804173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18444070                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                181                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1339861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            15913                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           119                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1518302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples      8657369                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.130447                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       2.437715                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            3868553     44.69%     44.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             641476      7.41%     52.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             941895     10.88%     62.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             768461      8.88%     71.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             546346      6.31%     78.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             614993      7.10%     85.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             719304      8.31%     93.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             413480      4.78%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             142861      1.65%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        8657369                       # Number of insts issued each cycle
system.cpu2.iq.rate                          2.109919                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.wrAccesses                    1426215                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          156                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads           169941                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           56593                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             2476159                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1582957                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                7967219                       # number of misc regfile reads
system.cpu2.numCycles                         8741599                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.pwrStateResidencyTicks::ON     8741598000                       # Cumulative time (in ticks) in various power states
system.cpu2.rename.BlockCycles                 206664                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19848697                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  4521                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2637509                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                787527                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  175                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             49098358                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19236969                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           21596127                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2873659                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2075066                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 54933                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2882660                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1747419                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups           325664                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        29317452                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          1944                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                40                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   888162                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    26285073                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37812437                       # The number of ROB writes
system.cpu2.timesIdled                          10579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   26                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             1937446                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            39892                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1998922                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            836936                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        1937446                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses         1100510                       # Number of indirect misses.
system.cpu3.branchPred.lookups                2210864                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  96954                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        36794                       # Number of mispredicted indirect branches.
system.cpu3.cc_regfile_reads                 10674209                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 6052708                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            39994                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   1992938                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1011216                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts         777933                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu3.commit.committedOps              17943323                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      8553366                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.097808                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.737663                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      4063871     47.51%     47.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       888426     10.39%     57.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       659298      7.71%     65.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1017903     11.90%     77.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       426113      4.98%     82.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       205145      2.40%     84.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       107071      1.25%     86.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       174323      2.04%     88.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1011216     11.82%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      8553366                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                    255296                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               96378                       # Number of function calls committed.
system.cpu3.commit.int_insts                 17781229                       # Number of committed integer instructions.
system.cpu3.commit.loads                      2386244                       # Number of loads committed
system.cpu3.commit.membars                         24                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        34034      0.19%      0.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        13819368     77.02%     77.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          37045      0.21%     77.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         22633      0.13%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt          24170      0.13%     77.68% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc        103481      0.58%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2328174     12.98%     91.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1481212      8.25%     99.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        58070      0.32%     99.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        34455      0.19%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         17943323                       # Class of committed instruction
system.cpu3.commit.refs                       3901911                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu3.committedOps                     17943323                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.874160                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.874160                       # CPI: Total CPI of All Threads
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1839672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1839672                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 122440.919710                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 122440.919710                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 126952.695483                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126952.695483                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_hits::.cpu3.data      1823406                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1823406                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   1991624000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1991624000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.008842                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008842                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_misses::.cpu3.data        16266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         5971                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5971                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   1306978000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1306978000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.005596                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005596                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        10295                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        10295                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 110762.287637                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110762.287637                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 119182.036339                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 119182.036339                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1485921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1485921                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   3292409000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3292409000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.019612                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.019612                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_misses::.cpu3.data        29725                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        29725                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         3472                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3472                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3128886000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3128886000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.017321                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017321                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        26253                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        26253                       # number of WriteReq MSHR misses
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    45.697674                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_mshrs         1965                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.demand_accesses::.cpu3.data      3355318                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3355318                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 114892.761627                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114892.761627                       # average overall miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121370.909489                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121370.909489                       # average overall mshr miss latency
system.cpu3.dcache.demand_hits::.cpu3.data      3309327                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3309327                       # number of demand (read+write) hits
system.cpu3.dcache.demand_miss_latency::.cpu3.data   5284033000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5284033000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.013707                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013707                       # miss rate for demand accesses
system.cpu3.dcache.demand_misses::.cpu3.data        45991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         45991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         9443                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9443                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   4435864000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4435864000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.010893                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010893                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        36548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36548                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_accesses::.cpu3.data      3355318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3355318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 114892.761627                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114892.761627                       # average overall miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121370.909489                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121370.909489                       # average overall mshr miss latency
system.cpu3.dcache.overall_hits::.cpu3.data      3309327                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3309327                       # number of overall hits
system.cpu3.dcache.overall_miss_latency::.cpu3.data   5284033000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5284033000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.013707                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013707                       # miss rate for overall accesses
system.cpu3.dcache.overall_misses::.cpu3.data        45991                       # number of overall misses
system.cpu3.dcache.overall_misses::total        45991                       # number of overall misses
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         9443                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9443                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   4435864000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4435864000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.010893                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010893                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        36548                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36548                       # number of overall MSHR misses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.replacements                 35522                       # number of replacements
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          643                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu3.dcache.tags.avg_refs            91.552591                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.data_accesses         6747182                       # Number of data accesses
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1001.405772                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977935                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977935                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.sampled_refs            36546                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.tag_accesses          6747182                       # Number of tag accesses
system.cpu3.dcache.tags.tagsinuse         1001.405772                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3345881                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           345000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.writebacks::.writebacks        34558                       # number of writebacks
system.cpu3.dcache.writebacks::total            34558                       # number of writebacks
system.cpu3.decode.BlockedCycles              3210875                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts              19352606                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2459622                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2772483                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 40248                       # Number of cycles decode is squashing
system.cpu3.decode.UnblockCycles               187219                       # Number of cycles decode is unblocking
system.cpu3.dtb.rdAccesses                    2421209                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                          104                       # TLB misses on read requests
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.wrAccesses                    1548024                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                          600                       # TLB misses on write requests
system.cpu3.fetch.Branches                    2210864                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  1420747                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      5975933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                10175                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      11054425                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.PendingTrapStallCycles          669                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                  80496                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.252913                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2653477                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            933890                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.264577                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples           8670447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.296184                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.332040                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 5517778     63.64%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  135590      1.56%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  188591      2.18%     67.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  246479      2.84%     70.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  163334      1.88%     72.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  199852      2.30%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  226115      2.61%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  294216      3.39%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1698492     19.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             8670447                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                   317709                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                  203870                       # number of floating regfile writes
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      1420747                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1420747                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 27968.876081                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 27968.876081                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 25733.176416                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25733.176416                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_hits::.cpu3.inst      1368697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1368697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1455780000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1455780000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.036636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.036636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_misses::.cpu3.inst        52050                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        52050                       # number of ReadReq misses
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          218                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1333802000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1333802000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.036482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.036482                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51832                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51832                       # number of ReadReq MSHR misses
system.cpu3.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_mshrs          104                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.demand_accesses::.cpu3.inst      1420747                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1420747                       # number of demand (read+write) accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 27968.876081                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 27968.876081                       # average overall miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 25733.176416                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25733.176416                       # average overall mshr miss latency
system.cpu3.icache.demand_hits::.cpu3.inst      1368697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1368697                       # number of demand (read+write) hits
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1455780000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1455780000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.036636                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.036636                       # miss rate for demand accesses
system.cpu3.icache.demand_misses::.cpu3.inst        52050                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         52050                       # number of demand (read+write) misses
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          218                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1333802000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1333802000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.036482                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.036482                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51832                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51832                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_accesses::.cpu3.inst      1420747                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1420747                       # number of overall (read+write) accesses
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 27968.876081                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 27968.876081                       # average overall miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 25733.176416                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25733.176416                       # average overall mshr miss latency
system.cpu3.icache.overall_hits::.cpu3.inst      1368697                       # number of overall hits
system.cpu3.icache.overall_hits::total        1368697                       # number of overall hits
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1455780000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1455780000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.036636                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.036636                       # miss rate for overall accesses
system.cpu3.icache.overall_misses::.cpu3.inst        52050                       # number of overall misses
system.cpu3.icache.overall_misses::total        52050                       # number of overall misses
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          218                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1333802000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1333802000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.036482                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.036482                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51832                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51832                       # number of overall MSHR misses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.replacements                 51575                       # number of replacements
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu3.icache.tags.avg_refs            27.406919                       # Average number of references to valid blocks.
system.cpu3.icache.tags.data_accesses         2893325                       # Number of data accesses
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   254.485130                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.994083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994083                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.sampled_refs            51831                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.tag_accesses          2893325                       # Number of tag accesses
system.cpu3.icache.tags.tagsinuse          254.485130                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1420528                       # Total number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle           210000                       # Cycle when the warmup percentage was hit.
system.cpu3.idleCycles                          71152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               49044                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 2024104                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    2.110711                       # Inst execution rate
system.cpu3.iew.exec_refs                     3967941                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1548019                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                  93151                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              2438431                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                88                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts               54                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1583689                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18721177                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              2419922                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            67840                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18450992                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   347                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                39126                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 40248                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                39500                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          581443                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads        52183                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        68020                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           270                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        46104                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          2940                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20632461                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18432217                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.632898                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 13058235                       # num instructions producing a value
system.cpu3.iew.wb_rate                      2.108564                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18441374                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                28163713                       # number of integer regfile reads
system.cpu3.int_regfile_writes               14644932                       # number of integer regfile writes
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.ipc                              1.143955                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.143955                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            70288      0.38%      0.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             14256665     76.98%     77.36% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               39607      0.21%     77.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   24      0.00%     77.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              22639      0.12%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                 378      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                 100      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt               27644      0.15%     77.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc             106848      0.58%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift               186      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     78.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2362571     12.76%     91.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1532681      8.28%     99.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          64671      0.35%     99.81% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         34533      0.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18518835                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                 269491                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads             538370                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses       265708                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes            295372                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     258227                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013944                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 220432     85.36%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     1      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     85.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                    12      0.00%     85.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     85.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                   604      0.23%     85.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    7      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     85.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 31380     12.15%     97.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 5754      2.23%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               13      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18437283                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          45444548                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18166509                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         19203887                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18720985                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18518835                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                192                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined         777813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            16577                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           130                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       873138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples      8670447                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.135857                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       2.424573                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            3818860     44.04%     44.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             660456      7.62%     51.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             968994     11.18%     62.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             798815      9.21%     72.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             542338      6.26%     78.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             615526      7.10%     85.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             721566      8.32%     93.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             403568      4.65%     98.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             140324      1.62%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        8670447                       # Number of insts issued each cycle
system.cpu3.iq.rate                          2.118472                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.wrAccesses                    1420866                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                          171                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads           174330                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           62381                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             2438431                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1583689                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                7995546                       # number of misc regfile reads
system.cpu3.numCycles                         8741599                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.pwrStateResidencyTicks::ON     8741598000                       # Cumulative time (in ticks) in various power states
system.cpu3.rename.BlockCycles                 136226                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             20394715                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  3698                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2555212                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                837735                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  380                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             48887725                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19082122                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           21617470                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2863437                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2216629                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 40248                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              3073438                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1222703                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups           334497                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        29184951                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          1886                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                44                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   942279                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    26263406                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37562159                       # The number of ROB writes
system.cpu3.timesIdled                           6287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                   26                       # Number of system calls
system.l2bus.pkt_count_system.cpu0.icache.mem_side::system.l2cache.cpu_side       192514                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2cache.cpu_side       106504                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.icache.mem_side::system.l2cache.cpu_side       154819                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2cache.cpu_side       108715                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.icache.mem_side::system.l2cache.cpu_side       187726                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2cache.cpu_side       105886                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.icache.mem_side::system.l2cache.cpu_side       155234                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2cache.cpu_side       108617                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1120015                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.icache.mem_side::system.l2cache.cpu_side      4112256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2cache.cpu_side      4460608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.icache.mem_side::system.l2cache.cpu_side      3308096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2cache.cpu_side      4549504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.icache.mem_side::system.l2cache.cpu_side      4010112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2cache.cpu_side      4433728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.icache.mem_side::system.l2cache.cpu_side      3316928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2cache.cpu_side      4550656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32741888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy           1018102000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization               11.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           192776997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           108132394                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy           155081997                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               1.8                       # Layer utilization (%)
system.l2bus.respLayer3.occupancy           110355382                       # Layer occupancy (ticks)
system.l2bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l2bus.respLayer4.occupancy           187992993                       # Layer occupancy (ticks)
system.l2bus.respLayer4.utilization               2.2                       # Layer utilization (%)
system.l2bus.respLayer5.occupancy           107560348                       # Layer occupancy (ticks)
system.l2bus.respLayer5.utilization               1.2                       # Layer utilization (%)
system.l2bus.respLayer6.occupancy           155501991                       # Layer occupancy (ticks)
system.l2bus.respLayer6.utilization               1.8                       # Layer utilization (%)
system.l2bus.respLayer7.occupancy           110242396                       # Layer occupancy (ticks)
system.l2bus.respLayer7.utilization               1.3                       # Layer utilization (%)
system.l2bus.snoopTraffic                     8595328                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             630233                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.188405                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.391080                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   511505     81.16%     81.16% # Request fanout histogram
system.l2bus.snoop_fanout::1                   118717     18.84%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                       11      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::5                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::6                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::7                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::8                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               630233                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       369931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops       118661                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         744980                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops           118672                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                            255196                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp              271296                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        270847                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            354260                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             103752                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            103751                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         271297                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks         3570                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         3570                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu0.data        25726                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu1.data        26196                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu2.data        25578                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu3.data        26252                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       103752                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu0.data 114972.140078                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu1.data 117204.322050                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu2.data 115755.323313                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu3.data 116214.781481                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 116042.966752                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94972.140078                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97204.322050                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu2.data 95755.323313                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96215.544200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 96043.159774                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu0.data           26                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu1.data           51                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu2.data           30                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu3.data           30                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              137                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu0.data   2954784000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu1.data   3064307000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu2.data   2957317000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu3.data   3047384000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  12023792000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu0.data     0.998989                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu1.data     0.998053                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu2.data     0.998827                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu3.data     0.998857                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.998680                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu0.data        25700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu1.data        26145                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu2.data        25548                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu3.data        26222                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         103615                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu0.data   2440784000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu1.data   2541407000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu2.data   2446357000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu3.data   2522964000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   9951512000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu0.data     0.998989                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu1.data     0.998053                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu2.data     0.998827                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu3.data     0.998857                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.998680                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu0.data        25700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu1.data        26145                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu2.data        25548                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu3.data        26222                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       103615                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu0.inst        64254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu0.data        10116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.inst        51689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.data        10383                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.inst        62658                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.data        10058                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.inst        51828                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.data        10295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       271281                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.inst 121815.884477                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.data 120907.342832                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.inst 125470.290771                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.data 123464.020336                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.inst 127176.761434                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.data 121190.137316                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.inst 125524.714829                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.data 124551.828672                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 122722.921626                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 101815.884477                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100897.867676                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 105470.290771                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103458.687787                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 107176.761434                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 101187.449880                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 105524.714829                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104549.535452                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102718.363703                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu0.inst        63423                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu0.data           79                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.inst        50898                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.data          155                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.inst        61849                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.data           81                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.inst        51039                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.data           69                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       227593                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu0.inst    101229000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu0.data   1213547000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.inst     99247000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.data   1262790000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.inst    102886000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.data   1209114000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.inst     99039000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.data   1273667000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   5361519000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu0.inst     0.012933                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu0.data     0.992191                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.inst     0.015303                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.data     0.985072                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.inst     0.012911                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.data     0.991947                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.inst     0.015223                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.data     0.993298                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.161043                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu0.inst          831                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu0.data        10037                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.inst          791                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.data        10228                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.inst          809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.data         9977                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.inst          789                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.data        10226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        43688                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu3.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.inst     84609000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.data   1012611000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.inst     83427000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.data   1058072000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.inst     86706000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.data   1009446000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.inst     83259000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.data   1069019000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   4487149000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.012933                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.992092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.015303                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.984975                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.012911                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.991847                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.015223                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.993201                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.161029                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.inst          831                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.data        10036                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.inst          791                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.data        10227                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.inst          809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.data         9976                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.inst          789                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.data        10225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        43684                       # number of ReadSharedReq MSHR misses
system.l2cache.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_misses::.cpu0.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu1.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu2.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu3.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu0.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu1.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu2.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu3.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       124000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu3.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks       136561                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       136561                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks       136561                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       136561                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu0.inst        64254                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu0.data        35842                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.inst        51689                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.data        36579                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.inst        62658                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.data        35636                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.inst        51828                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.data        36547                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          375033                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu0.inst 121815.884477                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu0.data 116639.085542                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.inst 125470.290771                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.data 118964.534132                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.inst 127176.761434                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.data 117281.660802                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.inst 125524.714829                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.data 118553.857550                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 118024.147505                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.inst 101815.884477                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.data 96636.305126                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.inst 105470.290771                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.data 98962.911030                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.inst 107176.761434                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.data 97280.796082                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.inst 105524.714829                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.data 98553.598376                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 98022.803957                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu0.inst          63423                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu0.data            105                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.inst          50898                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.data            206                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.inst          61849                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.data            111                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.inst          51039                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.data             99                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              227730                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu0.inst    101229000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu0.data   4168331000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.inst     99247000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.data   4327097000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.inst    102886000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.data   4166431000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.inst     99039000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.data   4321051000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  17385311000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu0.inst     0.012933                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu0.data     0.997070                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.inst     0.015303                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.data     0.994368                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.inst     0.012911                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.data     0.996885                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.inst     0.015223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.data     0.997291                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.392773                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu0.inst          831                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu0.data        35737                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.inst          791                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.data        36373                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.inst          809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.data        35525                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.inst          789                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.data        36448                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            147303                       # number of demand (read+write) misses
system.l2cache.demand_mshr_hits::.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu2.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              4                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_miss_latency::.cpu0.inst     84609000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu0.data   3453395000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.inst     83427000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.data   3599479000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.inst     86706000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.data   3455803000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.inst     83259000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.data   3591983000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  14438661000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu0.inst     0.012933                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu0.data     0.997043                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.inst     0.015303                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.data     0.994341                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.inst     0.012911                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.data     0.996857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.inst     0.015223                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.data     0.997264                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.392763                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu0.inst          831                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu0.data        35736                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.inst          791                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.data        36372                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.inst          809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.data        35524                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.inst          789                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.data        36447                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       147299                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu0.inst        64254                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu0.data        35842                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.inst        51689                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.data        36579                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.inst        62658                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.data        35636                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.inst        51828                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.data        36547                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         375033                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu0.inst 121815.884477                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu0.data 116639.085542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.inst 125470.290771                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.data 118964.534132                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.inst 127176.761434                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.data 117281.660802                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.inst 125524.714829                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.data 118553.857550                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 118024.147505                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.inst 101815.884477                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.data 96636.305126                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.inst 105470.290771                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.data 98962.911030                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.inst 107176.761434                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.data 97280.796082                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.inst 105524.714829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.data 98553.598376                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 98022.803957                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu0.inst         63423                       # number of overall hits
system.l2cache.overall_hits::.cpu0.data           105                       # number of overall hits
system.l2cache.overall_hits::.cpu1.inst         50898                       # number of overall hits
system.l2cache.overall_hits::.cpu1.data           206                       # number of overall hits
system.l2cache.overall_hits::.cpu2.inst         61849                       # number of overall hits
system.l2cache.overall_hits::.cpu2.data           111                       # number of overall hits
system.l2cache.overall_hits::.cpu3.inst         51039                       # number of overall hits
system.l2cache.overall_hits::.cpu3.data            99                       # number of overall hits
system.l2cache.overall_hits::total             227730                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu0.inst    101229000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu0.data   4168331000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.inst     99247000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.data   4327097000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.inst    102886000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.data   4166431000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.inst     99039000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.data   4321051000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  17385311000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu0.inst     0.012933                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu0.data     0.997070                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.inst     0.015303                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.data     0.994368                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.inst     0.012911                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.data     0.996885                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.inst     0.015223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.data     0.997291                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.392773                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu0.inst          831                       # number of overall misses
system.l2cache.overall_misses::.cpu0.data        35737                       # number of overall misses
system.l2cache.overall_misses::.cpu1.inst          791                       # number of overall misses
system.l2cache.overall_misses::.cpu1.data        36373                       # number of overall misses
system.l2cache.overall_misses::.cpu2.inst          809                       # number of overall misses
system.l2cache.overall_misses::.cpu2.data        35525                       # number of overall misses
system.l2cache.overall_misses::.cpu3.inst          789                       # number of overall misses
system.l2cache.overall_misses::.cpu3.data        36448                       # number of overall misses
system.l2cache.overall_misses::total           147303                       # number of overall misses
system.l2cache.overall_mshr_hits::.cpu0.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu1.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu2.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu3.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             4                       # number of overall MSHR hits
system.l2cache.overall_mshr_miss_latency::.cpu0.inst     84609000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu0.data   3453395000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.inst     83427000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.data   3599479000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.inst     86706000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.data   3455803000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.inst     83259000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.data   3591983000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  14438661000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu0.inst     0.012933                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu0.data     0.997043                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.inst     0.015303                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.data     0.994341                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.inst     0.012911                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.data     0.996857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.inst     0.015223                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.data     0.997264                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.392763                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu0.inst          831                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu0.data        35736                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.inst          791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.data        36372                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.inst          809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.data        35524                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.inst          789                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.data        36447                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       147299                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                    255180                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2173                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1576                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 2.859258                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses             6218604                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks  1682.998151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.inst    28.779578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.data   456.864151                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.inst    22.870614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.data   601.888695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.inst    28.251757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.data   767.435234                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.inst    25.863385                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.data   453.436039                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.410888                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.inst     0.007026                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.data     0.111539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.inst     0.005584                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.data     0.146945                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.inst     0.006897                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.data     0.187362                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.inst     0.006314                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.data     0.110702                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.993259                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs               259276                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses              6218604                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4068.387604                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 741337                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks         134286                       # number of writebacks
system.l2cache.writebacks::total               134286                       # number of writebacks
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                       31044.17                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 46387.82                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples    134286.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.inst::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.data::samples     35736.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.inst::samples       791.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.data::samples     36372.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.data::samples     35524.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.inst::samples       789.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.data::samples     36446.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      27637.82                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                       1078.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1078.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.88                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                        982.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     983.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       25.29                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                         16.10                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      8.43                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     7.68                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu0.inst      6084013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu1.inst      5791161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu2.inst      5922945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu3.inst      5776518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          23574637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.inst           6084013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.data         261634543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.inst           5791161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.data         266290900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.inst           5922945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.data         260082424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.inst           5776518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.data         266832678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1078415182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       983150220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.inst          6084013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.data        261634543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.inst          5791161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.data        266290900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.inst          5922945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.data        260082424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.inst          5776518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.data        266832678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2061565403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       983150220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             983150220                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples       104141                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     172.991924                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    133.268715                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    153.620401                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         36659     35.20%     35.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        46735     44.88%     80.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        10535     10.12%     90.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         5025      4.83%     95.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         2654      2.55%     97.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          724      0.70%     98.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          514      0.49%     98.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          982      0.94%     99.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          313      0.30%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        104141                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                 9427072                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                  9427072                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  8592320                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys               8594304                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu0.inst        53184                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu1.inst        50624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu2.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu3.inst        50496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         206080                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.inst          53184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.data        2287104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.inst          50624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.data        2327808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.inst          51776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.data        2273536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.inst          50496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.data        2332544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             9427072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      8594304                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          8594304                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu0.inst          831                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu0.data        35736                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.inst          791                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.data        36372                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.data        35524                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.inst          789                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.data        36446                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu0.inst     50334.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu0.data     45009.51                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.inst     53967.45                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.data     47322.04                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.inst     55646.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.data     45633.83                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.inst     53999.06                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.data     46917.08                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu0.inst        53184                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu0.data      2287104                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.inst        50624                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.data      2327808                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.inst        51776                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.data      2273536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.inst        50496                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.data      2332544                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu0.inst 6084013.472136330791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu0.data 261634543.249415040016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.inst 5791160.838098480366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.data 266290900.130616873503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.inst 5922944.523415513337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.data 260082424.289014428854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.inst 5776518.206396588124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.data 266832677.503586888313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu0.inst     41828007                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu0.data   1608459812                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.inst     42688253                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.data   1721197068                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.inst     45018004                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.data   1621096350                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.inst     42605258                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.data   1709939777                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks       134286                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks   1596895.74                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks      8592320                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 982923259.568788290024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 214440741947                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds          8148                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               383123                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              126367                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds          8148                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu0.inst             831                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu0.data           35736                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.inst             791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.data           36372                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.inst             809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.data           35524                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.inst             789                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.data           36446                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               147298                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        134286                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              134286                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     63.00                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0               9258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               9303                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               9051                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               9244                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               8993                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               8995                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               8994                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               8974                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               8936                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              10221                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             10406                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              9136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              9026                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              9102                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              8869                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              8790                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               8209                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               8343                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               8339                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               8517                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               8490                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               8468                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               8402                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               8338                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               8303                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               8360                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              8457                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              8453                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              8444                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              8473                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              8333                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              8326                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000158714750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples         8148                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.076338                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.760938                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      62.621930                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           8146     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           8148                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    65877                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    44103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    21864                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                     9243                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     3785                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                     1501                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      583                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                      222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       73                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       28                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                      11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                     147298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 147298                       # Read request sizes (log2)
system.mem_ctrl.readReqs                       147298                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  54.58                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     80400                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                   736490000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                     8741542001                       # Total gap between requests
system.mem_ctrl.totMemAccLat               6832832529                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                    4070995029                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples         8148                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.477050                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.436588                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.226658                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              6872     84.34%     84.34% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                96      1.18%     85.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               421      5.17%     90.68% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19               356      4.37%     95.05% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               223      2.74%     97.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               118      1.45%     99.24% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                45      0.55%     99.79% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                10      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 5      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           8148                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     991                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1152                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    3353                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    5644                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    7316                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    8293                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    8674                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    8861                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    8996                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    9115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    9023                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    9776                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    9233                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    9154                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    9240                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    8502                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    8340                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    8325                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                     166                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      56                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                    134286                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                134286                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                      134286                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 72.23                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                    96999                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            3951348870                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                 360120180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             696.894346                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      43424754                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      291720000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     8406453246                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy              29322240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                 191381850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                519877680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              6091970220                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy               350293320                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            3944959170                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                 383539380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             702.275343                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      57348510                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      291720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     8392529490                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy              34703040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                 203833245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                531830040                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          689626080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              6139008735                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy               350517780                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       434686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       434686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 434686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     18021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     18021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18021376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8741598000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           889234233                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          792127066                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            147302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  147302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              147302                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       140098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        287388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              43684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134286                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5800                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103614                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103614                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         43684                       # Transaction distribution

---------- End Simulation Statistics   ----------
