{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711401001940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711401001940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 22:10:01 2024 " "Processing started: Mon Mar 25 22:10:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711401001940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711401001940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711401001940 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711401002173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711401002173 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Source/Mux.v " "Entity \"Mux\" obtained from \"../Source/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../Source/Mux.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1711401008817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/project_riscv/source/pipeline_top.v 19 19 " "Found 19 design units, including 19 entities, in source file /users/user/desktop/project_riscv/source/pipeline_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pc " "Found entity 1: Pc" {  } { { "../Source/PC.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Adder " "Found entity 2: PC_Adder" {  } { { "../Source/PC_Adder.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "3 Instruction_Memory " "Found entity 3: Instruction_Memory" {  } { { "../Source/Instruction_Memory.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "4 fecth_cycle " "Found entity 4: fecth_cycle" {  } { { "../Source/Fetch_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Fetch_Cycle.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU_Decoder " "Found entity 5: ALU_Decoder" {  } { { "../Source/ALU_Decoder.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/ALU_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "6 main_decoder " "Found entity 6: main_decoder" {  } { { "../Source/main_decoder.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "7 Control_Unit_Top " "Found entity 7: Control_Unit_Top" {  } { { "../Source/Control_Unit_Top.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Control_Unit_Top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "8 Register_file " "Found entity 8: Register_file" {  } { { "../Source/Register_File.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "9 Sign_Extend " "Found entity 9: Sign_Extend" {  } { { "../Source/Sign_Extend.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "10 decode_cycle " "Found entity 10: decode_cycle" {  } { { "../Source/Decode_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Decode_Cycle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "11 Data_mem " "Found entity 11: Data_mem" {  } { { "../Source/Data_mem.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "12 memory_cycle " "Found entity 12: memory_cycle" {  } { { "../Source/Memory_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Memory_Cycle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU " "Found entity 13: ALU" {  } { { "../Source/ALU.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mux " "Found entity 14: Mux" {  } { { "../Source/Mux.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mux_3_by_1 " "Found entity 15: Mux_3_by_1" {  } { { "../Source/Mux.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "16 execute_cycle " "Found entity 16: execute_cycle" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "17 writeb_cycle " "Found entity 17: writeb_cycle" {  } { { "../Source/WriteB_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/WriteB_Cycle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "18 hazards_unit " "Found entity 18: hazards_unit" {  } { { "../Source/Hazards_Unit.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Hazards_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""} { "Info" "ISGN_ENTITY_NAME" "19 Pipeline_Top " "Found entity 19: Pipeline_Top" {  } { { "../Source/Pipeline_Top.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711401008818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711401008818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_Top " "Elaborating entity \"Pipeline_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711401008844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fecth_cycle fecth_cycle:Fetch " "Elaborating entity \"fecth_cycle\" for hierarchy \"fecth_cycle:Fetch\"" {  } { { "../Source/Pipeline_Top.v" "Fetch" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux fecth_cycle:Fetch\|Mux:PC_MUX " "Elaborating entity \"Mux\" for hierarchy \"fecth_cycle:Fetch\|Mux:PC_MUX\"" {  } { { "../Source/Fetch_Cycle.v" "PC_MUX" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Fetch_Cycle.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pc fecth_cycle:Fetch\|Pc:Program_Counter " "Elaborating entity \"Pc\" for hierarchy \"fecth_cycle:Fetch\|Pc:Program_Counter\"" {  } { { "../Source/Fetch_Cycle.v" "Program_Counter" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Fetch_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory fecth_cycle:Fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"fecth_cycle:Fetch\|Instruction_Memory:IMEM\"" {  } { { "../Source/Fetch_Cycle.v" "IMEM" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Fetch_Cycle.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008879 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.data_a 0 Instruction_Memory.v(6) " "Net \"Mem.data_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Instruction_Memory.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711401008902 "|Pipeline_Top|fecth_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.waddr_a 0 Instruction_Memory.v(6) " "Net \"Mem.waddr_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Instruction_Memory.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711401008902 "|Pipeline_Top|fecth_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.we_a 0 Instruction_Memory.v(6) " "Net \"Mem.we_a\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Instruction_Memory.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711401008902 "|Pipeline_Top|fecth_cycle:Fetch|Instruction_Memory:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder fecth_cycle:Fetch\|PC_Adder:pc_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"fecth_cycle:Fetch\|PC_Adder:pc_adder\"" {  } { { "../Source/Fetch_Cycle.v" "pc_adder" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Fetch_Cycle.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle decode_cycle:Decode " "Elaborating entity \"decode_cycle\" for hierarchy \"decode_cycle:Decode\"" {  } { { "../Source/Pipeline_Top.v" "Decode" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit_Top decode_cycle:Decode\|Control_Unit_Top:control " "Elaborating entity \"Control_Unit_Top\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\"" {  } { { "../Source/Decode_Cycle.v" "control" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Decode_Cycle.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008926 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Branch Control_Unit_Top.v(12) " "Output port \"Branch\" at Control_Unit_Top.v(12) has no driver" {  } { { "../Source/Control_Unit_Top.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Control_Unit_Top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711401008927 "|Pipeline_Top|decode_cycle:Decode|Control_Unit_Top:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder decode_cycle:Decode\|Control_Unit_Top:control\|main_decoder:Main_Decoder " "Elaborating entity \"main_decoder\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\|main_decoder:Main_Decoder\"" {  } { { "../Source/Control_Unit_Top.v" "Main_Decoder" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Control_Unit_Top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder decode_cycle:Decode\|Control_Unit_Top:control\|ALU_Decoder:ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for hierarchy \"decode_cycle:Decode\|Control_Unit_Top:control\|ALU_Decoder:ALU_Decoder\"" {  } { { "../Source/Control_Unit_Top.v" "ALU_Decoder" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Control_Unit_Top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file decode_cycle:Decode\|Register_file:rf " "Elaborating entity \"Register_file\" for hierarchy \"decode_cycle:Decode\|Register_file:rf\"" {  } { { "../Source/Decode_Cycle.v" "rf" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Decode_Cycle.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend decode_cycle:Decode\|Sign_Extend:sign_extend " "Elaborating entity \"Sign_Extend\" for hierarchy \"decode_cycle:Decode\|Sign_Extend:sign_extend\"" {  } { { "../Source/Decode_Cycle.v" "sign_extend" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Decode_Cycle.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "252 32 Sign_Extend.v(5) " "Verilog HDL assignment warning at Sign_Extend.v(5): truncated value with size 252 to match size of target (32)" {  } { { "../Source/Sign_Extend.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Sign_Extend.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008948 "|Pipeline_Top|decode_cycle:Decode|Sign_Extend:sign_extend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_cycle execute_cycle:Execute " "Elaborating entity \"execute_cycle\" for hierarchy \"execute_cycle:Execute\"" {  } { { "../Source/Pipeline_Top.v" "Execute" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008953 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ZeroE Execute_Cycle.v(16) " "Verilog HDL warning at Execute_Cycle.v(16): object ZeroE used but never assigned" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteE_r Execute_Cycle.v(17) " "Verilog HDL or VHDL warning at Execute_Cycle.v(17): object \"RegWriteE_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWriteE_r Execute_Cycle.v(17) " "Verilog HDL or VHDL warning at Execute_Cycle.v(17): object \"MemWriteE_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ResultSrcE_r Execute_Cycle.v(17) " "Verilog HDL or VHDL warning at Execute_Cycle.v(17): object \"ResultSrcE_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD_E_r Execute_Cycle.v(18) " "Verilog HDL or VHDL warning at Execute_Cycle.v(18): object \"RD_E_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCPlus4E_r Execute_Cycle.v(19) " "Verilog HDL or VHDL warning at Execute_Cycle.v(19): object \"PCPlus4E_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD2_E_r Execute_Cycle.v(19) " "Verilog HDL or VHDL warning at Execute_Cycle.v(19): object \"RD2_E_r\" assigned a value but never read" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711401008954 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Execute_Cycle.v(59) " "Verilog HDL assignment warning at Execute_Cycle.v(59): truncated value with size 5 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(60) " "Verilog HDL assignment warning at Execute_Cycle.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(61) " "Verilog HDL assignment warning at Execute_Cycle.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(62) " "Verilog HDL assignment warning at Execute_Cycle.v(62): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Execute_Cycle.v(69) " "Verilog HDL assignment warning at Execute_Cycle.v(69): truncated value with size 5 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(70) " "Verilog HDL assignment warning at Execute_Cycle.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(71) " "Verilog HDL assignment warning at Execute_Cycle.v(71): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Execute_Cycle.v(72) " "Verilog HDL assignment warning at Execute_Cycle.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711401008955 "|Pipeline_Top|execute_cycle:Execute"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ZeroE 0 Execute_Cycle.v(16) " "Net \"ZeroE\" at Execute_Cycle.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../Source/Execute_Cycle.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1711401008956 "|Pipeline_Top|execute_cycle:Execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_by_1 execute_cycle:Execute\|Mux_3_by_1:srca_mux " "Elaborating entity \"Mux_3_by_1\" for hierarchy \"execute_cycle:Execute\|Mux_3_by_1:srca_mux\"" {  } { { "../Source/Execute_Cycle.v" "srca_mux" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execute_cycle:Execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"execute_cycle:Execute\|ALU:alu\"" {  } { { "../Source/Execute_Cycle.v" "alu" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Execute_Cycle.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cycle memory_cycle:Memory " "Elaborating entity \"memory_cycle\" for hierarchy \"memory_cycle:Memory\"" {  } { { "../Source/Pipeline_Top.v" "Memory" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem memory_cycle:Memory\|Data_mem:data_mem " "Elaborating entity \"Data_mem\" for hierarchy \"memory_cycle:Memory\|Data_mem:data_mem\"" {  } { { "../Source/Memory_Cycle.v" "data_mem" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Memory_Cycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401008993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeb_cycle writeb_cycle:WriteBack " "Elaborating entity \"writeb_cycle\" for hierarchy \"writeb_cycle:WriteBack\"" {  } { { "../Source/Pipeline_Top.v" "WriteBack" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401009012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazards_unit hazards_unit:Forwarding_block " "Elaborating entity \"hazards_unit\" for hierarchy \"hazards_unit:Forwarding_block\"" {  } { { "../Source/Pipeline_Top.v" "Forwarding_block" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401009017 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711401009287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711401009411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711401009411 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Source/Pipeline_Top.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711401009438 "|Pipeline_Top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../Source/Pipeline_Top.v" "" { Text "C:/Users/USER/Desktop/Project_RiscV/Source/Pipeline_Top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711401009438 "|Pipeline_Top|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711401009438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711401009439 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711401009439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711401009439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711401009459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 22:10:09 2024 " "Processing ended: Mon Mar 25 22:10:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711401009459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711401009459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711401009459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711401009459 ""}
