Analysis & Synthesis report for kalkulator-integer-vhdl
Tue Dec  5 13:35:05 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top_kalkulator_integer|UART_convert:UART|state_send
  9. State Machine - |top_kalkulator_integer|UART_convert:UART|state
 10. State Machine - |top_kalkulator_integer|UART_convert:UART|state_output
 11. State Machine - |top_kalkulator_integer|UART_convert:UART|state_7s
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: Top-level Entity: |top_kalkulator_integer
 18. Parameter Settings for User Entity Instance: UART_convert:UART
 19. Port Connectivity Checks: "UART_convert:UART"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  5 13:35:05 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; kalkulator-integer-vhdl                        ;
; Top-level Entity Name              ; top_kalkulator_integer                         ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 579                                            ;
;     Total combinational functions  ; 559                                            ;
;     Dedicated logic registers      ; 324                                            ;
; Total registers                    ; 324                                            ;
; Total pins                         ; 21                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                       ;
+------------------------------------------------------------------+------------------------+-------------------------+
; Option                                                           ; Setting                ; Default Value           ;
+------------------------------------------------------------------+------------------------+-------------------------+
; Device                                                           ; EP4CE6E22C8            ;                         ;
; Top-level entity name                                            ; top_kalkulator_integer ; kalkulator-integer-vhdl ;
; Family name                                                      ; Cyclone IV E           ; Cyclone V               ;
; Use smart compilation                                            ; Off                    ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                     ; On                      ;
; Enable compact report table                                      ; Off                    ; Off                     ;
; Restructure Multiplexers                                         ; Auto                   ; Auto                    ;
; Create Debugging Nodes for IP Cores                              ; Off                    ; Off                     ;
; Preserve fewer node names                                        ; On                     ; On                      ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                 ; Enable                  ;
; Verilog Version                                                  ; Verilog_2001           ; Verilog_2001            ;
; VHDL Version                                                     ; VHDL_1993              ; VHDL_1993               ;
; State Machine Processing                                         ; Auto                   ; Auto                    ;
; Safe State Machine                                               ; Off                    ; Off                     ;
; Extract Verilog State Machines                                   ; On                     ; On                      ;
; Extract VHDL State Machines                                      ; On                     ; On                      ;
; Ignore Verilog initial constructs                                ; Off                    ; Off                     ;
; Iteration limit for constant Verilog loops                       ; 5000                   ; 5000                    ;
; Iteration limit for non-constant Verilog loops                   ; 250                    ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                     ; On                      ;
; Infer RAMs from Raw Logic                                        ; On                     ; On                      ;
; Parallel Synthesis                                               ; On                     ; On                      ;
; DSP Block Balancing                                              ; Auto                   ; Auto                    ;
; NOT Gate Push-Back                                               ; On                     ; On                      ;
; Power-Up Don't Care                                              ; On                     ; On                      ;
; Remove Redundant Logic Cells                                     ; Off                    ; Off                     ;
; Remove Duplicate Registers                                       ; On                     ; On                      ;
; Ignore CARRY Buffers                                             ; Off                    ; Off                     ;
; Ignore CASCADE Buffers                                           ; Off                    ; Off                     ;
; Ignore GLOBAL Buffers                                            ; Off                    ; Off                     ;
; Ignore ROW GLOBAL Buffers                                        ; Off                    ; Off                     ;
; Ignore LCELL Buffers                                             ; Off                    ; Off                     ;
; Ignore SOFT Buffers                                              ; On                     ; On                      ;
; Limit AHDL Integers to 32 Bits                                   ; Off                    ; Off                     ;
; Optimization Technique                                           ; Balanced               ; Balanced                ;
; Carry Chain Length                                               ; 70                     ; 70                      ;
; Auto Carry Chains                                                ; On                     ; On                      ;
; Auto Open-Drain Pins                                             ; On                     ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                    ; Off                     ;
; Auto ROM Replacement                                             ; On                     ; On                      ;
; Auto RAM Replacement                                             ; On                     ; On                      ;
; Auto DSP Block Replacement                                       ; On                     ; On                      ;
; Auto Shift Register Replacement                                  ; Auto                   ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                   ; Auto                    ;
; Auto Clock Enable Replacement                                    ; On                     ; On                      ;
; Strict RAM Replacement                                           ; Off                    ; Off                     ;
; Allow Synchronous Control Signals                                ; On                     ; On                      ;
; Force Use of Synchronous Clear Signals                           ; Off                    ; Off                     ;
; Auto RAM Block Balancing                                         ; On                     ; On                      ;
; Auto RAM to Logic Cell Conversion                                ; Off                    ; Off                     ;
; Auto Resource Sharing                                            ; Off                    ; Off                     ;
; Allow Any RAM Size For Recognition                               ; Off                    ; Off                     ;
; Allow Any ROM Size For Recognition                               ; Off                    ; Off                     ;
; Allow Any Shift Register Size For Recognition                    ; Off                    ; Off                     ;
; Use LogicLock Constraints during Resource Balancing              ; On                     ; On                      ;
; Ignore translate_off and synthesis_off directives                ; Off                    ; Off                     ;
; Timing-Driven Synthesis                                          ; On                     ; On                      ;
; Report Parameter Settings                                        ; On                     ; On                      ;
; Report Source Assignments                                        ; On                     ; On                      ;
; Report Connectivity Checks                                       ; On                     ; On                      ;
; Ignore Maximum Fan-Out Assignments                               ; Off                    ; Off                     ;
; Synchronization Register Chain Length                            ; 2                      ; 2                       ;
; Power Optimization During Synthesis                              ; Normal compilation     ; Normal compilation      ;
; HDL message level                                                ; Level2                 ; Level2                  ;
; Suppress Register Optimization Related Messages                  ; Off                    ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                   ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                   ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                    ; 100                     ;
; Clock MUX Protection                                             ; On                     ; On                      ;
; Auto Gated Clock Conversion                                      ; Off                    ; Off                     ;
; Block Design Naming                                              ; Auto                   ; Auto                    ;
; SDC constraint protection                                        ; Off                    ; Off                     ;
; Synthesis Effort                                                 ; Auto                   ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                     ; On                      ;
; Pre-Mapping Resynthesis Optimization                             ; Off                    ; Off                     ;
; Analysis & Synthesis Message Level                               ; Medium                 ; Medium                  ;
; Disable Register Merging Across Hierarchies                      ; Auto                   ; Auto                    ;
; Resource Aware Inference For Block RAM                           ; On                     ; On                      ;
+------------------------------------------------------------------+------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type             ; File Name with Absolute Path                                                                                                                                           ; Library ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_convert.vhd                 ; yes             ; User VHDL File        ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd           ;         ;
; top_kalkulator_integer.vhd       ; yes             ; User VHDL File        ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd ;         ;
; my_uart_top.vhd                  ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd            ;         ;
; speed_select.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd           ;         ;
; my_uart_rx.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd             ;         ;
; my_uart_tx.vhd                   ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd             ;         ;
; ascii_to_bcd.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd           ;         ;
; bcd_to_ascii.vhd                 ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd           ;         ;
; clockdiv.vhd                     ; yes             ; Auto-Found VHDL File  ; D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd               ;         ;
+----------------------------------+-----------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 579                        ;
;                                             ;                            ;
; Total combinational functions               ; 559                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 237                        ;
;     -- 3 input functions                    ; 99                         ;
;     -- <=2 input functions                  ; 223                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 411                        ;
;     -- arithmetic mode                      ; 148                        ;
;                                             ;                            ;
; Total registers                             ; 324                        ;
;     -- Dedicated logic registers            ; 324                        ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 21                         ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; UART_convert:UART|clk_send ;
; Maximum fan-out                             ; 164                        ;
; Total fan-out                               ; 2657                       ;
; Average fan-out                             ; 2.87                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name            ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+------------------------+--------------+
; |top_kalkulator_integer               ; 559 (0)             ; 324 (0)                   ; 0           ; 0            ; 0       ; 0         ; 21   ; 0            ; |top_kalkulator_integer                                                           ; top_kalkulator_integer ; work         ;
;    |UART_convert:UART|                ; 559 (410)           ; 324 (220)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART                                         ; UART_convert           ; work         ;
;       |CLOCKDIV:CLOCK7S|              ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|CLOCKDIV:CLOCK7S                        ; CLOCKDIV               ; work         ;
;       |ascii_to_bcd:CONVERT|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|ascii_to_bcd:CONVERT                    ; ascii_to_bcd           ; work         ;
;       |bcd_to_ascii:CONVERT_TO_ASCII| ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|bcd_to_ascii:CONVERT_TO_ASCII           ; bcd_to_ascii           ; work         ;
;       |my_uart_top:UART|              ; 90 (0)              ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART                        ; my_uart_top            ; work         ;
;          |my_uart_rx:receiver|        ; 28 (28)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver    ; my_uart_rx             ; work         ;
;          |my_uart_tx:transmitter|     ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter ; my_uart_tx             ; work         ;
;          |speed_select:speed_rx|      ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_rx  ; speed_select           ; work         ;
;          |speed_select:speed_tx|      ; 22 (22)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_tx  ; speed_select           ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_send                                                                                                          ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+
; Name               ; state_send.done ; state_send.switch ; state_send.sendBCD ; state_send.prepare ; state_send.adder ; state_send.shift ; state_send.start ; state_send.init ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+
; state_send.init    ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 0               ;
; state_send.start   ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 1                ; 1               ;
; state_send.shift   ; 0               ; 0                 ; 0                  ; 0                  ; 0                ; 1                ; 0                ; 1               ;
; state_send.adder   ; 0               ; 0                 ; 0                  ; 0                  ; 1                ; 0                ; 0                ; 1               ;
; state_send.prepare ; 0               ; 0                 ; 0                  ; 1                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.sendBCD ; 0               ; 0                 ; 1                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.switch  ; 0               ; 1                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
; state_send.done    ; 1               ; 0                 ; 0                  ; 0                  ; 0                ; 0                ; 0                ; 1               ;
+--------------------+-----------------+-------------------+--------------------+--------------------+------------------+------------------+------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state ;
+-------------+-------------+----------+----------+---------------+
; Name        ; state.final ; state.RB ; state.RA ; state.init    ;
+-------------+-------------+----------+----------+---------------+
; state.init  ; 0           ; 0        ; 0        ; 0             ;
; state.RA    ; 0           ; 0        ; 1        ; 1             ;
; state.RB    ; 0           ; 1        ; 0        ; 1             ;
; state.final ; 1           ; 0        ; 0        ; 1             ;
+-------------+-------------+----------+----------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_output               ;
+----------------------+--------------------+----------------------+-------------------+
; Name                 ; state_output.final ; state_output.wait_mp ; state_output.init ;
+----------------------+--------------------+----------------------+-------------------+
; state_output.init    ; 0                  ; 0                    ; 0                 ;
; state_output.wait_mp ; 0                  ; 1                    ; 1                 ;
; state_output.final   ; 1                  ; 0                    ; 1                 ;
+----------------------+--------------------+----------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |top_kalkulator_integer|UART_convert:UART|state_7s  ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; state_7s.s4 ; state_7s.s3 ; state_7s.s2 ; state_7s.s1 ;
+-------------+-------------+-------------+-------------+-------------+
; state_7s.s1 ; 0           ; 0           ; 0           ; 0           ;
; state_7s.s2 ; 0           ; 0           ; 1           ; 1           ;
; state_7s.s3 ; 0           ; 1           ; 0           ; 1           ;
; state_7s.s4 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+--------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                            ; Reason for Removal                          ;
+--------------------------------------------------------------------------+---------------------------------------------+
; UART_convert:UART|Seven_Segment[7]                                       ; Stuck at VCC due to stuck port data_in      ;
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|tx_data_i[7]   ; Stuck at GND due to stuck port data_in      ;
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|bps_start_r~en ; Lost fanout                                 ;
; UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|bps_start_r~en    ; Lost fanout                                 ;
; UART_convert:UART|isNegatif                                              ; Stuck at VCC due to stuck port data_in      ;
; UART_convert:UART|REG_B[24..39]                                          ; Merged with UART_convert:UART|REG_B[23]     ;
; UART_convert:UART|REG_B_TMP[24..39]                                      ; Merged with UART_convert:UART|REG_B_TMP[23] ;
; UART_convert:UART|is_receive_done                                        ; Lost fanout                                 ;
; UART_convert:UART|REG_B[0..23,40]                                        ; Lost fanout                                 ;
; UART_convert:UART|REG_B_TMP[0..23,40]                                    ; Lost fanout                                 ;
; UART_convert:UART|isB_negative                                           ; Lost fanout                                 ;
; UART_convert:UART|REGB_BCD[0..47]                                        ; Lost fanout                                 ;
; UART_convert:UART|REGA_BCD[0..43]                                        ; Lost fanout                                 ;
; UART_convert:UART|state_output.init                                      ; Lost fanout                                 ;
; UART_convert:UART|state_output.wait_mp                                   ; Lost fanout                                 ;
; UART_convert:UART|state_output.final                                     ; Lost fanout                                 ;
; Total Number of Removed Registers = 184                                  ;                                             ;
+--------------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                         ;
+---------------------------------+--------------------+------------------------------------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register                                       ;
+---------------------------------+--------------------+------------------------------------------------------------------------------+
; UART_convert:UART|REG_B[1]      ; Lost Fanouts       ; UART_convert:UART|REGB_BCD[4], UART_convert:UART|REGB_BCD[1],                ;
;                                 ;                    ; UART_convert:UART|REGB_BCD[5], UART_convert:UART|REGA_BCD[0],                ;
;                                 ;                    ; UART_convert:UART|REGA_BCD[1]                                                ;
; UART_convert:UART|REG_B_TMP[40] ; Lost Fanouts       ; UART_convert:UART|state_output.wait_mp, UART_convert:UART|state_output.final ;
; UART_convert:UART|REG_B[40]     ; Lost Fanouts       ; UART_convert:UART|isB_negative                                               ;
; UART_convert:UART|REG_B[10]     ; Lost Fanouts       ; UART_convert:UART|REGB_BCD[0]                                                ;
; UART_convert:UART|REGB_BCD[7]   ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[3]                                                ;
; UART_convert:UART|REGB_BCD[6]   ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[2]                                                ;
; UART_convert:UART|REGB_BCD[11]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[7]                                                ;
; UART_convert:UART|REGB_BCD[10]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[6]                                                ;
; UART_convert:UART|REGB_BCD[9]   ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[5]                                                ;
; UART_convert:UART|REGB_BCD[8]   ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[4]                                                ;
; UART_convert:UART|REGB_BCD[12]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[8]                                                ;
; UART_convert:UART|REGB_BCD[13]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[9]                                                ;
; UART_convert:UART|REGB_BCD[15]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[11]                                               ;
; UART_convert:UART|REGB_BCD[14]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[10]                                               ;
; UART_convert:UART|REGB_BCD[19]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[15]                                               ;
; UART_convert:UART|REGB_BCD[18]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[14]                                               ;
; UART_convert:UART|REGB_BCD[17]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[13]                                               ;
; UART_convert:UART|REGB_BCD[16]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[12]                                               ;
; UART_convert:UART|REGB_BCD[20]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[16]                                               ;
; UART_convert:UART|REGB_BCD[21]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[17]                                               ;
; UART_convert:UART|REGB_BCD[23]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[19]                                               ;
; UART_convert:UART|REGB_BCD[22]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[18]                                               ;
; UART_convert:UART|REGB_BCD[27]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[23]                                               ;
; UART_convert:UART|REGB_BCD[26]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[22]                                               ;
; UART_convert:UART|REGB_BCD[25]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[21]                                               ;
; UART_convert:UART|REGB_BCD[24]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[20]                                               ;
; UART_convert:UART|REGB_BCD[28]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[24]                                               ;
; UART_convert:UART|REGB_BCD[29]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[25]                                               ;
; UART_convert:UART|REGB_BCD[31]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[27]                                               ;
; UART_convert:UART|REGB_BCD[30]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[26]                                               ;
; UART_convert:UART|REGB_BCD[35]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[31]                                               ;
; UART_convert:UART|REGB_BCD[34]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[30]                                               ;
; UART_convert:UART|REGB_BCD[33]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[29]                                               ;
; UART_convert:UART|REGB_BCD[32]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[28]                                               ;
; UART_convert:UART|REGB_BCD[36]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[32]                                               ;
; UART_convert:UART|REGB_BCD[37]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[33]                                               ;
; UART_convert:UART|REGB_BCD[39]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[35]                                               ;
; UART_convert:UART|REGB_BCD[38]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[34]                                               ;
; UART_convert:UART|REGB_BCD[43]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[39]                                               ;
; UART_convert:UART|REGB_BCD[42]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[38]                                               ;
; UART_convert:UART|REGB_BCD[41]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[37]                                               ;
; UART_convert:UART|REGB_BCD[40]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[36]                                               ;
; UART_convert:UART|REGB_BCD[47]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[43]                                               ;
; UART_convert:UART|REGB_BCD[46]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[42]                                               ;
; UART_convert:UART|REGB_BCD[45]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[41]                                               ;
; UART_convert:UART|REGB_BCD[44]  ; Lost Fanouts       ; UART_convert:UART|REGA_BCD[40]                                               ;
+---------------------------------+--------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 90    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 69    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 134   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|rs232_tx_r ; 2       ;
; Total number of inverted registers = 1                               ;         ;
+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|num[3]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|num[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|\SendData:convert[0]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[39]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_M[2]                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGB_BCD[6]                                    ;
; 6:1                ; 44 bits   ; 176 LEs       ; 44 LEs               ; 132 LEs                ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGA_BCD[26]                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[14]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[10]                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[7]                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REG_OUT_BCD[2]                                 ;
; 6:1                ; 40 bits   ; 160 LEs       ; 40 LEs               ; 120 LEs                ; Yes        ; |top_kalkulator_integer|UART_convert:UART|REGB_BCD[13]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_kalkulator_integer|UART_convert:UART|state                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_kalkulator_integer|UART_convert:UART|state_send                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; No         ; |top_kalkulator_integer|UART_convert:UART|REG_B                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_kalkulator_integer ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; biner          ; 41    ; Signed Integer                                                ;
; bcd_char       ; 12    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_convert:UART ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; biner          ; 41    ; Signed Integer                        ;
; bcd_char       ; 12    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_convert:UART"                                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_a                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_b                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_m                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isp_s                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isq_s                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_out                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; status               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_in_biner[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_in_biner[39..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_in_biner[9..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_in_biner[40]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_in_biner[10]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_in_biner[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_in_biner[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reg_in_biner[1]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reg_in_biner[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 324                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 26                          ;
;     ENA               ; 119                         ;
;     ENA CLR           ; 15                          ;
;     SCLR              ; 64                          ;
;     SLD               ; 2                           ;
;     plain             ; 70                          ;
; cycloneiii_lcell_comb ; 562                         ;
;     arith             ; 148                         ;
;         2 data inputs ; 148                         ;
;     normal            ; 414                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 237                         ;
;                       ;                             ;
; Max LUT depth         ; 9.90                        ;
; Average LUT depth     ; 4.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Dec  5 13:34:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kalkulator-integer-vhdl -c kalkulator-integer-vhdl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file uart_convert.vhd
    Info (12022): Found design unit 1: UART_convert-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 49
    Info (12023): Found entity 1: UART_convert File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top_kalkulator_integer.vhd
    Info (12022): Found design unit 1: top_kalkulator_integer-kalkulator File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 33
    Info (12023): Found entity 1: top_kalkulator_integer File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 7
Info (12127): Elaborating entity "top_kalkulator_integer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(73): object "REG_A" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(73): object "REG_B" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(74): object "REG_M" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(75): object "isP_s" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(75): object "isQ_s" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at top_kalkulator_integer.vhd(75): object "R_out" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 75
Info (12128): Elaborating entity "UART_convert" for hierarchy "UART_convert:UART" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 89
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(32): used implicit default value for signal "led1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(33): used implicit default value for signal "led2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 33
Warning (10541): VHDL Signal Declaration warning at UART_convert.vhd(34): used implicit default value for signal "led3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at UART_convert.vhd(122): object "SignChar" assigned a value but never read File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 122
Warning (10492): VHDL Process Statement warning at UART_convert.vhd(511): signal "clk_send" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 511
Warning (12125): Using design file my_uart_top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_top-structural File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 28
    Info (12023): Found entity 1: my_uart_top File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 10
Info (12128): Elaborating entity "my_uart_top" for hierarchy "UART_convert:UART|my_uart_top:UART" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 135
Warning (12125): Using design file speed_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: speed_select-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd Line: 29
    Info (12023): Found entity 1: speed_select File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/speed_select.vhd Line: 6
Info (12128): Elaborating entity "speed_select" for hierarchy "UART_convert:UART|my_uart_top:UART|speed_select:speed_rx" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 68
Warning (12125): Using design file my_uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_rx-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 24
    Info (12023): Found entity 1: my_uart_rx File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 10
Info (12128): Elaborating entity "my_uart_rx" for hierarchy "UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 85
Warning (12125): Using design file my_uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: my_uart_tx-RTL File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 23
    Info (12023): Found entity 1: my_uart_tx File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 9
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_top.vhd Line: 96
Warning (12125): Using design file ascii_to_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ascii_to_bcd-asciiBCD File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd Line: 17
    Info (12023): Found entity 1: ascii_to_bcd File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/ascii_to_bcd.vhd Line: 7
Info (12128): Elaborating entity "ascii_to_bcd" for hierarchy "UART_convert:UART|ascii_to_bcd:CONVERT" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 147
Warning (12125): Using design file bcd_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bcd_to_ascii-asciiBCD File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd Line: 16
    Info (12023): Found entity 1: bcd_to_ascii File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/bcd_to_ascii.vhd Line: 7
Info (12128): Elaborating entity "bcd_to_ascii" for hierarchy "UART_convert:UART|bcd_to_ascii:CONVERT_TO_ASCII" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 154
Warning (12125): Using design file clockdiv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CLOCKDIV-behavioural File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd Line: 9
    Info (12023): Found entity 1: CLOCKDIV File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/clockdiv.vhd Line: 4
Info (12128): Elaborating entity "CLOCKDIV" for hierarchy "UART_convert:UART|CLOCKDIV:CLOCK7S" File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 160
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|bps_start" feeding internal logic into a wire File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 16
    Warning (13049): Converted tri-state buffer "UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|bps_start" feeding internal logic into a wire File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_rx.vhd Line: 16
Info (13000): Registers with preset signals will power-up high File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/my_uart_tx.vhd Line: 84
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Seven_Segment[7]" is stuck at VCC File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 17
    Warning (13410): Pin "led1" is stuck at GND File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 20
    Warning (13410): Pin "led2" is stuck at GND File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 21
    Warning (13410): Pin "led3" is stuck at GND File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 149 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 602 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 581 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Tue Dec  5 13:35:05 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:18


