// Seed: 2757762448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
endmodule
macromodule module_1;
  reg id_1;
  integer id_2, id_3;
  assign id_2 = 1 >= id_1;
  always begin
    $display(1, 1, 1'd0, id_2 - 1);
  end
  tri1 id_4 = id_3;
  always_comb #1
    if (id_1 * 1) begin
      begin
        #1 id_3 = {id_3 << 1 - 1};
        $display(id_1 + id_3);
      end
    end else id_1 <= id_3 * id_1;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_3, id_2, id_2, id_2, id_4, id_4
  );
endmodule
