// Seed: 3976689913
module module_0 (
    output wire id_0
);
  wire id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    output uwire id_2
);
  always
    if (-1) #id_4;
    else assign id_2 = 1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    inout wire id_0
    , id_6,
    input tri1 id_1,
    output wand id_2,
    input uwire id_3,
    output supply1 id_4
);
  logic id_7, id_8, id_9;
  assign id_0 = -1;
  assign id_6 = id_3;
  module_0 modCall_1 (id_0);
endmodule
