#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 31 10:56:04 2020
# Process ID: 20295
# Current directory: /home/gwrw/fir1/fir1.runs/impl_1
# Command line: vivado -log test_fun_gen.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_fun_gen.tcl -notrace
# Log file: /home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen.vdi
# Journal file: /home/gwrw/fir1/fir1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_fun_gen.tcl -notrace
Command: link_design -top test_fun_gen -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 470 ; free virtual = 4090
INFO: [Netlist 29-17] Analyzing 146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.609 ; gain = 0.000 ; free physical = 375 ; free virtual = 3996
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2126.609 ; gain = 24.012 ; free physical = 374 ; free virtual = 3995
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2158.625 ; gain = 32.016 ; free physical = 365 ; free virtual = 3986

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 248e19f40

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2372.578 ; gain = 213.953 ; free physical = 130 ; free virtual = 3749

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24265c90b

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 216e185a8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 24f4979c3

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 24f4979c3

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 24f4979c3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24f4979c3

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              1  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695
Ending Logic Optimization Task | Checksum: 18e3fdeb9

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 130 ; free virtual = 3695

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18e3fdeb9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 129 ; free virtual = 3695

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18e3fdeb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 129 ; free virtual = 3695

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 129 ; free virtual = 3695
Ending Netlist Obfuscation Task | Checksum: 18e3fdeb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.516 ; gain = 0.000 ; free physical = 129 ; free virtual = 3695
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2537.516 ; gain = 410.906 ; free physical = 129 ; free virtual = 3695
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2577.535 ; gain = 0.000 ; free physical = 125 ; free virtual = 3691
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_fun_gen_drc_opted.rpt -pb test_fun_gen_drc_opted.pb -rpx test_fun_gen_drc_opted.rpx
Command: report_drc -file test_fun_gen_drc_opted.rpt -pb test_fun_gen_drc_opted.pb -rpx test_fun_gen_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/gwrw/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2609.551 ; gain = 32.016 ; free physical = 112 ; free virtual = 3684
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 110 ; free virtual = 3682
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17ee4dfc2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 110 ; free virtual = 3682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 110 ; free virtual = 3682

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 54f56af0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 3678

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12229e9e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 140 ; free virtual = 3694

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12229e9e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 140 ; free virtual = 3694
Phase 1 Placer Initialization | Checksum: 12229e9e1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 140 ; free virtual = 3694

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b3bd387f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 139 ; free virtual = 3693

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 124 ; free virtual = 3683

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2020982c5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 124 ; free virtual = 3683
Phase 2.2 Global Placement Core | Checksum: 1fe53443e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 124 ; free virtual = 3684
Phase 2 Global Placement | Checksum: 1fe53443e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 124 ; free virtual = 3684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21906679b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 124 ; free virtual = 3684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 231740912

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 123 ; free virtual = 3682

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e9556688

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 123 ; free virtual = 3682

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20fcb606d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 123 ; free virtual = 3682

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ac0b9844

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 121 ; free virtual = 3681

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fda6bdd0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 121 ; free virtual = 3681

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2516a59d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 121 ; free virtual = 3681
Phase 3 Detail Placement | Checksum: 2516a59d2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 121 ; free virtual = 3681

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1845b4469

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.177 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 114da14bd

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cf06bc3b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680
Phase 4.1.1.1 BUFG Insertion | Checksum: 1845b4469

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.177. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c93afe71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680
Phase 4.1 Post Commit Optimization | Checksum: c93afe71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c93afe71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c93afe71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3680

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3681
Phase 4.4 Final Placement Cleanup | Checksum: 129889d97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 129889d97

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3681
Ending Placer Task | Checksum: 11ff95c6a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 120 ; free virtual = 3681
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 123 ; free virtual = 3684
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 117 ; free virtual = 3679
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_fun_gen_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 112 ; free virtual = 3673
INFO: [runtcl-4] Executing : report_utilization -file test_fun_gen_utilization_placed.rpt -pb test_fun_gen_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_fun_gen_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2609.551 ; gain = 0.000 ; free physical = 116 ; free virtual = 3678
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2618.234 ; gain = 8.684 ; free physical = 125 ; free virtual = 3648
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7edc2ea3 ConstDB: 0 ShapeSum: a11d2dc7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11e07afb3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.883 ; gain = 50.965 ; free physical = 105 ; free virtual = 3559
Post Restoration Checksum: NetGraph: 818e350a NumContArr: 9c797aa9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11e07afb3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2699.883 ; gain = 50.965 ; free physical = 105 ; free virtual = 3561

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11e07afb3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.879 ; gain = 57.961 ; free physical = 111 ; free virtual = 3545

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11e07afb3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.879 ; gain = 57.961 ; free physical = 110 ; free virtual = 3545
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 107bcb8d7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2713.879 ; gain = 64.961 ; free physical = 111 ; free virtual = 3541
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.190  | TNS=0.000  | WHS=-0.155 | THS=-5.650 |

Phase 2 Router Initialization | Checksum: 1061376a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2713.879 ; gain = 64.961 ; free physical = 110 ; free virtual = 3541

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 800
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 800
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bd54982a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 109 ; free virtual = 3540

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.589  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 5853c317

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3541
Phase 4 Rip-up And Reroute | Checksum: 5853c317

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3541

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d5c2847f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.669  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d5c2847f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d5c2847f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542
Phase 5 Delay and Skew Optimization | Checksum: d5c2847f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6bf54eab

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.669  | TNS=0.000  | WHS=0.109  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: cb4cd4de

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542
Phase 6 Post Hold Fix | Checksum: cb4cd4de

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 108 ; free virtual = 3542

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0975843 %
  Global Horizontal Routing Utilization  = 0.116606 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ec6ba3e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 107 ; free virtual = 3542

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec6ba3e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 106 ; free virtual = 3540

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11da5ed69

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 106 ; free virtual = 3540

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.669  | TNS=0.000  | WHS=0.109  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11da5ed69

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 106 ; free virtual = 3540
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2716.883 ; gain = 67.965 ; free physical = 122 ; free virtual = 3556

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2716.883 ; gain = 98.648 ; free physical = 122 ; free virtual = 3556
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2736.762 ; gain = 11.875 ; free physical = 114 ; free virtual = 3552
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_fun_gen_drc_routed.rpt -pb test_fun_gen_drc_routed.pb -rpx test_fun_gen_drc_routed.rpx
Command: report_drc -file test_fun_gen_drc_routed.rpt -pb test_fun_gen_drc_routed.pb -rpx test_fun_gen_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_fun_gen_methodology_drc_routed.rpt -pb test_fun_gen_methodology_drc_routed.pb -rpx test_fun_gen_methodology_drc_routed.rpx
Command: report_methodology -file test_fun_gen_methodology_drc_routed.rpt -pb test_fun_gen_methodology_drc_routed.pb -rpx test_fun_gen_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gwrw/fir1/fir1.runs/impl_1/test_fun_gen_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_fun_gen_power_routed.rpt -pb test_fun_gen_power_summary_routed.pb -rpx test_fun_gen_power_routed.rpx
Command: report_power -file test_fun_gen_power_routed.rpt -pb test_fun_gen_power_summary_routed.pb -rpx test_fun_gen_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_fun_gen_route_status.rpt -pb test_fun_gen_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_fun_gen_timing_summary_routed.rpt -pb test_fun_gen_timing_summary_routed.pb -rpx test_fun_gen_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_fun_gen_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_fun_gen_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_fun_gen_bus_skew_routed.rpt -pb test_fun_gen_bus_skew_routed.pb -rpx test_fun_gen_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force test_fun_gen.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_fun_gen.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/gwrw/fir1/fir1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jul 31 10:59:38 2020. For additional details about this file, please refer to the WebTalk help file at /home/gwrw/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 3074.430 ; gain = 278.035 ; free physical = 400 ; free virtual = 3544
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 10:59:40 2020...
