
*** Running vivado
    with args -log hfrisc_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hfrisc_soc.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Nov  6 18:25:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hfrisc_soc.tcl -notrace
Command: link_design -top hfrisc_soc -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1491.859 ; gain = 0.000 ; free physical = 2794 ; free virtual = 11115
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw_i[0]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[1]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[2]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[3]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[4]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[5]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[6]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_i[7]'. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/artix7_nexysa7_basic_soc_sw.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.355 ; gain = 0.000 ; free physical = 2686 ; free virtual = 11008
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1069 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1814.020 ; gain = 88.664 ; free physical = 2620 ; free virtual = 10942

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 224c5ce54

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2267.879 ; gain = 453.859 ; free physical = 2223 ; free virtual = 10546

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Phase 1 Initialization | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Phase 2 Timer Update And Timing Data Collection | Checksum: 224c5ce54

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2019bc651

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Retarget | Checksum: 2019bc651
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f56a0c2f

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Constant propagation | Checksum: 1f56a0c2f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Phase 5 Sweep | Checksum: 25817ec1b

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2612.738 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Sweep | Checksum: 25817ec1b
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 25817ec1b

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233
BUFG optimization | Checksum: 25817ec1b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25817ec1b

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233
Shift Register Optimization | Checksum: 25817ec1b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b227a164

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233
Post Processing Netlist | Checksum: 1b227a164
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.754 ; gain = 0.000 ; free physical = 1909 ; free virtual = 10233
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233
Phase 9 Finalization | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2644.754 ; gain = 32.016 ; free physical = 1909 ; free virtual = 10233

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1735 ; free virtual = 10056
Ending Power Optimization Task | Checksum: 1bda0bdec

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.918 ; gain = 288.164 ; free physical = 1735 ; free virtual = 10056

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1735 ; free virtual = 10056

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1735 ; free virtual = 10056
Ending Netlist Obfuscation Task | Checksum: 1bda0bdec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1735 ; free virtual = 10056
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2932.918 ; gain = 1207.562 ; free physical = 1735 ; free virtual = 10056
INFO: [Vivado 12-24828] Executing command : report_drc -file hfrisc_soc_drc_opted.rpt -pb hfrisc_soc_drc_opted.pb -rpx hfrisc_soc_drc_opted.rpx
Command: report_drc -file hfrisc_soc_drc_opted.rpt -pb hfrisc_soc_drc_opted.pb -rpx hfrisc_soc_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lucas/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1708 ; free virtual = 10030
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1708 ; free virtual = 10030
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1708 ; free virtual = 10030
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1708 ; free virtual = 10030
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1707 ; free virtual = 10030
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1707 ; free virtual = 10031
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1707 ; free virtual = 10031
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10010
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b9d383a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10010
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10010

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ce75bed8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10011

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b543ffaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1687 ; free virtual = 10011

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b543ffaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1687 ; free virtual = 10011
Phase 1 Placer Initialization | Checksum: 2b543ffaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1687 ; free virtual = 10011

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2763653cf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1710 ; free virtual = 10033

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 231e9eb05

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1711 ; free virtual = 10034

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 231e9eb05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1710 ; free virtual = 10033

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1e2e2b251

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10102

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1e2e2b251

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10102

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 386 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 150 nets or LUTs. Breaked 0 LUT, combined 150 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10102

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            150  |                   150  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            150  |                   150  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25b4a3a43

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1779 ; free virtual = 10102
Phase 2.5 Global Place Phase2 | Checksum: 2437f412e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100
Phase 2 Global Placement | Checksum: 2437f412e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d1d958b4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3628e28ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 375d1a19d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 33fe0119b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1777 ; free virtual = 10100

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2bd1ec9ec

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1775 ; free virtual = 10098

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 31e938a65

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1775 ; free virtual = 10098

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2e87d1a63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1774 ; free virtual = 10097
Phase 3 Detail Placement | Checksum: 2e87d1a63

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1774 ; free virtual = 10097

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 216adc835

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.081 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: b2b23dd3

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f25f46ab

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
Phase 4.1.1.1 BUFG Insertion | Checksum: 216adc835

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.081. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 250571db8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
Phase 4.1 Post Commit Optimization | Checksum: 250571db8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 250571db8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 250571db8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
Phase 4.3 Placer Reporting | Checksum: 250571db8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 295656087

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
Ending Placer Task | Checksum: 233a04f33

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
70 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1763 ; free virtual = 10087
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hfrisc_soc_utilization_placed.rpt -pb hfrisc_soc_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file hfrisc_soc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1704 ; free virtual = 10026
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hfrisc_soc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1702 ; free virtual = 10025
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1701 ; free virtual = 10026
Wrote PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10024
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10024
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10024
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10024
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10025
Write Physdb Complete: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 10025
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1688 ; free virtual = 10014
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 9.081 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1687 ; free virtual = 10014
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10020
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10020
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10020
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10020
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10021
Write Physdb Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1684 ; free virtual = 10021
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b5f66513 ConstDB: 0 ShapeSum: cbd78a8a RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: a6acc6bf | NumContArr: fabcfde3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 326bbb9dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1597 ; free virtual = 9924

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 326bbb9dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1597 ; free virtual = 9924

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 326bbb9dc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1597 ; free virtual = 9924
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2da9fff3b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1567 ; free virtual = 9894
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.996  | TNS=0.000  | WHS=-0.067 | THS=-0.067 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000261131 %
  Global Horizontal Routing Utilization  = 0.0004973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3920
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3916
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 206fdb3b0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1563 ; free virtual = 9891

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 206fdb3b0

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1563 ; free virtual = 9891

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1beab6b96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1565 ; free virtual = 9892
Phase 4 Initial Routing | Checksum: 1beab6b96

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1565 ; free virtual = 9892

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.787  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1a0ad00ab

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
Phase 5 Rip-up And Reroute | Checksum: 1a0ad00ab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1a0ad00ab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1a0ad00ab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
Phase 6 Delay and Skew Optimization | Checksum: 1a0ad00ab

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.883  | TNS=0.000  | WHS=0.247  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c8c9ac31

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
Phase 7 Post Hold Fix | Checksum: 1c8c9ac31

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7219 %
  Global Horizontal Routing Utilization  = 2.02217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c8c9ac31

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c8c9ac31

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2537b28cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2537b28cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.883  | TNS=0.000  | WHS=0.247  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2537b28cc

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
Total Elapsed time in route_design: 19.98 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b79fa8e8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b79fa8e8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2932.918 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9898
INFO: [Vivado 12-24828] Executing command : report_drc -file hfrisc_soc_drc_routed.rpt -pb hfrisc_soc_drc_routed.pb -rpx hfrisc_soc_drc_routed.rpx
Command: report_drc -file hfrisc_soc_drc_routed.rpt -pb hfrisc_soc_drc_routed.pb -rpx hfrisc_soc_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hfrisc_soc_methodology_drc_routed.rpt -pb hfrisc_soc_methodology_drc_routed.pb -rpx hfrisc_soc_methodology_drc_routed.rpx
Command: report_methodology -file hfrisc_soc_methodology_drc_routed.rpt -pb hfrisc_soc_methodology_drc_routed.pb -rpx hfrisc_soc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hfrisc_soc_timing_summary_routed.rpt -pb hfrisc_soc_timing_summary_routed.pb -rpx hfrisc_soc_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hfrisc_soc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hfrisc_soc_route_status.rpt -pb hfrisc_soc_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hfrisc_soc_bus_skew_routed.rpt -pb hfrisc_soc_bus_skew_routed.pb -rpx hfrisc_soc_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hfrisc_soc_power_routed.rpt -pb hfrisc_soc_power_summary_routed.pb -rpx hfrisc_soc_power_routed.rpx
Command: report_power -file hfrisc_soc_power_routed.rpt -pb hfrisc_soc_power_summary_routed.pb -rpx hfrisc_soc_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hfrisc_soc_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 3053.543 ; gain = 120.625 ; free physical = 1472 ; free virtual = 9806
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1472 ; free virtual = 9808
Wrote PlaceDB: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9814
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9814
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9815
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9815
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9815
Write Physdb Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3053.543 ; gain = 0.000 ; free physical = 1470 ; free virtual = 9816
INFO: [Common 17-1381] The checkpoint '/home/lucas/Desktop/facul/a2025_2/CSD_contrucao_sistemas_digitais/hf-risc/T2/T2_viva/T2_viva.runs/impl_1/hfrisc_soc_routed.dcp' has been generated.
Command: write_bitstream -force hfrisc_soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hfrisc_soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3350.375 ; gain = 296.832 ; free physical = 1142 ; free virtual = 9482
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:26:34 2025...

*** Running vivado
    with args -log hfrisc_soc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source hfrisc_soc.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Nov 13 17:52:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hfrisc_soc.tcl -notrace
Command: open_checkpoint hfrisc_soc_routed.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1488.887 ; gain = 0.000 ; free physical = 1349 ; free virtual = 9757
INFO: [Netlist 29-17] Analyzing 1261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1567.574 ; gain = 2.000 ; free physical = 1269 ; free virtual = 9678
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 744 ; free virtual = 9167
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 744 ; free virtual = 9167
Read PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 732 ; free virtual = 9155
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 732 ; free virtual = 9155
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 732 ; free virtual = 9155
Read Physdb Files: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 732 ; free virtual = 9155
Restored from archive | CPU: 0.410000 secs | Memory: 13.918419 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2189.059 ; gain = 7.938 ; free physical = 732 ; free virtual = 9155
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.059 ; gain = 0.000 ; free physical = 732 ; free virtual = 9155
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1069 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2189.059 ; gain = 714.070 ; free physical = 732 ; free virtual = 9155
Command: write_bitstream -force hfrisc_soc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lucas/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./hfrisc_soc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.133 ; gain = 583.074 ; free physical = 314 ; free virtual = 8649
INFO: [Common 17-206] Exiting Vivado at Thu Nov 13 17:52:56 2025...
