#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x201d2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2015f30 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x20528e0 .functor NOT 1, L_0x2053c70, C4<0>, C4<0>, C4<0>;
L_0x20539d0 .functor XOR 1, L_0x2053870, L_0x2053930, C4<0>, C4<0>;
L_0x2053b60 .functor XOR 1, L_0x20539d0, L_0x2053a90, C4<0>, C4<0>;
v0x2051c90_0 .net *"_ivl_10", 0 0, L_0x2053a90;  1 drivers
v0x2051d90_0 .net *"_ivl_12", 0 0, L_0x2053b60;  1 drivers
v0x2051e70_0 .net *"_ivl_2", 0 0, L_0x20537b0;  1 drivers
v0x2051f30_0 .net *"_ivl_4", 0 0, L_0x2053870;  1 drivers
v0x2052010_0 .net *"_ivl_6", 0 0, L_0x2053930;  1 drivers
v0x20520f0_0 .net *"_ivl_8", 0 0, L_0x20539d0;  1 drivers
v0x20521d0_0 .var "clk", 0 0;
v0x2052270_0 .var/2u "stats1", 159 0;
v0x2052330_0 .var/2u "strobe", 0 0;
v0x2052480_0 .net "tb_match", 0 0, L_0x2053c70;  1 drivers
v0x2052540_0 .net "tb_mismatch", 0 0, L_0x20528e0;  1 drivers
v0x2052600_0 .net "x", 0 0, v0x204f5b0_0;  1 drivers
v0x20526a0_0 .net "y", 0 0, v0x204f670_0;  1 drivers
v0x2052740_0 .net "z_dut", 0 0, L_0x2053650;  1 drivers
v0x2052810_0 .net "z_ref", 0 0, L_0x2052a50;  1 drivers
L_0x20537b0 .concat [ 1 0 0 0], L_0x2052a50;
L_0x2053870 .concat [ 1 0 0 0], L_0x2052a50;
L_0x2053930 .concat [ 1 0 0 0], L_0x2053650;
L_0x2053a90 .concat [ 1 0 0 0], L_0x2052a50;
L_0x2053c70 .cmp/eeq 1, L_0x20537b0, L_0x2053b60;
S_0x201b810 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x2015f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20529b0 .functor NOT 1, v0x204f670_0, C4<0>, C4<0>, C4<0>;
L_0x2052a50 .functor OR 1, v0x204f5b0_0, L_0x20529b0, C4<0>, C4<0>;
v0x201e7d0_0 .net *"_ivl_0", 0 0, L_0x20529b0;  1 drivers
v0x201e870_0 .net "x", 0 0, v0x204f5b0_0;  alias, 1 drivers
v0x204f0b0_0 .net "y", 0 0, v0x204f670_0;  alias, 1 drivers
v0x204f150_0 .net "z", 0 0, L_0x2052a50;  alias, 1 drivers
S_0x204f290 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x2015f30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x204f4d0_0 .net "clk", 0 0, v0x20521d0_0;  1 drivers
v0x204f5b0_0 .var "x", 0 0;
v0x204f670_0 .var "y", 0 0;
E_0x1ffb1d0 .event negedge, v0x204f4d0_0;
E_0x1ffd650/0 .event negedge, v0x204f4d0_0;
E_0x1ffd650/1 .event posedge, v0x204f4d0_0;
E_0x1ffd650 .event/or E_0x1ffd650/0, E_0x1ffd650/1;
S_0x204f710 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x2015f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2053420 .functor OR 1, L_0x2052b50, L_0x20532a0, C4<0>, C4<0>;
L_0x20535c0 .functor AND 1, L_0x2053030, L_0x2052ec0, C4<1>, C4<1>;
L_0x2053650 .functor XOR 1, L_0x2053420, L_0x20535c0, C4<0>, C4<0>;
v0x2051350_0 .net "a", 0 0, L_0x2052b50;  1 drivers
v0x20513f0_0 .net "b", 0 0, L_0x2052ec0;  1 drivers
v0x20514b0_0 .net "c", 0 0, L_0x2053030;  1 drivers
v0x2051550_0 .net "d", 0 0, L_0x20532a0;  1 drivers
v0x20515f0_0 .net "out_and", 0 0, L_0x20535c0;  1 drivers
v0x20516e0_0 .net "out_or", 0 0, L_0x2053420;  1 drivers
v0x2051780_0 .net "x", 0 0, v0x204f5b0_0;  alias, 1 drivers
v0x2051820_0 .net "y", 0 0, v0x204f670_0;  alias, 1 drivers
v0x2051950_0 .net "z", 0 0, L_0x2053650;  alias, 1 drivers
S_0x204f8f0 .scope module, "a1" "A" 4 20, 4 1 0, S_0x204f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2052ac0 .functor XOR 1, v0x204f5b0_0, v0x204f670_0, C4<0>, C4<0>;
L_0x2052b50 .functor AND 1, L_0x2052ac0, v0x204f5b0_0, C4<1>, C4<1>;
v0x204fb60_0 .net *"_ivl_0", 0 0, L_0x2052ac0;  1 drivers
v0x204fc60_0 .net "x", 0 0, v0x204f5b0_0;  alias, 1 drivers
v0x204fd70_0 .net "y", 0 0, v0x204f670_0;  alias, 1 drivers
v0x204fe60_0 .net "z", 0 0, L_0x2052b50;  alias, 1 drivers
S_0x204ff60 .scope module, "a2" "A" 4 22, 4 1 0, S_0x204f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2052fa0 .functor XOR 1, L_0x2052b50, L_0x2052ec0, C4<0>, C4<0>;
L_0x2053030 .functor AND 1, L_0x2052fa0, L_0x2052b50, C4<1>, C4<1>;
v0x20501b0_0 .net *"_ivl_0", 0 0, L_0x2052fa0;  1 drivers
v0x20502b0_0 .net "x", 0 0, L_0x2052b50;  alias, 1 drivers
v0x2050370_0 .net "y", 0 0, L_0x2052ec0;  alias, 1 drivers
v0x2050440_0 .net "z", 0 0, L_0x2053030;  alias, 1 drivers
S_0x2050540 .scope module, "b1" "B" 4 21, 4 8 0, S_0x204f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x2052ec0 .functor AND 1, L_0x2052c70, L_0x2052d10, C4<1>, C4<1>;
v0x20507c0_0 .net *"_ivl_1", 0 0, L_0x2052c70;  1 drivers
v0x2050880_0 .net *"_ivl_3", 0 0, L_0x2052d10;  1 drivers
v0x2050940_0 .net "x", 0 0, v0x204f5b0_0;  alias, 1 drivers
v0x2050a10_0 .net "y", 0 0, v0x204f670_0;  alias, 1 drivers
v0x2050ab0_0 .net "z", 0 0, L_0x2052ec0;  alias, 1 drivers
L_0x2052c70 .reduce/xor v0x204f5b0_0;
L_0x2052d10 .reduce/xor v0x204f670_0;
S_0x2050be0 .scope module, "b2" "B" 4 23, 4 8 0, S_0x204f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20532a0 .functor AND 1, L_0x2053160, L_0x2053200, C4<1>, C4<1>;
v0x2050e30_0 .net *"_ivl_1", 0 0, L_0x2053160;  1 drivers
v0x2050f10_0 .net *"_ivl_3", 0 0, L_0x2053200;  1 drivers
v0x2050fd0_0 .net "x", 0 0, L_0x2052b50;  alias, 1 drivers
v0x20510f0_0 .net "y", 0 0, L_0x2052ec0;  alias, 1 drivers
v0x20511e0_0 .net "z", 0 0, L_0x20532a0;  alias, 1 drivers
L_0x2053160 .reduce/xor L_0x2052b50;
L_0x2053200 .reduce/xor L_0x2052ec0;
S_0x2051ae0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x2015f30;
 .timescale -12 -12;
E_0x1ffd790 .event anyedge, v0x2052330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2052330_0;
    %nor/r;
    %assign/vec4 v0x2052330_0, 0;
    %wait E_0x1ffd790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x204f290;
T_1 ;
    %wait E_0x1ffd650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x204f670_0, 0;
    %assign/vec4 v0x204f5b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x204f290;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ffb1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2015f30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20521d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2052330_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2015f30;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x20521d0_0;
    %inv;
    %store/vec4 v0x20521d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2015f30;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x204f4d0_0, v0x2052540_0, v0x2052600_0, v0x20526a0_0, v0x2052810_0, v0x2052740_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2015f30;
T_6 ;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2052270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2015f30;
T_7 ;
    %wait E_0x1ffd650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2052270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052270_0, 4, 32;
    %load/vec4 v0x2052480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052270_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2052270_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052270_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x2052810_0;
    %load/vec4 v0x2052810_0;
    %load/vec4 v0x2052740_0;
    %xor;
    %load/vec4 v0x2052810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052270_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x2052270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2052270_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/mt2015_q4/iter0/response21/top_module.sv";
