{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527143846165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527143846178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 01:37:25 2018 " "Processing started: Thu May 24 01:37:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527143846178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143846178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143846178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527143847594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527143847595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_osc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file square_osc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 square_osc-Behavioral " "Found design unit 1: square_osc-Behavioral" {  } { { "square_osc.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/square_osc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527143872089 ""} { "Info" "ISGN_ENTITY_NAME" "1 square_osc " "Found entity 1: square_osc" {  } { { "square_osc.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/square_osc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527143872089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143872089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file synth_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 synth_top " "Found entity 1: synth_top" {  } { { "synth_top.bdf" "" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527143872098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143872098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file note_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 note_mux-rtl " "Found design unit 1: note_mux-rtl" {  } { { "note_mux.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/note_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527143872108 ""} { "Info" "ISGN_ENTITY_NAME" "1 note_mux " "Found entity 1: note_mux" {  } { { "note_mux.vhd" "" { Text "C:/Users/DannZ/Documents/FPGASynthesizer/synth/note_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527143872108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143872108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth_top " "Elaborating entity \"synth_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527143872224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_mux note_mux:inst13 " "Elaborating entity \"note_mux\" for hierarchy \"note_mux:inst13\"" {  } { { "synth_top.bdf" "inst13" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 488 1088 1264 568 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst8 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst8\"" {  } { { "synth_top.bdf" "inst8" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 16 408 552 96 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst1 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst1\"" {  } { { "synth_top.bdf" "inst1" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 192 408 552 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst3 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst3\"" {  } { { "synth_top.bdf" "inst3" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 368 408 552 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst4 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst4\"" {  } { { "synth_top.bdf" "inst4" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 456 408 552 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst6 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst6\"" {  } { { "synth_top.bdf" "inst6" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 632 408 552 712 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst9 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst9\"" {  } { { "synth_top.bdf" "inst9" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 808 408 552 888 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst11 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst11\"" {  } { { "synth_top.bdf" "inst11" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 984 408 552 1064 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst12 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst12\"" {  } { { "synth_top.bdf" "inst12" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 1072 408 552 1152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst\"" {  } { { "synth_top.bdf" "inst" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 104 408 552 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst10 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst10\"" {  } { { "synth_top.bdf" "inst10" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 896 408 552 976 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst2 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst2\"" {  } { { "synth_top.bdf" "inst2" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 280 408 552 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst5 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst5\"" {  } { { "synth_top.bdf" "inst5" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 544 408 552 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_osc square_osc:inst7 " "Elaborating entity \"square_osc\" for hierarchy \"square_osc:inst7\"" {  } { { "synth_top.bdf" "inst7" { Schematic "C:/Users/DannZ/Documents/FPGASynthesizer/synth/synth_top.bdf" { { 720 408 552 800 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143872761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527143874264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527143875693 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527143875693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "316 " "Implemented 316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527143875856 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527143875856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "306 " "Implemented 306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527143875856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527143875856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527143875924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 01:37:55 2018 " "Processing ended: Thu May 24 01:37:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527143875924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527143875924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527143875924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527143875924 ""}
