#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Aug 06 10:21:37 2014
# Process ID: 2104
# Log file: C:/Users/tlenzi/Desktop/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/planAhead_run_1/planAhead.log
# Journal file: C:/Users/tlenzi/Desktop/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/tlenzi/Desktop/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/pa.fromNetlist.tcl
startgroup
create_pblock pblock_gtx_rx_mux_0_inst
add_cells_to_pblock pblock_gtx_rx_mux_0_inst [get_cells [list usr/gtx_rx_mux_0_inst]] -clear_locs
endgroup
delete_pblock [get_pblocks  pblock_gtx_rx_mux_0_inst]
startgroup
create_pblock pblock_gtx_rx_mux_0_inst
resize_pblock pblock_gtx_rx_mux_0_inst -add {SLICE_X102Y0:SLICE_X105Y4 RAMB18_X6Y0:RAMB18_X6Y1 RAMB36_X6Y0:RAMB36_X6Y0}
add_cells_to_pblock pblock_gtx_rx_mux_0_inst [get_cells [list usr/gtx_rx_mux_0_inst]] -clear_locs
endgroup
startgroup
create_pblock pblock_gtx_tx_mux_0_inst
resize_pblock pblock_gtx_tx_mux_0_inst -add {SLICE_X102Y5:SLICE_X105Y10 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1}
add_cells_to_pblock pblock_gtx_tx_mux_0_inst [get_cells [list usr/gtx_tx_mux_0_inst]] -clear_locs
endgroup
resize_pblock pblock_gtx_tx_mux_0_inst -add {SLICE_X102Y5:SLICE_X105Y11 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -remove {SLICE_X102Y5:SLICE_X105Y10 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -locs keep_all
resize_pblock pblock_gtx_tx_mux_0_inst -add {SLICE_X102Y5:SLICE_X105Y9 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -remove {SLICE_X102Y5:SLICE_X105Y11 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -locs keep_all
startgroup
create_pblock pblock_gtx_rx_mux_1_inst
resize_pblock pblock_gtx_rx_mux_1_inst -add {SLICE_X102Y10:SLICE_X105Y14 RAMB18_X6Y4:RAMB18_X6Y5 RAMB36_X6Y2:RAMB36_X6Y2}
add_cells_to_pblock pblock_gtx_rx_mux_1_inst [get_cells [list usr/gtx_rx_mux_1_inst]] -clear_locs
endgroup
startgroup
create_pblock pblock_gtx_tx_mux_1_inst
resize_pblock pblock_gtx_tx_mux_1_inst -add {SLICE_X102Y15:SLICE_X105Y19 RAMB18_X6Y6:RAMB18_X6Y7 RAMB36_X6Y3:RAMB36_X6Y3}
add_cells_to_pblock pblock_gtx_tx_mux_1_inst [get_cells [list usr/gtx_tx_mux_1_inst]] -clear_locs
endgroup
startgroup
create_pblock pblock_ipb_vfat2_0_inst
resize_pblock pblock_ipb_vfat2_0_inst -add {SLICE_X92Y0:SLICE_X101Y9 RAMB18_X5Y0:RAMB18_X5Y3 RAMB36_X5Y0:RAMB36_X5Y1}
add_cells_to_pblock pblock_ipb_vfat2_0_inst [get_cells [list usr/ipb_vfat2_0_inst]] -clear_locs
endgroup
startgroup
create_pblock pblock_ipb_vfat2_1_inst
resize_pblock pblock_ipb_vfat2_1_inst -add {SLICE_X92Y10:SLICE_X101Y19 RAMB18_X5Y4:RAMB18_X5Y7 RAMB36_X5Y2:RAMB36_X5Y3}
add_cells_to_pblock pblock_ipb_vfat2_1_inst [get_cells [list usr/ipb_vfat2_1_inst]] -clear_locs
endgroup
resize_pblock pblock_ipb_vfat2_1_inst -add {SLICE_X92Y10:SLICE_X101Y19 RAMB18_X5Y4:RAMB18_X5Y7 RAMB36_X5Y2:RAMB36_X5Y3} -remove {SLICE_X92Y10:SLICE_X101Y19 RAMB18_X5Y4:RAMB18_X5Y7 RAMB36_X5Y2:RAMB36_X5Y3} -locs keep_all
resize_pblock pblock_ipb_vfat2_1_inst -add {SLICE_X92Y10:SLICE_X99Y19 RAMB18_X5Y4:RAMB18_X5Y7 RAMB36_X5Y2:RAMB36_X5Y3} -remove {SLICE_X92Y10:SLICE_X101Y19 RAMB18_X5Y4:RAMB18_X5Y7 RAMB36_X5Y2:RAMB36_X5Y3} -locs keep_all
resize_pblock pblock_gtx_tx_mux_1_inst -add {SLICE_X100Y15:SLICE_X105Y19 RAMB18_X6Y6:RAMB18_X6Y7 RAMB36_X6Y3:RAMB36_X6Y3} -remove {SLICE_X102Y15:SLICE_X105Y19 RAMB18_X6Y6:RAMB18_X6Y7 RAMB36_X6Y3:RAMB36_X6Y3} -locs keep_all
resize_pblock pblock_gtx_rx_mux_1_inst -add {SLICE_X100Y10:SLICE_X105Y14 RAMB18_X6Y4:RAMB18_X6Y5 RAMB36_X6Y2:RAMB36_X6Y2} -remove {SLICE_X102Y10:SLICE_X105Y14 RAMB18_X6Y4:RAMB18_X6Y5 RAMB36_X6Y2:RAMB36_X6Y2} -locs keep_all
resize_pblock pblock_ipb_vfat2_0_inst -add {SLICE_X92Y0:SLICE_X101Y9 RAMB18_X5Y0:RAMB18_X5Y3 RAMB36_X5Y0:RAMB36_X5Y1} -remove {SLICE_X92Y0:SLICE_X101Y9 RAMB18_X5Y0:RAMB18_X5Y3 RAMB36_X5Y0:RAMB36_X5Y1} -locs keep_all
resize_pblock pblock_ipb_vfat2_0_inst -add {SLICE_X92Y0:SLICE_X99Y9 RAMB18_X5Y0:RAMB18_X5Y3 RAMB36_X5Y0:RAMB36_X5Y1} -remove {SLICE_X92Y0:SLICE_X101Y9 RAMB18_X5Y0:RAMB18_X5Y3 RAMB36_X5Y0:RAMB36_X5Y1} -locs keep_all
resize_pblock pblock_gtx_tx_mux_0_inst -add {SLICE_X100Y5:SLICE_X105Y9 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -remove {SLICE_X102Y5:SLICE_X105Y9 RAMB18_X6Y2:RAMB18_X6Y3 RAMB36_X6Y1:RAMB36_X6Y1} -locs keep_all
resize_pblock pblock_gtx_rx_mux_0_inst -add {SLICE_X100Y0:SLICE_X105Y4 RAMB18_X6Y0:RAMB18_X6Y1 RAMB36_X6Y0:RAMB36_X6Y0} -remove {SLICE_X102Y0:SLICE_X105Y4 RAMB18_X6Y0:RAMB18_X6Y1 RAMB36_X6Y0:RAMB36_X6Y0} -locs keep_all
save_constraints
