INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/kcpsm6/kcpsm6.srcs/sources_1/imports/kcpsm6/Rom_program.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rom_program
INFO: [VRFC 10-307] analyzing entity jtag_loader_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/kcpsm6/kcpsm6.srcs/sources_1/imports/kcpsm6/kcpsm6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity kcpsm6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/kcpsm6/kcpsm6.srcs/sources_1/imports/kcpsm6/kcpsm6_design_template.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/xup/fpga_flow/2016_2_zynq_labs/kcpsm6/kcpsm6.srcs/sim_1/new/testb_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_main
