// Seed: 2723637099
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output wire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri id_7,
    input wire id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16
);
  assign module_1.id_17 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd70
) (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 _id_5,
    input uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input wire module_1,
    output wire id_13,
    output wire id_14,
    input supply0 id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wire id_18,
    input uwire id_19,
    input uwire id_20,
    input tri id_21,
    input tri id_22,
    output tri0 id_23
);
  assign id_14 = id_8 && -1;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_23,
      id_14,
      id_13,
      id_14,
      id_3,
      id_13,
      id_18,
      id_11,
      id_17,
      id_8,
      id_22,
      id_17,
      id_8,
      id_16,
      id_14
  );
  logic [  -1 : id_5] id_25;
  logic [-1 : -1 'd0] id_26;
endmodule
