<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p472" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_472{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_472{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_472{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_472{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_472{left:145px;bottom:878px;letter-spacing:0.14px;}
#t6_472{left:145px;bottom:851px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t7_472{left:145px;bottom:836px;letter-spacing:-0.23px;word-spacing:-0.04px;}
#t8_472{left:169px;bottom:822px;letter-spacing:-0.25px;}
#t9_472{left:193px;bottom:807px;letter-spacing:-0.24px;}
#ta_472{left:169px;bottom:792px;letter-spacing:-0.25px;}
#tb_472{left:193px;bottom:777px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#tc_472{left:216px;bottom:763px;letter-spacing:-0.25px;word-spacing:0.04px;}
#td_472{left:193px;bottom:748px;letter-spacing:-0.25px;}
#te_472{left:216px;bottom:733px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tf_472{left:169px;bottom:718px;letter-spacing:-0.25px;}
#tg_472{left:193px;bottom:704px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#th_472{left:216px;bottom:689px;letter-spacing:-0.25px;word-spacing:0.01px;}
#ti_472{left:240px;bottom:674px;letter-spacing:-0.23px;word-spacing:-0.04px;}
#tj_472{left:216px;bottom:660px;letter-spacing:-0.25px;}
#tk_472{left:240px;bottom:645px;letter-spacing:-0.22px;word-spacing:-0.05px;}
#tl_472{left:193px;bottom:630px;letter-spacing:-0.25px;}
#tm_472{left:216px;bottom:615px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tn_472{left:169px;bottom:600px;letter-spacing:-0.24px;word-spacing:0.01px;}
#to_472{left:193px;bottom:586px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tp_472{left:216px;bottom:571px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#tq_472{left:264px;bottom:556px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tr_472{left:193px;bottom:542px;letter-spacing:-0.24px;word-spacing:-0.01px;}
#ts_472{left:216px;bottom:527px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tt_472{left:145px;bottom:512px;letter-spacing:-0.23px;}
#tu_472{left:145px;bottom:497px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tv_472{left:169px;bottom:483px;letter-spacing:-0.25px;word-spacing:0.02px;}
#tw_472{left:193px;bottom:468px;letter-spacing:-0.25px;word-spacing:0.01px;}
#tx_472{left:169px;bottom:453px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#ty_472{left:193px;bottom:438px;letter-spacing:-0.25px;word-spacing:0.01px;}
#tz_472{left:145px;bottom:395px;letter-spacing:0.17px;}
#t10_472{left:145px;bottom:366px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t11_472{left:275px;bottom:367px;letter-spacing:-0.24px;}
#t12_472{left:305px;bottom:366px;}
#t13_472{left:311px;bottom:367px;letter-spacing:-0.25px;}
#t14_472{left:335px;bottom:366px;}
#t15_472{left:342px;bottom:367px;letter-spacing:-0.24px;}
#t16_472{left:371px;bottom:366px;letter-spacing:-0.07px;word-spacing:-0.33px;}
#t17_472{left:401px;bottom:367px;letter-spacing:-0.25px;}
#t18_472{left:428px;bottom:366px;letter-spacing:-0.13px;word-spacing:-0.3px;}
#t19_472{left:275px;bottom:349px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1a_472{left:275px;bottom:333px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t1b_472{left:145px;bottom:304px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_472{left:275px;bottom:304px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1d_472{left:275px;bottom:287px;letter-spacing:-0.12px;}
#t1e_472{left:145px;bottom:258px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_472{left:275px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_472{left:145px;bottom:229px;letter-spacing:-0.11px;}
#t1h_472{left:275px;bottom:229px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_472{left:503px;bottom:230px;letter-spacing:-0.01px;}
#t1j_472{left:597px;bottom:229px;letter-spacing:-0.08px;}
#t1k_472{left:145px;bottom:200px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1l_472{left:275px;bottom:200px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1m_472{left:275px;bottom:183px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1n_472{left:275px;bottom:167px;letter-spacing:-0.01px;}
#t1o_472{left:365px;bottom:166px;}

.s1_472{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_472{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_472{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_472{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s5_472{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s6_472{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s7_472{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.t.v0_472{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts472" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg472Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg472" style="-webkit-user-select: none;"><object width="825" height="990" data="472/472.svg" type="image/svg+xml" id="pdf472" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_472" class="t s1_472">ARM Addressing Modes </span>
<span id="t2_472" class="t s2_472">A5-32 </span><span id="t3_472" class="t s1_472">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_472" class="t s2_472">ARM DDI 0100I </span>
<span id="t5_472" class="t s3_472">Operation </span>
<span id="t6_472" class="t v0_472 s4_472">address = Rn </span>
<span id="t7_472" class="t v0_472 s4_472">case shift of </span>
<span id="t8_472" class="t v0_472 s4_472">0b00 /* LSL */ </span>
<span id="t9_472" class="t v0_472 s4_472">index = Rm Logical_Shift_Left shift_imm </span>
<span id="ta_472" class="t v0_472 s4_472">0b01 /* LSR */ </span>
<span id="tb_472" class="t v0_472 s4_472">if shift_imm == 0 then /* LSR #32 */ </span>
<span id="tc_472" class="t v0_472 s4_472">index = 0 </span>
<span id="td_472" class="t v0_472 s4_472">else </span>
<span id="te_472" class="t v0_472 s4_472">index = Rm Logical_Shift_Right shift_imm </span>
<span id="tf_472" class="t v0_472 s4_472">0b10 /* ASR */ </span>
<span id="tg_472" class="t v0_472 s4_472">if shift_imm == 0 then /* ASR #32 */ </span>
<span id="th_472" class="t v0_472 s4_472">if Rm[31] == 1 then </span>
<span id="ti_472" class="t v0_472 s4_472">index = 0xFFFFFFFF </span>
<span id="tj_472" class="t v0_472 s4_472">else </span>
<span id="tk_472" class="t v0_472 s4_472">index = 0 </span>
<span id="tl_472" class="t v0_472 s4_472">else </span>
<span id="tm_472" class="t v0_472 s4_472">index = Rm Arithmetic_Shift_Right shift_imm </span>
<span id="tn_472" class="t v0_472 s4_472">0b11 /* ROR or RRX */ </span>
<span id="to_472" class="t v0_472 s4_472">if shift_imm == 0 then /* RRX */ </span>
<span id="tp_472" class="t v0_472 s4_472">index = (C Flag Logical_Shift_Left 31) OR </span>
<span id="tq_472" class="t v0_472 s4_472">(Rm Logical_Shift_Right 1) </span>
<span id="tr_472" class="t v0_472 s4_472">else /* ROR */ </span>
<span id="ts_472" class="t v0_472 s4_472">index = Rm Rotate_Right shift_imm </span>
<span id="tt_472" class="t v0_472 s4_472">endcase </span>
<span id="tu_472" class="t v0_472 s4_472">if ConditionPassed(cond) then </span>
<span id="tv_472" class="t v0_472 s4_472">if U == 1 then </span>
<span id="tw_472" class="t v0_472 s4_472">Rn = Rn + index </span>
<span id="tx_472" class="t v0_472 s4_472">else /* U == 0 */ </span>
<span id="ty_472" class="t v0_472 s4_472">Rn = Rn - index </span>
<span id="tz_472" class="t s3_472">Notes </span>
<span id="t10_472" class="t s5_472">The W bit </span><span id="t11_472" class="t v0_472 s4_472">LDRBT</span><span id="t12_472" class="t s6_472">, </span><span id="t13_472" class="t v0_472 s4_472">LDRT</span><span id="t14_472" class="t s6_472">, </span><span id="t15_472" class="t v0_472 s4_472">STRBT</span><span id="t16_472" class="t s6_472">, and </span><span id="t17_472" class="t v0_472 s4_472">STRT </span><span id="t18_472" class="t s6_472">only support post-indexed addressing modes. They use </span>
<span id="t19_472" class="t s6_472">a minor modification of the above bit pattern, where bit[21] (the W bit) is 1, not 0 </span>
<span id="t1a_472" class="t s6_472">as shown. </span>
<span id="t1b_472" class="t s5_472">The B bit </span><span id="t1c_472" class="t s6_472">This bit distinguishes between an unsigned byte (B == 1) and a word (B == 0) </span>
<span id="t1d_472" class="t s6_472">access. </span>
<span id="t1e_472" class="t s5_472">The L bit </span><span id="t1f_472" class="t s6_472">This bit distinguishes between a Load (L == 1) and a Store (L == 0) instruction. </span>
<span id="t1g_472" class="t s5_472">Use of R15 </span><span id="t1h_472" class="t s6_472">Specifying R15 as register Rm or Rn has </span><span id="t1i_472" class="t s7_472">UNPREDICTABLE </span><span id="t1j_472" class="t s6_472">results. </span>
<span id="t1k_472" class="t s5_472">Operand restriction </span><span id="t1l_472" class="t s6_472">There are no operand restrictions in ARMv6 and above. In earlier versions of the </span>
<span id="t1m_472" class="t s6_472">architecture, if the same register is specified for Rn and Rm, the result is </span>
<span id="t1n_472" class="t s7_472">UNPREDICTABLE</span><span id="t1o_472" class="t s6_472">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
