

================================================================
== Synthesis Summary Report of 'LIGHT_MODULE'
================================================================
+ General Information: 
    * Date:           Wed Sep 18 18:08:32 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        HLS_STREAM_FIFO
    * Solution:       test1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                  Modules                  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                  & Loops                  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ LIGHT_MODULE                             |     -|  2.93|        -|          -|         -|        -|     -|        no|     -|   -|  172 (~0%)|  351 (~0%)|    -|
    | o VITIS_LOOP_15_1                         |     -|  7.30|        -|          -|      4109|        -|     -|        no|     -|   -|          -|          -|    -|
    |  + LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2  |     -|  2.93|        6|     60.000|         -|        6|     -|        no|     -|   -|   59 (~0%)|  183 (~0%)|    -|
    |   o VITIS_LOOP_16_2                       |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|     -|   -|          -|          -|    -|
    |  + LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3  |     -|  4.03|     4098|  4.098e+04|         -|     4098|     -|        no|     -|   -|   16 (~0%)|   80 (~0%)|    -|
    |   o VITIS_LOOP_22_3                       |     -|  7.30|     4096|  4.096e+04|         2|        1|  4096|       yes|     -|   -|          -|          -|    -|
    +-------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+------------+------------+---------------+
| Interface  | Data Width | Address Width |
+------------+------------+---------------+
| s_axi_ctrl | 32         | 4             |
+------------+------------+---------------+

* S_AXILITE Registers
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface  | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_ctrl | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_ctrl | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_ctrl | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_ctrl | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface  | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| in_stream  | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| out_stream | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------------+
| Argument   | Direction | Datatype                                   |
+------------+-----------+--------------------------------------------+
| in_stream  | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| out_stream | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                     | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------+-----+--------+----------+-----+--------+---------+
| + LIGHT_MODULE                           | 0   |        |          |     |        |         |
|  + LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2 | 0   |        |          |     |        |         |
|    add_ln16_fu_266_p2                    | -   |        | add_ln16 | add | fabric | 0       |
|  + LIGHT_MODULE_Pipeline_VITIS_LOOP_22_3 | 0   |        |          |     |        |         |
|    i_2_fu_156_p2                         | -   |        | i_2      | add | fabric | 0       |
+------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------+-----------------------------------------+
| Type      | Options                           | Location                                |
+-----------+-----------------------------------+-----------------------------------------+
| interface | axis port = in_stream             | src/main.cpp:8 in light_module          |
| interface | axis port = out_stream            | src/main.cpp:9 in light_module          |
| interface | s_axilite port=return bundle=ctrl | src/main.cpp:10 in light_module, return |
+-----------+-----------------------------------+-----------------------------------------+


