// Seed: 223916647
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    input wire id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15
);
  wire id_17;
  wire [-1 : -1] id_18;
  logic id_19;
  wire id_20;
  ;
  parameter id_21 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    output tri id_7
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_5,
      id_6,
      id_1,
      id_6,
      id_0,
      id_4,
      id_0,
      id_5,
      id_1,
      id_3,
      id_1
  );
endmodule
