DESIGN_KIT_MODEL_PATH=C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\bin\win32_64_VS2008;D:\ADS_projects\tst_libraries\muRataLibWeb_e\bin\win32_64_VS2008;C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit\bin\win32_64_VS2008
DESIGN_KIT_VERILOGA_PATH=C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\veriloga;D:\ADS_projects\tst_libraries\muRataLibWeb_e\veriloga;C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit\veriloga
DESIGN_KIT_SIM_FILE_PATH=C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\data;C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit_Non_Linear\DemoKit_Non_Linear_v2.0\circuit\models;D:\ADS_projects\tst_libraries\muRataLibWeb_e\circuit\data;D:\ADS_projects\tst_libraries\muRataLibWeb_e\circuit\models;C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit\circuit\data;C:\Agilent\ADS2011_10\examples\DesignKit\DemoKit\circuit\models
DE_SIM_FILE_PATH=.\data;C:\users\default\CCI_RF_Library\circuit\data;C:\ADSModel\RFIC\NonEncryptedModel\ADA4543\ADA4543_Enc\circuit\data;C:\ADSMODEL\RFIC\NonEncryptedModel\Avago_MGA231T6\circuit\data;C:\ADSModel\RFIC\EncryptedModel\Avago_ADA4543_29042009\circuit\data;C:\ADSModel\RFIC\EncryptedModel\Avago_MGA545P8_190110\circuit\data;C:\users\default\MGA633P8_model\circuit\data
EESOF_MODEL_PATH=.:../userCompiledModel/lib.$SIMARCH:..:../networks:$HOME/hpeesof/circuit/lib.$SIMARCH:$HPEESOF_DIR/custom/circuit/lib.$SIMARCH:$HPEESOF_DIR/circuit/lib.$SIMARCH:%DESIGN_KIT_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
