set script_dir [file dirname [file normalize [info script]]]

# User config
set ::env(ROUTING_CORES) 					16

set ::env(DESIGN_NAME) 						DFFRAM_4K

set ::env(DESIGN_IS_CORE) 					0
set ::env(LVS_INSERT_POWER_PINS) 			1
#set ::env(FP_PDN_CORE_RING)					1

# Change if needed
set ::env(VERILOG_FILES) "\
	$script_dir/../../verilog/rtl/IPs/DFFRAM_4K.v
	$script_dir/../../verilog/rtl/IPs/DFFRAMBB.v"
	
# set ::env(SYNTH_TOP_LEVEL) 1
set ::env(SYNTH_READ_BLACKBOX_LIB) 			1
# Fill this
set ::env(CLOCK_PERIOD) 					"8"
set ::env(CLOCK_PORT) 						"CLK"
set ::env(CLOCK_TREE_SYNTH) 				0

set ::env(FP_PIN_ORDER_CFG) 				$::env(DESIGN_DIR)/pin_order.cfg

set ::env(FP_SIZING) 						absolute
set ::env(DIE_AREA) 						"0 0 1250 1300"
set ::env(GLB_RT_OBS) 						"met5 $::env(DIE_AREA)"

set ::env(PDN_CFG) 							$script_dir/pdn.tcl
set ::env(GLB_RT_MAXLAYER) 					5

set ::env(PL_OPENPHYSYN_OPTIMIZATIONS) 		0
set ::env(PL_TARGET_DENSITY) 				0.82
set ::env(CELL_PAD) 						0
set ::env(DIODE_INSERTION_STRATEGY) 		4

# PDN
set ::env(FP_PDN_VPITCH) 120
