#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ed7bf23840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ed7bf21070 .scope module, "tb_test4" "tb_test4" 3 9;
 .timescale -9 -12;
v000001ed7bf80f70_0 .var "a", 0 0;
v000001ed7bf80d90_0 .var "b", 0 0;
v000001ed7bf806b0_0 .var "clk", 0 0;
v000001ed7bf81c90_0 .var/i "f", 31 0;
RS_000001ed7bf2fb78 .resolv tri, L_000001ed7bf80430, L_000001ed7bf807f0;
v000001ed7bf81d30_0 .net8 "good", 0 0, RS_000001ed7bf2fb78;  2 drivers
v000001ed7bf81dd0_0 .var "y", 0 0;
E_000001ed7bf227b0 .event posedge, v000001ed7bf806b0_0;
S_000001ed7c04ddc0 .scope module, "dut" "test4" 3 38, 4 24 0, S_000001ed7bf21070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /OUTPUT 1 "good";
v000001ed7bf81ab0_0 .net "a", 0 0, v000001ed7bf80f70_0;  1 drivers
v000001ed7bf81b50_0 .net "b", 0 0, v000001ed7bf80d90_0;  1 drivers
RS_000001ed7bf2fb18 .resolv tri, L_000001ed7bf80930, L_000001ed7bf820f0;
v000001ed7bf81330_0 .net8 "bMux1", 0 0, RS_000001ed7bf2fb18;  2 drivers
RS_000001ed7bf2fc68 .resolv tri, L_000001ed7bf82230, L_000001ed7bf822d0;
v000001ed7bf80a70_0 .net8 "bMux2", 0 0, RS_000001ed7bf2fc68;  2 drivers
v000001ed7bf813d0_0 .net8 "good", 0 0, RS_000001ed7bf2fb78;  alias, 2 drivers
v000001ed7bf81010_0 .net "y", 0 0, v000001ed7bf81dd0_0;  1 drivers
RS_000001ed7bf30208 .resolv tri, L_000001ed7bf81e70, L_000001ed7bf82050;
v000001ed7bf81f10_0 .net8 "yMux", 0 0, RS_000001ed7bf30208;  2 drivers
S_000001ed7c04df50 .scope module, "aMux_2" "mux2" 4 35, 4 16 0, S_000001ed7c04ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
L_000001ed7bf241d0 .functor NOT 1, v000001ed7bf80f70_0, C4<0>, C4<0>, C4<0>;
v000001ed7bf20bf0_0 .net8 "a", 0 0, RS_000001ed7bf2fb18;  alias, 2 drivers
v000001ed7bf208d0_0 .net8 "b", 0 0, RS_000001ed7bf2fc68;  alias, 2 drivers
v000001ed7bf20c90_0 .net "sel", 0 0, v000001ed7bf80f70_0;  alias, 1 drivers
v000001ed7bf20f10_0 .net8 "y", 0 0, RS_000001ed7bf2fb78;  alias, 2 drivers
S_000001ed7bf287f0 .scope module, "tristate_0" "tristate" 4 20, 4 9 0, S_000001ed7c04df50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf2fae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf20dd0_0 name=_ivl_0
v000001ed7bf20b50_0 .net8 "a", 0 0, RS_000001ed7bf2fb18;  alias, 2 drivers
v000001ed7bf20150_0 .net "en", 0 0, L_000001ed7bf241d0;  1 drivers
v000001ed7bf203d0_0 .net8 "y", 0 0, RS_000001ed7bf2fb78;  alias, 2 drivers
L_000001ed7bf80430 .functor MUXZ 1, o000001ed7bf2fae8, RS_000001ed7bf2fb18, L_000001ed7bf241d0, C4<>;
S_000001ed7bf28980 .scope module, "tristate_1" "tristate" 4 21, 4 9 0, S_000001ed7c04df50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf2fc38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf20650_0 name=_ivl_0
v000001ed7bf20e70_0 .net8 "a", 0 0, RS_000001ed7bf2fc68;  alias, 2 drivers
v000001ed7bf20790_0 .net "en", 0 0, v000001ed7bf80f70_0;  alias, 1 drivers
v000001ed7bf201f0_0 .net8 "y", 0 0, RS_000001ed7bf2fb78;  alias, 2 drivers
L_000001ed7bf807f0 .functor MUXZ 1, o000001ed7bf2fc38, RS_000001ed7bf2fc68, v000001ed7bf80f70_0, C4<>;
S_000001ed7bef2530 .scope module, "b1Mux_2" "mux2" 4 33, 4 16 0, S_000001ed7c04ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
L_000001ed7bf240f0 .functor NOT 1, v000001ed7bf80d90_0, C4<0>, C4<0>, C4<0>;
v000001ed7bf206f0_0 .net "a", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf81a10_0 .net "b", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf81470_0 .net "sel", 0 0, v000001ed7bf80d90_0;  alias, 1 drivers
v000001ed7bf815b0_0 .net8 "y", 0 0, RS_000001ed7bf2fb18;  alias, 2 drivers
S_000001ed7bef26c0 .scope module, "tristate_0" "tristate" 4 20, 4 9 0, S_000001ed7bef2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf2fe18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf20d30_0 name=_ivl_0
v000001ed7bf20330_0 .net "a", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf20290_0 .net "en", 0 0, L_000001ed7bf240f0;  1 drivers
v000001ed7bf205b0_0 .net8 "y", 0 0, RS_000001ed7bf2fb18;  alias, 2 drivers
L_000001ed7bf80930 .functor MUXZ 1, o000001ed7bf2fe18, v000001ed7bf81dd0_0, L_000001ed7bf240f0, C4<>;
S_000001ed7bef2850 .scope module, "tristate_1" "tristate" 4 21, 4 9 0, S_000001ed7bef2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf2ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf20fb0_0 name=_ivl_0
v000001ed7bf200b0_0 .net "a", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf20470_0 .net "en", 0 0, v000001ed7bf80d90_0;  alias, 1 drivers
v000001ed7bf20510_0 .net8 "y", 0 0, RS_000001ed7bf2fb18;  alias, 2 drivers
L_000001ed7bf820f0 .functor MUXZ 1, o000001ed7bf2ff38, v000001ed7bf81dd0_0, v000001ed7bf80d90_0, C4<>;
S_000001ed7bf823f0 .scope module, "b2Mux2_2" "mux2" 4 34, 4 16 0, S_000001ed7c04ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
L_000001ed7bf24400 .functor NOT 1, v000001ed7bf80d90_0, C4<0>, C4<0>, C4<0>;
v000001ed7bf809d0_0 .net "a", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf81650_0 .net8 "b", 0 0, RS_000001ed7bf30208;  alias, 2 drivers
v000001ed7bf80bb0_0 .net "sel", 0 0, v000001ed7bf80d90_0;  alias, 1 drivers
v000001ed7bf81290_0 .net8 "y", 0 0, RS_000001ed7bf2fc68;  alias, 2 drivers
S_000001ed7bf82580 .scope module, "tristate_0" "tristate" 4 20, 4 9 0, S_000001ed7bf823f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf300e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf81970_0 name=_ivl_0
v000001ed7bf81150_0 .net "a", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf804d0_0 .net "en", 0 0, L_000001ed7bf24400;  1 drivers
v000001ed7bf80b10_0 .net8 "y", 0 0, RS_000001ed7bf2fc68;  alias, 2 drivers
L_000001ed7bf82230 .functor MUXZ 1, o000001ed7bf300e8, v000001ed7bf81dd0_0, L_000001ed7bf24400, C4<>;
S_000001ed7bf82710 .scope module, "tristate_1" "tristate" 4 21, 4 9 0, S_000001ed7bf823f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf301d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf81790_0 name=_ivl_0
v000001ed7bf80ed0_0 .net8 "a", 0 0, RS_000001ed7bf30208;  alias, 2 drivers
v000001ed7bf80570_0 .net "en", 0 0, v000001ed7bf80d90_0;  alias, 1 drivers
v000001ed7bf81510_0 .net8 "y", 0 0, RS_000001ed7bf2fc68;  alias, 2 drivers
L_000001ed7bf822d0 .functor MUXZ 1, o000001ed7bf301d8, RS_000001ed7bf30208, v000001ed7bf80d90_0, C4<>;
S_000001ed7bf828a0 .scope module, "yMux_2" "mux2" 4 32, 4 16 0, S_000001ed7c04ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "y";
L_000001ed7bf24010 .functor NOT 1, v000001ed7bf81dd0_0, C4<0>, C4<0>, C4<0>;
L_000001ed7bf8ad68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ed7bf80c50_0 .net "a", 0 0, L_000001ed7bf8ad68;  1 drivers
L_000001ed7bf8adb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed7bf818d0_0 .net "b", 0 0, L_000001ed7bf8adb0;  1 drivers
v000001ed7bf80610_0 .net "sel", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf80e30_0 .net8 "y", 0 0, RS_000001ed7bf30208;  alias, 2 drivers
S_000001ed7bf82a30 .scope module, "tristate_0" "tristate" 4 20, 4 9 0, S_000001ed7bf828a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf30388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf82190_0 name=_ivl_0
v000001ed7bf80750_0 .net "a", 0 0, L_000001ed7bf8ad68;  alias, 1 drivers
v000001ed7bf81bf0_0 .net "en", 0 0, L_000001ed7bf24010;  1 drivers
v000001ed7bf81830_0 .net8 "y", 0 0, RS_000001ed7bf30208;  alias, 2 drivers
L_000001ed7bf81e70 .functor MUXZ 1, o000001ed7bf30388, L_000001ed7bf8ad68, L_000001ed7bf24010, C4<>;
S_000001ed7bf82bc0 .scope module, "tristate_1" "tristate" 4 21, 4 9 0, S_000001ed7bf828a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "y";
o000001ed7bf304a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001ed7bf816f0_0 name=_ivl_0
v000001ed7bf80cf0_0 .net "a", 0 0, L_000001ed7bf8adb0;  alias, 1 drivers
v000001ed7bf811f0_0 .net "en", 0 0, v000001ed7bf81dd0_0;  alias, 1 drivers
v000001ed7bf81fb0_0 .net8 "y", 0 0, RS_000001ed7bf30208;  alias, 2 drivers
L_000001ed7bf82050 .functor MUXZ 1, o000001ed7bf304a8, L_000001ed7bf8adb0, v000001ed7bf81dd0_0, C4<>;
    .scope S_000001ed7bf21070;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7bf80f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7bf80d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7bf81dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed7bf806b0_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_000001ed7bf21070;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000001ed7bf80f70_0;
    %inv;
    %store/vec4 v000001ed7bf80f70_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed7bf21070;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v000001ed7bf80d90_0;
    %inv;
    %store/vec4 v000001ed7bf80d90_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ed7bf21070;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v000001ed7bf81dd0_0;
    %inv;
    %store/vec4 v000001ed7bf81dd0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ed7bf21070;
T_4 ;
    %delay 2500, 0;
    %load/vec4 v000001ed7bf806b0_0;
    %inv;
    %store/vec4 v000001ed7bf806b0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed7bf21070;
T_5 ;
    %wait E_000001ed7bf227b0;
    %vpi_call/w 3 25 "$write", "%1b, %1b, %1b; %1b @ %2.3f\012", v000001ed7bf80f70_0, v000001ed7bf80d90_0, v000001ed7bf81dd0_0, v000001ed7bf81d30_0, $realtime {0 0 0};
    %vpi_call/w 3 26 "$fwrite", v000001ed7bf81c90_0, "%1b, %1b, %1b; %1b @ %2.3f\012", v000001ed7bf80f70_0, v000001ed7bf80d90_0, v000001ed7bf81dd0_0, v000001ed7bf81d30_0, $realtime {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000001ed7bf21070;
T_6 ;
    %vpi_call/w 3 30 "$dumpfile", "tb_test4.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ed7bf21070 {0 0 0};
    %vpi_func 3 32 "$fopen" 32, "tb_test4.out", "w" {0 0 0};
    %store/vec4 v000001ed7bf81c90_0, 0, 32;
    %delay 45000, 0;
    %vpi_call/w 3 34 "$fclose", v000001ed7bf81c90_0 {0 0 0};
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_test4.sv";
    "test4.sv";
