
ECE 4750 Section 2: RTL Design with Verilog
==========================================================================

This repository contains the code and documentation for ECE 4750 Section
2 on the Verilog RTL design. You can find the actual section
document in the repo here:

 - [docs/index.md](docs/index.md)

Or online here:

 - https://cornell-ece4750.github.io/ece4750-sec02-verilog

