#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Sep  9 2019 11:47:43

#File Generated:     Apr 30 2025 17:29:10

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : D:\PSoC Creator\4.4\PSoC Creator\bin/sjplacer.exe --proj-name Lab12 --netlist-vh2 Lab12_p.vh2 --arch p6_udb2x6 --arch-file D:\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata --ip-file D:\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/ip_blocks.cydata --rrg-file D:\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata --irq-file D:\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/irqconn.cydata --drq-file D:\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/triggerconn.cydata --dsi-conn-file D:\PSoC Creator\4.4\PSoC Creator\dev\psoc6/0/dsiconn.cydata --pins-file pins_116-BGA-BLE.xml --lib-file Lab12_p.lib --sdc-file Lab12.sdc --io-pcf Lab12.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Sep  9 2019	11:45:12

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Lab12_p.vh2
Architecture file         - D:\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata
Package                   - 
Defparam file             - 
SDC file                  - Lab12.sdc
Output directory          - .
Timing library            - Lab12_p.lib
IO Placement file         - Lab12.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Lab12_p.vh2"
D2065: Reading arch file : "D:\PSoC Creator\4.4\PSoC Creator\dev\arch/udbdsi2_2x6_12.cydata"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of Combinational MCs 	:	0
    Number of Sequential MCs    	:	0
    Number of DPs               	:	0
    Number of Controls          	:	0
    Number of Status            	:	0
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	0/96
    UDBS                        :	0/12
    IOs                         :	7/96


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.2 sec.

