|g55_computer_player
clock => g55_stack52:stack.clk
clock => card_out[5].IN1
clock => num_selected[0].IN1
clock => done.IN1
clock => request_card.IN1
clock => stack_mode[0].IN1
clock => state[0].IN1
turn => Mux24.IN6
turn => Mux24.IN4
reset => g55_stack52:stack.rst
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => card_out[5].IN1
reset => done.IN1
reset => request_card.IN1
reset => num_selected[0].IN1
reset => stack_mode[0].IN1
card_received => Mux24.IN7
top_card[0] => g55_rules:rules.play_pile_top_card[0]
top_card[1] => g55_rules:rules.play_pile_top_card[1]
top_card[2] => g55_rules:rules.play_pile_top_card[2]
top_card[3] => g55_rules:rules.play_pile_top_card[3]
top_card[4] => g55_rules:rules.play_pile_top_card[4]
top_card[5] => g55_rules:rules.play_pile_top_card[5]
card_in[0] => g55_stack52:stack.data[0]
card_in[1] => g55_stack52:stack.data[1]
card_in[2] => g55_stack52:stack.data[2]
card_in[3] => g55_stack52:stack.data[3]
card_in[4] => g55_stack52:stack.data[4]
card_in[5] => g55_stack52:stack.data[5]
card_out[0] <= card_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
card_out[1] <= card_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
card_out[2] <= card_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
card_out[3] <= card_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
card_out[4] <= card_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
card_out[5] <= card_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
done <= done$latch.DB_MAX_OUTPUT_PORT_TYPE
request_card <= request_card$latch.DB_MAX_OUTPUT_PORT_TYPE
num_cards[0] <= g55_stack52:stack.num[0]
num_cards[1] <= g55_stack52:stack.num[1]
num_cards[2] <= g55_stack52:stack.num[2]
num_cards[3] <= g55_stack52:stack.num[3]
num_cards[4] <= g55_stack52:stack.num[4]
num_cards[5] <= g55_stack52:stack.num[5]


|g55_computer_player|g55_stack52:stack
data[0] => g55_stack_slot:S0.dataa[0]
data[1] => g55_stack_slot:S0.dataa[1]
data[2] => g55_stack_slot:S0.dataa[2]
data[3] => g55_stack_slot:S0.dataa[3]
data[4] => g55_stack_slot:S0.dataa[4]
data[5] => g55_stack_slot:S0.dataa[5]
mode[0] => init.IN0
mode[0] => push.IN0
mode[0] => Mux0.IN5
mode[0] => Mux1.IN4
mode[0] => Mux2.IN4
mode[0] => Mux3.IN4
mode[0] => Mux4.IN4
mode[0] => Mux5.IN4
mode[0] => Mux6.IN4
mode[0] => Mux7.IN4
mode[0] => Mux8.IN4
mode[0] => Mux9.IN4
mode[0] => Mux10.IN4
mode[0] => Mux11.IN4
mode[0] => Mux12.IN4
mode[0] => Mux13.IN4
mode[0] => Mux14.IN4
mode[0] => Mux15.IN4
mode[0] => Mux16.IN4
mode[0] => Mux17.IN4
mode[0] => Mux18.IN4
mode[0] => Mux19.IN4
mode[0] => Mux20.IN4
mode[0] => Mux21.IN4
mode[0] => Mux22.IN4
mode[0] => Mux23.IN4
mode[0] => Mux24.IN4
mode[0] => Mux25.IN4
mode[0] => Mux26.IN4
mode[0] => Mux27.IN4
mode[0] => Mux28.IN4
mode[0] => Mux29.IN4
mode[0] => Mux30.IN4
mode[0] => Mux31.IN4
mode[0] => Mux32.IN4
mode[0] => Mux33.IN4
mode[0] => Mux34.IN4
mode[0] => Mux35.IN4
mode[0] => Mux36.IN4
mode[0] => Mux37.IN4
mode[0] => Mux38.IN4
mode[0] => Mux39.IN4
mode[0] => Mux40.IN4
mode[0] => Mux41.IN4
mode[0] => Mux42.IN4
mode[0] => Mux43.IN4
mode[0] => Mux44.IN4
mode[0] => Mux45.IN4
mode[0] => Mux46.IN4
mode[0] => Mux47.IN4
mode[0] => Mux48.IN4
mode[0] => Mux49.IN4
mode[0] => Mux50.IN4
mode[0] => Mux51.IN4
mode[0] => Mux52.IN4
mode[0] => pop.IN0
mode[1] => pop.IN1
mode[1] => push.IN1
mode[1] => Mux0.IN4
mode[1] => Mux1.IN3
mode[1] => Mux2.IN3
mode[1] => Mux3.IN3
mode[1] => Mux4.IN3
mode[1] => Mux5.IN3
mode[1] => Mux6.IN3
mode[1] => Mux7.IN3
mode[1] => Mux8.IN3
mode[1] => Mux9.IN3
mode[1] => Mux10.IN3
mode[1] => Mux11.IN3
mode[1] => Mux12.IN3
mode[1] => Mux13.IN3
mode[1] => Mux14.IN3
mode[1] => Mux15.IN3
mode[1] => Mux16.IN3
mode[1] => Mux17.IN3
mode[1] => Mux18.IN3
mode[1] => Mux19.IN3
mode[1] => Mux20.IN3
mode[1] => Mux21.IN3
mode[1] => Mux22.IN3
mode[1] => Mux23.IN3
mode[1] => Mux24.IN3
mode[1] => Mux25.IN3
mode[1] => Mux26.IN3
mode[1] => Mux27.IN3
mode[1] => Mux28.IN3
mode[1] => Mux29.IN3
mode[1] => Mux30.IN3
mode[1] => Mux31.IN3
mode[1] => Mux32.IN3
mode[1] => Mux33.IN3
mode[1] => Mux34.IN3
mode[1] => Mux35.IN3
mode[1] => Mux36.IN3
mode[1] => Mux37.IN3
mode[1] => Mux38.IN3
mode[1] => Mux39.IN3
mode[1] => Mux40.IN3
mode[1] => Mux41.IN3
mode[1] => Mux42.IN3
mode[1] => Mux43.IN3
mode[1] => Mux44.IN3
mode[1] => Mux45.IN3
mode[1] => Mux46.IN3
mode[1] => Mux47.IN3
mode[1] => Mux48.IN3
mode[1] => Mux49.IN3
mode[1] => Mux50.IN3
mode[1] => Mux51.IN3
mode[1] => Mux52.IN3
mode[1] => init.IN1
addr[0] => g55_pop_enable:E0.N[0]
addr[0] => lpm_mux:M0.sel[0]
addr[1] => g55_pop_enable:E0.N[1]
addr[1] => lpm_mux:M0.sel[1]
addr[2] => g55_pop_enable:E0.N[2]
addr[2] => lpm_mux:M0.sel[2]
addr[3] => g55_pop_enable:E0.N[3]
addr[3] => lpm_mux:M0.sel[3]
addr[4] => g55_pop_enable:E0.N[4]
addr[4] => lpm_mux:M0.sel[4]
addr[5] => g55_pop_enable:E0.N[5]
addr[5] => lpm_mux:M0.sel[5]
enable => counter_sset.IN1
enable => enableArray[51].OUTPUTSELECT
enable => enableArray[50].OUTPUTSELECT
enable => enableArray[49].OUTPUTSELECT
enable => enableArray[48].OUTPUTSELECT
enable => enableArray[47].OUTPUTSELECT
enable => enableArray[46].OUTPUTSELECT
enable => enableArray[45].OUTPUTSELECT
enable => enableArray[44].OUTPUTSELECT
enable => enableArray[43].OUTPUTSELECT
enable => enableArray[42].OUTPUTSELECT
enable => enableArray[41].OUTPUTSELECT
enable => enableArray[40].OUTPUTSELECT
enable => enableArray[39].OUTPUTSELECT
enable => enableArray[38].OUTPUTSELECT
enable => enableArray[37].OUTPUTSELECT
enable => enableArray[36].OUTPUTSELECT
enable => enableArray[35].OUTPUTSELECT
enable => enableArray[34].OUTPUTSELECT
enable => enableArray[33].OUTPUTSELECT
enable => enableArray[32].OUTPUTSELECT
enable => enableArray[31].OUTPUTSELECT
enable => enableArray[30].OUTPUTSELECT
enable => enableArray[29].OUTPUTSELECT
enable => enableArray[28].OUTPUTSELECT
enable => enableArray[27].OUTPUTSELECT
enable => enableArray[26].OUTPUTSELECT
enable => enableArray[25].OUTPUTSELECT
enable => enableArray[24].OUTPUTSELECT
enable => enableArray[23].OUTPUTSELECT
enable => enableArray[22].OUTPUTSELECT
enable => enableArray[21].OUTPUTSELECT
enable => enableArray[20].OUTPUTSELECT
enable => enableArray[19].OUTPUTSELECT
enable => enableArray[18].OUTPUTSELECT
enable => enableArray[17].OUTPUTSELECT
enable => enableArray[16].OUTPUTSELECT
enable => enableArray[15].OUTPUTSELECT
enable => enableArray[14].OUTPUTSELECT
enable => enableArray[13].OUTPUTSELECT
enable => enableArray[12].OUTPUTSELECT
enable => enableArray[11].OUTPUTSELECT
enable => enableArray[10].OUTPUTSELECT
enable => enableArray[9].OUTPUTSELECT
enable => enableArray[8].OUTPUTSELECT
enable => enableArray[7].OUTPUTSELECT
enable => enableArray[6].OUTPUTSELECT
enable => enableArray[5].OUTPUTSELECT
enable => enableArray[4].OUTPUTSELECT
enable => enableArray[3].OUTPUTSELECT
enable => enableArray[2].OUTPUTSELECT
enable => enableArray[1].OUTPUTSELECT
enable => enableArray[0].OUTPUTSELECT
enable => enableNum.OUTPUTSELECT
rst => lpm_counter:C0.aclr
rst => g55_stack_slot:S0.aclr
rst => g55_stack_slot:S1.aclr
rst => g55_stack_slot:S2.aclr
rst => g55_stack_slot:S3.aclr
rst => g55_stack_slot:S4.aclr
rst => g55_stack_slot:S5.aclr
rst => g55_stack_slot:S6.aclr
rst => g55_stack_slot:S7.aclr
rst => g55_stack_slot:S8.aclr
rst => g55_stack_slot:S9.aclr
rst => g55_stack_slot:S10.aclr
rst => g55_stack_slot:S11.aclr
rst => g55_stack_slot:S12.aclr
rst => g55_stack_slot:S13.aclr
rst => g55_stack_slot:S14.aclr
rst => g55_stack_slot:S15.aclr
rst => g55_stack_slot:S16.aclr
rst => g55_stack_slot:S17.aclr
rst => g55_stack_slot:S18.aclr
rst => g55_stack_slot:S19.aclr
rst => g55_stack_slot:S20.aclr
rst => g55_stack_slot:S21.aclr
rst => g55_stack_slot:S22.aclr
rst => g55_stack_slot:S23.aclr
rst => g55_stack_slot:S24.aclr
rst => g55_stack_slot:S25.aclr
rst => g55_stack_slot:S26.aclr
rst => g55_stack_slot:S27.aclr
rst => g55_stack_slot:S28.aclr
rst => g55_stack_slot:S29.aclr
rst => g55_stack_slot:S30.aclr
rst => g55_stack_slot:S31.aclr
rst => g55_stack_slot:S32.aclr
rst => g55_stack_slot:S33.aclr
rst => g55_stack_slot:S34.aclr
rst => g55_stack_slot:S35.aclr
rst => g55_stack_slot:S36.aclr
rst => g55_stack_slot:S37.aclr
rst => g55_stack_slot:S38.aclr
rst => g55_stack_slot:S39.aclr
rst => g55_stack_slot:S40.aclr
rst => g55_stack_slot:S41.aclr
rst => g55_stack_slot:S42.aclr
rst => g55_stack_slot:S43.aclr
rst => g55_stack_slot:S44.aclr
rst => g55_stack_slot:S45.aclr
rst => g55_stack_slot:S46.aclr
rst => g55_stack_slot:S47.aclr
rst => g55_stack_slot:S48.aclr
rst => g55_stack_slot:S49.aclr
rst => g55_stack_slot:S50.aclr
rst => g55_stack_slot:S51.aclr
clk => lpm_counter:C0.clock
clk => g55_pop_enable:E0.clk
clk => g55_stack_slot:S0.clk
clk => g55_stack_slot:S1.clk
clk => g55_stack_slot:S2.clk
clk => g55_stack_slot:S3.clk
clk => g55_stack_slot:S4.clk
clk => g55_stack_slot:S5.clk
clk => g55_stack_slot:S6.clk
clk => g55_stack_slot:S7.clk
clk => g55_stack_slot:S8.clk
clk => g55_stack_slot:S9.clk
clk => g55_stack_slot:S10.clk
clk => g55_stack_slot:S11.clk
clk => g55_stack_slot:S12.clk
clk => g55_stack_slot:S13.clk
clk => g55_stack_slot:S14.clk
clk => g55_stack_slot:S15.clk
clk => g55_stack_slot:S16.clk
clk => g55_stack_slot:S17.clk
clk => g55_stack_slot:S18.clk
clk => g55_stack_slot:S19.clk
clk => g55_stack_slot:S20.clk
clk => g55_stack_slot:S21.clk
clk => g55_stack_slot:S22.clk
clk => g55_stack_slot:S23.clk
clk => g55_stack_slot:S24.clk
clk => g55_stack_slot:S25.clk
clk => g55_stack_slot:S26.clk
clk => g55_stack_slot:S27.clk
clk => g55_stack_slot:S28.clk
clk => g55_stack_slot:S29.clk
clk => g55_stack_slot:S30.clk
clk => g55_stack_slot:S31.clk
clk => g55_stack_slot:S32.clk
clk => g55_stack_slot:S33.clk
clk => g55_stack_slot:S34.clk
clk => g55_stack_slot:S35.clk
clk => g55_stack_slot:S36.clk
clk => g55_stack_slot:S37.clk
clk => g55_stack_slot:S38.clk
clk => g55_stack_slot:S39.clk
clk => g55_stack_slot:S40.clk
clk => g55_stack_slot:S41.clk
clk => g55_stack_slot:S42.clk
clk => g55_stack_slot:S43.clk
clk => g55_stack_slot:S44.clk
clk => g55_stack_slot:S45.clk
clk => g55_stack_slot:S46.clk
clk => g55_stack_slot:S47.clk
clk => g55_stack_slot:S48.clk
clk => g55_stack_slot:S49.clk
clk => g55_stack_slot:S50.clk
clk => g55_stack_slot:S51.clk
value[0] <= lpm_mux:M0.result[0]
value[1] <= lpm_mux:M0.result[1]
value[2] <= lpm_mux:M0.result[2]
value[3] <= lpm_mux:M0.result[3]
value[4] <= lpm_mux:M0.result[4]
value[5] <= lpm_mux:M0.result[5]
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= full.DB_MAX_OUTPUT_PORT_TYPE
num[0] <= lpm_counter:C0.q[0]
num[1] <= lpm_counter:C0.q[1]
num[2] <= lpm_counter:C0.q[2]
num[3] <= lpm_counter:C0.q[3]
num[4] <= lpm_counter:C0.q[4]
num[5] <= lpm_counter:C0.q[5]


|g55_computer_player|g55_stack52:stack|lpm_counter:C0
clock => cntr_qeg:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_qeg:auto_generated.cnt_en
updown => cntr_qeg:auto_generated.updown
aclr => cntr_qeg:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_qeg:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_qeg:auto_generated.q[0]
q[1] <= cntr_qeg:auto_generated.q[1]
q[2] <= cntr_qeg:auto_generated.q[2]
q[3] <= cntr_qeg:auto_generated.q[3]
q[4] <= cntr_qeg:auto_generated.q[4]
q[5] <= cntr_qeg:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|g55_computer_player|g55_stack52:stack|lpm_counter:C0|cntr_qeg:auto_generated
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sset => _.IN1
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|g55_computer_player|g55_stack52:stack|g55_pop_enable:E0
N[0] => g55_lpm_rom:crc_table.address[0]
N[1] => g55_lpm_rom:crc_table.address[1]
N[2] => g55_lpm_rom:crc_table.address[2]
N[3] => g55_lpm_rom:crc_table.address[3]
N[4] => g55_lpm_rom:crc_table.address[4]
N[5] => g55_lpm_rom:crc_table.address[5]
clk => g55_lpm_rom:crc_table.clock
P_EN[0] <= g55_lpm_rom:crc_table.q[0]
P_EN[1] <= g55_lpm_rom:crc_table.q[1]
P_EN[2] <= g55_lpm_rom:crc_table.q[2]
P_EN[3] <= g55_lpm_rom:crc_table.q[3]
P_EN[4] <= g55_lpm_rom:crc_table.q[4]
P_EN[5] <= g55_lpm_rom:crc_table.q[5]
P_EN[6] <= g55_lpm_rom:crc_table.q[6]
P_EN[7] <= g55_lpm_rom:crc_table.q[7]
P_EN[8] <= g55_lpm_rom:crc_table.q[8]
P_EN[9] <= g55_lpm_rom:crc_table.q[9]
P_EN[10] <= g55_lpm_rom:crc_table.q[10]
P_EN[11] <= g55_lpm_rom:crc_table.q[11]
P_EN[12] <= g55_lpm_rom:crc_table.q[12]
P_EN[13] <= g55_lpm_rom:crc_table.q[13]
P_EN[14] <= g55_lpm_rom:crc_table.q[14]
P_EN[15] <= g55_lpm_rom:crc_table.q[15]
P_EN[16] <= g55_lpm_rom:crc_table.q[16]
P_EN[17] <= g55_lpm_rom:crc_table.q[17]
P_EN[18] <= g55_lpm_rom:crc_table.q[18]
P_EN[19] <= g55_lpm_rom:crc_table.q[19]
P_EN[20] <= g55_lpm_rom:crc_table.q[20]
P_EN[21] <= g55_lpm_rom:crc_table.q[21]
P_EN[22] <= g55_lpm_rom:crc_table.q[22]
P_EN[23] <= g55_lpm_rom:crc_table.q[23]
P_EN[24] <= g55_lpm_rom:crc_table.q[24]
P_EN[25] <= g55_lpm_rom:crc_table.q[25]
P_EN[26] <= g55_lpm_rom:crc_table.q[26]
P_EN[27] <= g55_lpm_rom:crc_table.q[27]
P_EN[28] <= g55_lpm_rom:crc_table.q[28]
P_EN[29] <= g55_lpm_rom:crc_table.q[29]
P_EN[30] <= g55_lpm_rom:crc_table.q[30]
P_EN[31] <= g55_lpm_rom:crc_table.q[31]
P_EN[32] <= g55_lpm_rom:crc_table.q[32]
P_EN[33] <= g55_lpm_rom:crc_table.q[33]
P_EN[34] <= g55_lpm_rom:crc_table.q[34]
P_EN[35] <= g55_lpm_rom:crc_table.q[35]
P_EN[36] <= g55_lpm_rom:crc_table.q[36]
P_EN[37] <= g55_lpm_rom:crc_table.q[37]
P_EN[38] <= g55_lpm_rom:crc_table.q[38]
P_EN[39] <= g55_lpm_rom:crc_table.q[39]
P_EN[40] <= g55_lpm_rom:crc_table.q[40]
P_EN[41] <= g55_lpm_rom:crc_table.q[41]
P_EN[42] <= g55_lpm_rom:crc_table.q[42]
P_EN[43] <= g55_lpm_rom:crc_table.q[43]
P_EN[44] <= g55_lpm_rom:crc_table.q[44]
P_EN[45] <= g55_lpm_rom:crc_table.q[45]
P_EN[46] <= g55_lpm_rom:crc_table.q[46]
P_EN[47] <= g55_lpm_rom:crc_table.q[47]
P_EN[48] <= g55_lpm_rom:crc_table.q[48]
P_EN[49] <= g55_lpm_rom:crc_table.q[49]
P_EN[50] <= g55_lpm_rom:crc_table.q[50]
P_EN[51] <= g55_lpm_rom:crc_table.q[51]


|g55_computer_player|g55_stack52:stack|g55_pop_enable:E0|g55_lpm_rom:crc_table
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]
q[32] <= altsyncram:altsyncram_component.q_a[32]
q[33] <= altsyncram:altsyncram_component.q_a[33]
q[34] <= altsyncram:altsyncram_component.q_a[34]
q[35] <= altsyncram:altsyncram_component.q_a[35]
q[36] <= altsyncram:altsyncram_component.q_a[36]
q[37] <= altsyncram:altsyncram_component.q_a[37]
q[38] <= altsyncram:altsyncram_component.q_a[38]
q[39] <= altsyncram:altsyncram_component.q_a[39]
q[40] <= altsyncram:altsyncram_component.q_a[40]
q[41] <= altsyncram:altsyncram_component.q_a[41]
q[42] <= altsyncram:altsyncram_component.q_a[42]
q[43] <= altsyncram:altsyncram_component.q_a[43]
q[44] <= altsyncram:altsyncram_component.q_a[44]
q[45] <= altsyncram:altsyncram_component.q_a[45]
q[46] <= altsyncram:altsyncram_component.q_a[46]
q[47] <= altsyncram:altsyncram_component.q_a[47]
q[48] <= altsyncram:altsyncram_component.q_a[48]
q[49] <= altsyncram:altsyncram_component.q_a[49]
q[50] <= altsyncram:altsyncram_component.q_a[50]
q[51] <= altsyncram:altsyncram_component.q_a[51]


|g55_computer_player|g55_stack52:stack|g55_pop_enable:E0|g55_lpm_rom:crc_table|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ag81:auto_generated.address_a[0]
address_a[1] => altsyncram_ag81:auto_generated.address_a[1]
address_a[2] => altsyncram_ag81:auto_generated.address_a[2]
address_a[3] => altsyncram_ag81:auto_generated.address_a[3]
address_a[4] => altsyncram_ag81:auto_generated.address_a[4]
address_a[5] => altsyncram_ag81:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ag81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ag81:auto_generated.q_a[0]
q_a[1] <= altsyncram_ag81:auto_generated.q_a[1]
q_a[2] <= altsyncram_ag81:auto_generated.q_a[2]
q_a[3] <= altsyncram_ag81:auto_generated.q_a[3]
q_a[4] <= altsyncram_ag81:auto_generated.q_a[4]
q_a[5] <= altsyncram_ag81:auto_generated.q_a[5]
q_a[6] <= altsyncram_ag81:auto_generated.q_a[6]
q_a[7] <= altsyncram_ag81:auto_generated.q_a[7]
q_a[8] <= altsyncram_ag81:auto_generated.q_a[8]
q_a[9] <= altsyncram_ag81:auto_generated.q_a[9]
q_a[10] <= altsyncram_ag81:auto_generated.q_a[10]
q_a[11] <= altsyncram_ag81:auto_generated.q_a[11]
q_a[12] <= altsyncram_ag81:auto_generated.q_a[12]
q_a[13] <= altsyncram_ag81:auto_generated.q_a[13]
q_a[14] <= altsyncram_ag81:auto_generated.q_a[14]
q_a[15] <= altsyncram_ag81:auto_generated.q_a[15]
q_a[16] <= altsyncram_ag81:auto_generated.q_a[16]
q_a[17] <= altsyncram_ag81:auto_generated.q_a[17]
q_a[18] <= altsyncram_ag81:auto_generated.q_a[18]
q_a[19] <= altsyncram_ag81:auto_generated.q_a[19]
q_a[20] <= altsyncram_ag81:auto_generated.q_a[20]
q_a[21] <= altsyncram_ag81:auto_generated.q_a[21]
q_a[22] <= altsyncram_ag81:auto_generated.q_a[22]
q_a[23] <= altsyncram_ag81:auto_generated.q_a[23]
q_a[24] <= altsyncram_ag81:auto_generated.q_a[24]
q_a[25] <= altsyncram_ag81:auto_generated.q_a[25]
q_a[26] <= altsyncram_ag81:auto_generated.q_a[26]
q_a[27] <= altsyncram_ag81:auto_generated.q_a[27]
q_a[28] <= altsyncram_ag81:auto_generated.q_a[28]
q_a[29] <= altsyncram_ag81:auto_generated.q_a[29]
q_a[30] <= altsyncram_ag81:auto_generated.q_a[30]
q_a[31] <= altsyncram_ag81:auto_generated.q_a[31]
q_a[32] <= altsyncram_ag81:auto_generated.q_a[32]
q_a[33] <= altsyncram_ag81:auto_generated.q_a[33]
q_a[34] <= altsyncram_ag81:auto_generated.q_a[34]
q_a[35] <= altsyncram_ag81:auto_generated.q_a[35]
q_a[36] <= altsyncram_ag81:auto_generated.q_a[36]
q_a[37] <= altsyncram_ag81:auto_generated.q_a[37]
q_a[38] <= altsyncram_ag81:auto_generated.q_a[38]
q_a[39] <= altsyncram_ag81:auto_generated.q_a[39]
q_a[40] <= altsyncram_ag81:auto_generated.q_a[40]
q_a[41] <= altsyncram_ag81:auto_generated.q_a[41]
q_a[42] <= altsyncram_ag81:auto_generated.q_a[42]
q_a[43] <= altsyncram_ag81:auto_generated.q_a[43]
q_a[44] <= altsyncram_ag81:auto_generated.q_a[44]
q_a[45] <= altsyncram_ag81:auto_generated.q_a[45]
q_a[46] <= altsyncram_ag81:auto_generated.q_a[46]
q_a[47] <= altsyncram_ag81:auto_generated.q_a[47]
q_a[48] <= altsyncram_ag81:auto_generated.q_a[48]
q_a[49] <= altsyncram_ag81:auto_generated.q_a[49]
q_a[50] <= altsyncram_ag81:auto_generated.q_a[50]
q_a[51] <= altsyncram_ag81:auto_generated.q_a[51]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_pop_enable:E0|g55_lpm_rom:crc_table|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT


|g55_computer_player|g55_stack52:stack|lpm_mux:M0
data[0][0] => mux_v4e:auto_generated.data[0]
data[0][1] => mux_v4e:auto_generated.data[1]
data[0][2] => mux_v4e:auto_generated.data[2]
data[0][3] => mux_v4e:auto_generated.data[3]
data[0][4] => mux_v4e:auto_generated.data[4]
data[0][5] => mux_v4e:auto_generated.data[5]
data[1][0] => mux_v4e:auto_generated.data[6]
data[1][1] => mux_v4e:auto_generated.data[7]
data[1][2] => mux_v4e:auto_generated.data[8]
data[1][3] => mux_v4e:auto_generated.data[9]
data[1][4] => mux_v4e:auto_generated.data[10]
data[1][5] => mux_v4e:auto_generated.data[11]
data[2][0] => mux_v4e:auto_generated.data[12]
data[2][1] => mux_v4e:auto_generated.data[13]
data[2][2] => mux_v4e:auto_generated.data[14]
data[2][3] => mux_v4e:auto_generated.data[15]
data[2][4] => mux_v4e:auto_generated.data[16]
data[2][5] => mux_v4e:auto_generated.data[17]
data[3][0] => mux_v4e:auto_generated.data[18]
data[3][1] => mux_v4e:auto_generated.data[19]
data[3][2] => mux_v4e:auto_generated.data[20]
data[3][3] => mux_v4e:auto_generated.data[21]
data[3][4] => mux_v4e:auto_generated.data[22]
data[3][5] => mux_v4e:auto_generated.data[23]
data[4][0] => mux_v4e:auto_generated.data[24]
data[4][1] => mux_v4e:auto_generated.data[25]
data[4][2] => mux_v4e:auto_generated.data[26]
data[4][3] => mux_v4e:auto_generated.data[27]
data[4][4] => mux_v4e:auto_generated.data[28]
data[4][5] => mux_v4e:auto_generated.data[29]
data[5][0] => mux_v4e:auto_generated.data[30]
data[5][1] => mux_v4e:auto_generated.data[31]
data[5][2] => mux_v4e:auto_generated.data[32]
data[5][3] => mux_v4e:auto_generated.data[33]
data[5][4] => mux_v4e:auto_generated.data[34]
data[5][5] => mux_v4e:auto_generated.data[35]
data[6][0] => mux_v4e:auto_generated.data[36]
data[6][1] => mux_v4e:auto_generated.data[37]
data[6][2] => mux_v4e:auto_generated.data[38]
data[6][3] => mux_v4e:auto_generated.data[39]
data[6][4] => mux_v4e:auto_generated.data[40]
data[6][5] => mux_v4e:auto_generated.data[41]
data[7][0] => mux_v4e:auto_generated.data[42]
data[7][1] => mux_v4e:auto_generated.data[43]
data[7][2] => mux_v4e:auto_generated.data[44]
data[7][3] => mux_v4e:auto_generated.data[45]
data[7][4] => mux_v4e:auto_generated.data[46]
data[7][5] => mux_v4e:auto_generated.data[47]
data[8][0] => mux_v4e:auto_generated.data[48]
data[8][1] => mux_v4e:auto_generated.data[49]
data[8][2] => mux_v4e:auto_generated.data[50]
data[8][3] => mux_v4e:auto_generated.data[51]
data[8][4] => mux_v4e:auto_generated.data[52]
data[8][5] => mux_v4e:auto_generated.data[53]
data[9][0] => mux_v4e:auto_generated.data[54]
data[9][1] => mux_v4e:auto_generated.data[55]
data[9][2] => mux_v4e:auto_generated.data[56]
data[9][3] => mux_v4e:auto_generated.data[57]
data[9][4] => mux_v4e:auto_generated.data[58]
data[9][5] => mux_v4e:auto_generated.data[59]
data[10][0] => mux_v4e:auto_generated.data[60]
data[10][1] => mux_v4e:auto_generated.data[61]
data[10][2] => mux_v4e:auto_generated.data[62]
data[10][3] => mux_v4e:auto_generated.data[63]
data[10][4] => mux_v4e:auto_generated.data[64]
data[10][5] => mux_v4e:auto_generated.data[65]
data[11][0] => mux_v4e:auto_generated.data[66]
data[11][1] => mux_v4e:auto_generated.data[67]
data[11][2] => mux_v4e:auto_generated.data[68]
data[11][3] => mux_v4e:auto_generated.data[69]
data[11][4] => mux_v4e:auto_generated.data[70]
data[11][5] => mux_v4e:auto_generated.data[71]
data[12][0] => mux_v4e:auto_generated.data[72]
data[12][1] => mux_v4e:auto_generated.data[73]
data[12][2] => mux_v4e:auto_generated.data[74]
data[12][3] => mux_v4e:auto_generated.data[75]
data[12][4] => mux_v4e:auto_generated.data[76]
data[12][5] => mux_v4e:auto_generated.data[77]
data[13][0] => mux_v4e:auto_generated.data[78]
data[13][1] => mux_v4e:auto_generated.data[79]
data[13][2] => mux_v4e:auto_generated.data[80]
data[13][3] => mux_v4e:auto_generated.data[81]
data[13][4] => mux_v4e:auto_generated.data[82]
data[13][5] => mux_v4e:auto_generated.data[83]
data[14][0] => mux_v4e:auto_generated.data[84]
data[14][1] => mux_v4e:auto_generated.data[85]
data[14][2] => mux_v4e:auto_generated.data[86]
data[14][3] => mux_v4e:auto_generated.data[87]
data[14][4] => mux_v4e:auto_generated.data[88]
data[14][5] => mux_v4e:auto_generated.data[89]
data[15][0] => mux_v4e:auto_generated.data[90]
data[15][1] => mux_v4e:auto_generated.data[91]
data[15][2] => mux_v4e:auto_generated.data[92]
data[15][3] => mux_v4e:auto_generated.data[93]
data[15][4] => mux_v4e:auto_generated.data[94]
data[15][5] => mux_v4e:auto_generated.data[95]
data[16][0] => mux_v4e:auto_generated.data[96]
data[16][1] => mux_v4e:auto_generated.data[97]
data[16][2] => mux_v4e:auto_generated.data[98]
data[16][3] => mux_v4e:auto_generated.data[99]
data[16][4] => mux_v4e:auto_generated.data[100]
data[16][5] => mux_v4e:auto_generated.data[101]
data[17][0] => mux_v4e:auto_generated.data[102]
data[17][1] => mux_v4e:auto_generated.data[103]
data[17][2] => mux_v4e:auto_generated.data[104]
data[17][3] => mux_v4e:auto_generated.data[105]
data[17][4] => mux_v4e:auto_generated.data[106]
data[17][5] => mux_v4e:auto_generated.data[107]
data[18][0] => mux_v4e:auto_generated.data[108]
data[18][1] => mux_v4e:auto_generated.data[109]
data[18][2] => mux_v4e:auto_generated.data[110]
data[18][3] => mux_v4e:auto_generated.data[111]
data[18][4] => mux_v4e:auto_generated.data[112]
data[18][5] => mux_v4e:auto_generated.data[113]
data[19][0] => mux_v4e:auto_generated.data[114]
data[19][1] => mux_v4e:auto_generated.data[115]
data[19][2] => mux_v4e:auto_generated.data[116]
data[19][3] => mux_v4e:auto_generated.data[117]
data[19][4] => mux_v4e:auto_generated.data[118]
data[19][5] => mux_v4e:auto_generated.data[119]
data[20][0] => mux_v4e:auto_generated.data[120]
data[20][1] => mux_v4e:auto_generated.data[121]
data[20][2] => mux_v4e:auto_generated.data[122]
data[20][3] => mux_v4e:auto_generated.data[123]
data[20][4] => mux_v4e:auto_generated.data[124]
data[20][5] => mux_v4e:auto_generated.data[125]
data[21][0] => mux_v4e:auto_generated.data[126]
data[21][1] => mux_v4e:auto_generated.data[127]
data[21][2] => mux_v4e:auto_generated.data[128]
data[21][3] => mux_v4e:auto_generated.data[129]
data[21][4] => mux_v4e:auto_generated.data[130]
data[21][5] => mux_v4e:auto_generated.data[131]
data[22][0] => mux_v4e:auto_generated.data[132]
data[22][1] => mux_v4e:auto_generated.data[133]
data[22][2] => mux_v4e:auto_generated.data[134]
data[22][3] => mux_v4e:auto_generated.data[135]
data[22][4] => mux_v4e:auto_generated.data[136]
data[22][5] => mux_v4e:auto_generated.data[137]
data[23][0] => mux_v4e:auto_generated.data[138]
data[23][1] => mux_v4e:auto_generated.data[139]
data[23][2] => mux_v4e:auto_generated.data[140]
data[23][3] => mux_v4e:auto_generated.data[141]
data[23][4] => mux_v4e:auto_generated.data[142]
data[23][5] => mux_v4e:auto_generated.data[143]
data[24][0] => mux_v4e:auto_generated.data[144]
data[24][1] => mux_v4e:auto_generated.data[145]
data[24][2] => mux_v4e:auto_generated.data[146]
data[24][3] => mux_v4e:auto_generated.data[147]
data[24][4] => mux_v4e:auto_generated.data[148]
data[24][5] => mux_v4e:auto_generated.data[149]
data[25][0] => mux_v4e:auto_generated.data[150]
data[25][1] => mux_v4e:auto_generated.data[151]
data[25][2] => mux_v4e:auto_generated.data[152]
data[25][3] => mux_v4e:auto_generated.data[153]
data[25][4] => mux_v4e:auto_generated.data[154]
data[25][5] => mux_v4e:auto_generated.data[155]
data[26][0] => mux_v4e:auto_generated.data[156]
data[26][1] => mux_v4e:auto_generated.data[157]
data[26][2] => mux_v4e:auto_generated.data[158]
data[26][3] => mux_v4e:auto_generated.data[159]
data[26][4] => mux_v4e:auto_generated.data[160]
data[26][5] => mux_v4e:auto_generated.data[161]
data[27][0] => mux_v4e:auto_generated.data[162]
data[27][1] => mux_v4e:auto_generated.data[163]
data[27][2] => mux_v4e:auto_generated.data[164]
data[27][3] => mux_v4e:auto_generated.data[165]
data[27][4] => mux_v4e:auto_generated.data[166]
data[27][5] => mux_v4e:auto_generated.data[167]
data[28][0] => mux_v4e:auto_generated.data[168]
data[28][1] => mux_v4e:auto_generated.data[169]
data[28][2] => mux_v4e:auto_generated.data[170]
data[28][3] => mux_v4e:auto_generated.data[171]
data[28][4] => mux_v4e:auto_generated.data[172]
data[28][5] => mux_v4e:auto_generated.data[173]
data[29][0] => mux_v4e:auto_generated.data[174]
data[29][1] => mux_v4e:auto_generated.data[175]
data[29][2] => mux_v4e:auto_generated.data[176]
data[29][3] => mux_v4e:auto_generated.data[177]
data[29][4] => mux_v4e:auto_generated.data[178]
data[29][5] => mux_v4e:auto_generated.data[179]
data[30][0] => mux_v4e:auto_generated.data[180]
data[30][1] => mux_v4e:auto_generated.data[181]
data[30][2] => mux_v4e:auto_generated.data[182]
data[30][3] => mux_v4e:auto_generated.data[183]
data[30][4] => mux_v4e:auto_generated.data[184]
data[30][5] => mux_v4e:auto_generated.data[185]
data[31][0] => mux_v4e:auto_generated.data[186]
data[31][1] => mux_v4e:auto_generated.data[187]
data[31][2] => mux_v4e:auto_generated.data[188]
data[31][3] => mux_v4e:auto_generated.data[189]
data[31][4] => mux_v4e:auto_generated.data[190]
data[31][5] => mux_v4e:auto_generated.data[191]
data[32][0] => mux_v4e:auto_generated.data[192]
data[32][1] => mux_v4e:auto_generated.data[193]
data[32][2] => mux_v4e:auto_generated.data[194]
data[32][3] => mux_v4e:auto_generated.data[195]
data[32][4] => mux_v4e:auto_generated.data[196]
data[32][5] => mux_v4e:auto_generated.data[197]
data[33][0] => mux_v4e:auto_generated.data[198]
data[33][1] => mux_v4e:auto_generated.data[199]
data[33][2] => mux_v4e:auto_generated.data[200]
data[33][3] => mux_v4e:auto_generated.data[201]
data[33][4] => mux_v4e:auto_generated.data[202]
data[33][5] => mux_v4e:auto_generated.data[203]
data[34][0] => mux_v4e:auto_generated.data[204]
data[34][1] => mux_v4e:auto_generated.data[205]
data[34][2] => mux_v4e:auto_generated.data[206]
data[34][3] => mux_v4e:auto_generated.data[207]
data[34][4] => mux_v4e:auto_generated.data[208]
data[34][5] => mux_v4e:auto_generated.data[209]
data[35][0] => mux_v4e:auto_generated.data[210]
data[35][1] => mux_v4e:auto_generated.data[211]
data[35][2] => mux_v4e:auto_generated.data[212]
data[35][3] => mux_v4e:auto_generated.data[213]
data[35][4] => mux_v4e:auto_generated.data[214]
data[35][5] => mux_v4e:auto_generated.data[215]
data[36][0] => mux_v4e:auto_generated.data[216]
data[36][1] => mux_v4e:auto_generated.data[217]
data[36][2] => mux_v4e:auto_generated.data[218]
data[36][3] => mux_v4e:auto_generated.data[219]
data[36][4] => mux_v4e:auto_generated.data[220]
data[36][5] => mux_v4e:auto_generated.data[221]
data[37][0] => mux_v4e:auto_generated.data[222]
data[37][1] => mux_v4e:auto_generated.data[223]
data[37][2] => mux_v4e:auto_generated.data[224]
data[37][3] => mux_v4e:auto_generated.data[225]
data[37][4] => mux_v4e:auto_generated.data[226]
data[37][5] => mux_v4e:auto_generated.data[227]
data[38][0] => mux_v4e:auto_generated.data[228]
data[38][1] => mux_v4e:auto_generated.data[229]
data[38][2] => mux_v4e:auto_generated.data[230]
data[38][3] => mux_v4e:auto_generated.data[231]
data[38][4] => mux_v4e:auto_generated.data[232]
data[38][5] => mux_v4e:auto_generated.data[233]
data[39][0] => mux_v4e:auto_generated.data[234]
data[39][1] => mux_v4e:auto_generated.data[235]
data[39][2] => mux_v4e:auto_generated.data[236]
data[39][3] => mux_v4e:auto_generated.data[237]
data[39][4] => mux_v4e:auto_generated.data[238]
data[39][5] => mux_v4e:auto_generated.data[239]
data[40][0] => mux_v4e:auto_generated.data[240]
data[40][1] => mux_v4e:auto_generated.data[241]
data[40][2] => mux_v4e:auto_generated.data[242]
data[40][3] => mux_v4e:auto_generated.data[243]
data[40][4] => mux_v4e:auto_generated.data[244]
data[40][5] => mux_v4e:auto_generated.data[245]
data[41][0] => mux_v4e:auto_generated.data[246]
data[41][1] => mux_v4e:auto_generated.data[247]
data[41][2] => mux_v4e:auto_generated.data[248]
data[41][3] => mux_v4e:auto_generated.data[249]
data[41][4] => mux_v4e:auto_generated.data[250]
data[41][5] => mux_v4e:auto_generated.data[251]
data[42][0] => mux_v4e:auto_generated.data[252]
data[42][1] => mux_v4e:auto_generated.data[253]
data[42][2] => mux_v4e:auto_generated.data[254]
data[42][3] => mux_v4e:auto_generated.data[255]
data[42][4] => mux_v4e:auto_generated.data[256]
data[42][5] => mux_v4e:auto_generated.data[257]
data[43][0] => mux_v4e:auto_generated.data[258]
data[43][1] => mux_v4e:auto_generated.data[259]
data[43][2] => mux_v4e:auto_generated.data[260]
data[43][3] => mux_v4e:auto_generated.data[261]
data[43][4] => mux_v4e:auto_generated.data[262]
data[43][5] => mux_v4e:auto_generated.data[263]
data[44][0] => mux_v4e:auto_generated.data[264]
data[44][1] => mux_v4e:auto_generated.data[265]
data[44][2] => mux_v4e:auto_generated.data[266]
data[44][3] => mux_v4e:auto_generated.data[267]
data[44][4] => mux_v4e:auto_generated.data[268]
data[44][5] => mux_v4e:auto_generated.data[269]
data[45][0] => mux_v4e:auto_generated.data[270]
data[45][1] => mux_v4e:auto_generated.data[271]
data[45][2] => mux_v4e:auto_generated.data[272]
data[45][3] => mux_v4e:auto_generated.data[273]
data[45][4] => mux_v4e:auto_generated.data[274]
data[45][5] => mux_v4e:auto_generated.data[275]
data[46][0] => mux_v4e:auto_generated.data[276]
data[46][1] => mux_v4e:auto_generated.data[277]
data[46][2] => mux_v4e:auto_generated.data[278]
data[46][3] => mux_v4e:auto_generated.data[279]
data[46][4] => mux_v4e:auto_generated.data[280]
data[46][5] => mux_v4e:auto_generated.data[281]
data[47][0] => mux_v4e:auto_generated.data[282]
data[47][1] => mux_v4e:auto_generated.data[283]
data[47][2] => mux_v4e:auto_generated.data[284]
data[47][3] => mux_v4e:auto_generated.data[285]
data[47][4] => mux_v4e:auto_generated.data[286]
data[47][5] => mux_v4e:auto_generated.data[287]
data[48][0] => mux_v4e:auto_generated.data[288]
data[48][1] => mux_v4e:auto_generated.data[289]
data[48][2] => mux_v4e:auto_generated.data[290]
data[48][3] => mux_v4e:auto_generated.data[291]
data[48][4] => mux_v4e:auto_generated.data[292]
data[48][5] => mux_v4e:auto_generated.data[293]
data[49][0] => mux_v4e:auto_generated.data[294]
data[49][1] => mux_v4e:auto_generated.data[295]
data[49][2] => mux_v4e:auto_generated.data[296]
data[49][3] => mux_v4e:auto_generated.data[297]
data[49][4] => mux_v4e:auto_generated.data[298]
data[49][5] => mux_v4e:auto_generated.data[299]
data[50][0] => mux_v4e:auto_generated.data[300]
data[50][1] => mux_v4e:auto_generated.data[301]
data[50][2] => mux_v4e:auto_generated.data[302]
data[50][3] => mux_v4e:auto_generated.data[303]
data[50][4] => mux_v4e:auto_generated.data[304]
data[50][5] => mux_v4e:auto_generated.data[305]
data[51][0] => mux_v4e:auto_generated.data[306]
data[51][1] => mux_v4e:auto_generated.data[307]
data[51][2] => mux_v4e:auto_generated.data[308]
data[51][3] => mux_v4e:auto_generated.data[309]
data[51][4] => mux_v4e:auto_generated.data[310]
data[51][5] => mux_v4e:auto_generated.data[311]
sel[0] => mux_v4e:auto_generated.sel[0]
sel[1] => mux_v4e:auto_generated.sel[1]
sel[2] => mux_v4e:auto_generated.sel[2]
sel[3] => mux_v4e:auto_generated.sel[3]
sel[4] => mux_v4e:auto_generated.sel[4]
sel[5] => mux_v4e:auto_generated.sel[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_v4e:auto_generated.result[0]
result[1] <= mux_v4e:auto_generated.result[1]
result[2] <= mux_v4e:auto_generated.result[2]
result[3] <= mux_v4e:auto_generated.result[3]
result[4] <= mux_v4e:auto_generated.result[4]
result[5] <= mux_v4e:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|lpm_mux:M0|mux_v4e:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[65] => _.IN1
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[89] => _.IN1
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[132] => _.IN1
data[132] => _.IN1
data[133] => _.IN1
data[133] => _.IN1
data[134] => _.IN1
data[134] => _.IN1
data[135] => _.IN1
data[135] => _.IN1
data[136] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[137] => _.IN1
data[138] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN1
data[156] => _.IN1
data[156] => _.IN1
data[156] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[157] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[158] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[159] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[161] => _.IN1
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[185] => _.IN1
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[204] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[205] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[206] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[207] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN0
data[210] => _.IN0
data[210] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[228] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[229] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[230] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[231] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[232] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[233] => _.IN1
data[234] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[251] => _.IN0
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[252] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[253] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[254] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[255] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[256] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN0
data[272] => _.IN0
data[273] => _.IN0
data[273] => _.IN0
data[274] => _.IN0
data[274] => _.IN0
data[275] => _.IN0
data[275] => _.IN0
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN1
data[300] => _.IN1
data[300] => _.IN1
data[300] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[306] => _.IN0
data[306] => _.IN0
data[307] => _.IN0
data[307] => _.IN0
data[308] => _.IN0
data[308] => _.IN0
data[309] => _.IN0
data[309] => _.IN0
data[310] => _.IN0
data[310] => _.IN0
data[311] => _.IN0
data[311] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S0|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S1|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S2|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S3|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S4|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S5|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S6|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S7|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S8|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S9|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S10|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S11|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S12|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S13|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S14|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S15|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S16|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S17|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S18|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S19|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S20|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S21|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S22|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S23|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S24|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S25|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S26|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S27|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S28|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S29|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S30|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S31|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <VCC>
result[5] <= <GND>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S32|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S33|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S34|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S35|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S36|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S37|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S38|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S39|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S40|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S41|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S42|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S43|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S44|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S45|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S46|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S47|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <VCC>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S48|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S49|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S50|lpm_ff:U1|lpm_constant:sc
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51
dataa[0] => busmux:U0.dataa[0]
dataa[1] => busmux:U0.dataa[1]
dataa[2] => busmux:U0.dataa[2]
dataa[3] => busmux:U0.dataa[3]
dataa[4] => busmux:U0.dataa[4]
dataa[5] => busmux:U0.dataa[5]
datab[0] => busmux:U0.datab[0]
datab[1] => busmux:U0.datab[1]
datab[2] => busmux:U0.datab[2]
datab[3] => busmux:U0.datab[3]
datab[4] => busmux:U0.datab[4]
datab[5] => busmux:U0.datab[5]
sel => busmux:U0.sel
clk => lpm_ff:U1.clock
sset => lpm_ff:U1.sset
aclr => lpm_ff:U1.aclr
enable => lpm_ff:U1.enable
q[0] <= lpm_ff:U1.q[0]
q[1] <= lpm_ff:U1.q[1]
q[2] <= lpm_ff:U1.q[2]
q[3] <= lpm_ff:U1.q[3]
q[4] <= lpm_ff:U1.q[4]
q[5] <= lpm_ff:U1.q[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51|busmux:U0
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51|busmux:U0|lpm_mux:$00000
data[0][0] => mux_qmc:auto_generated.data[0]
data[0][1] => mux_qmc:auto_generated.data[1]
data[0][2] => mux_qmc:auto_generated.data[2]
data[0][3] => mux_qmc:auto_generated.data[3]
data[0][4] => mux_qmc:auto_generated.data[4]
data[0][5] => mux_qmc:auto_generated.data[5]
data[1][0] => mux_qmc:auto_generated.data[6]
data[1][1] => mux_qmc:auto_generated.data[7]
data[1][2] => mux_qmc:auto_generated.data[8]
data[1][3] => mux_qmc:auto_generated.data[9]
data[1][4] => mux_qmc:auto_generated.data[10]
data[1][5] => mux_qmc:auto_generated.data[11]
sel[0] => mux_qmc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_qmc:auto_generated.result[0]
result[1] <= mux_qmc:auto_generated.result[1]
result[2] <= mux_qmc:auto_generated.result[2]
result[3] <= mux_qmc:auto_generated.result[3]
result[4] <= mux_qmc:auto_generated.result[4]
result[5] <= mux_qmc:auto_generated.result[5]


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51|busmux:U0|lpm_mux:$00000|mux_qmc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[0].IN1
data[7] => result_node[1].IN1
data[8] => result_node[2].IN1
data[9] => result_node[3].IN1
data[10] => result_node[4].IN1
data[11] => result_node[5].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51|lpm_ff:U1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[5].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => asdata[5].IN0
sset => asdata[4].IN0
sset => asdata[3].IN0
sset => asdata[2].IN0
sset => asdata[1].IN0
sset => asdata[0].IN0
sset => dffs[5].SLOAD
sset => dffs[4].SLOAD
sset => dffs[3].SLOAD
sset => dffs[2].SLOAD
sset => dffs[1].SLOAD
sset => dffs[0].SLOAD
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_stack52:stack|g55_stack_slot:S51|lpm_ff:U1|lpm_constant:sc
result[0] <= <VCC>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <VCC>


|g55_computer_player|g55_rules:rules
play_pile_top_card[0] => g55_mod13_v2:DEC1.A[0]
play_pile_top_card[1] => g55_mod13_v2:DEC1.A[1]
play_pile_top_card[2] => g55_mod13_v2:DEC1.A[2]
play_pile_top_card[3] => g55_mod13_v2:DEC1.A[3]
play_pile_top_card[4] => g55_mod13_v2:DEC1.A[4]
play_pile_top_card[5] => g55_mod13_v2:DEC1.A[5]
card_to_play[0] => g55_mod13_v2:DEC2.A[0]
card_to_play[1] => g55_mod13_v2:DEC2.A[1]
card_to_play[2] => g55_mod13_v2:DEC2.A[2]
card_to_play[3] => g55_mod13_v2:DEC2.A[3]
card_to_play[4] => g55_mod13_v2:DEC2.A[4]
card_to_play[5] => g55_mod13_v2:DEC2.A[5]
legal_play <= legal_play.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1
A[0] => g55_adder:A1.A[0]
A[0] => g55_adder:A1.B[2]
A[0] => g55_adder:A5.B[0]
A[1] => g55_adder:A1.A[1]
A[1] => g55_adder:A1.B[3]
A[1] => g55_adder:A5.B[1]
A[2] => g55_adder:A1.A[2]
A[2] => g55_adder:A1.B[4]
A[2] => g55_adder:A5.B[2]
A[3] => g55_adder:A1.A[3]
A[3] => g55_adder:A1.B[5]
A[3] => g55_adder:A5.B[3]
A[4] => g55_adder:A1.A[4]
A[4] => g55_adder:A1.B[6]
A[4] => g55_adder:A5.B[4]
A[5] => g55_adder:A1.A[5]
A[5] => g55_adder:A1.B[7]
A[5] => g55_adder:A5.B[5]
Amod13[0] <= g55_adder:A5.Sum[0]
Amod13[1] <= g55_adder:A5.Sum[1]
Amod13[2] <= g55_adder:A5.Sum[2]
Amod13[3] <= g55_adder:A5.Sum[3]
floor13[0] <= g55_adder:A1.Sum[6]
floor13[1] <= g55_adder:A1.Sum[7]
floor13[2] <= g55_adder:A1.Sum[8]


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A1|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A2|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A3|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A4|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC1|g55_adder:A5|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2
A[0] => g55_adder:A1.A[0]
A[0] => g55_adder:A1.B[2]
A[0] => g55_adder:A5.B[0]
A[1] => g55_adder:A1.A[1]
A[1] => g55_adder:A1.B[3]
A[1] => g55_adder:A5.B[1]
A[2] => g55_adder:A1.A[2]
A[2] => g55_adder:A1.B[4]
A[2] => g55_adder:A5.B[2]
A[3] => g55_adder:A1.A[3]
A[3] => g55_adder:A1.B[5]
A[3] => g55_adder:A5.B[3]
A[4] => g55_adder:A1.A[4]
A[4] => g55_adder:A1.B[6]
A[4] => g55_adder:A5.B[4]
A[5] => g55_adder:A1.A[5]
A[5] => g55_adder:A1.B[7]
A[5] => g55_adder:A5.B[5]
Amod13[0] <= g55_adder:A5.Sum[0]
Amod13[1] <= g55_adder:A5.Sum[1]
Amod13[2] <= g55_adder:A5.Sum[2]
Amod13[3] <= g55_adder:A5.Sum[3]
floor13[0] <= g55_adder:A1.Sum[6]
floor13[1] <= g55_adder:A1.Sum[7]
floor13[2] <= g55_adder:A1.Sum[8]


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A1|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A2|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A3|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A4|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5
A[0] => g55_adder_single:b2v_inst.A
A[1] => g55_adder_single:b2v_inst1.A
A[2] => g55_adder_single:b2v_inst2.A
A[3] => g55_adder_single:b2v_inst3.A
A[4] => g55_adder_single:b2v_inst4.A
A[5] => g55_adder_single:b2v_inst5.A
A[6] => g55_adder_single:b2v_inst6.A
A[7] => g55_adder_single:b2v_inst7.A
B[0] => g55_adder_single:b2v_inst.B
B[1] => g55_adder_single:b2v_inst1.B
B[2] => g55_adder_single:b2v_inst2.B
B[3] => g55_adder_single:b2v_inst3.B
B[4] => g55_adder_single:b2v_inst4.B
B[5] => g55_adder_single:b2v_inst5.B
B[6] => g55_adder_single:b2v_inst6.B
B[7] => g55_adder_single:b2v_inst7.B
Sum[0] <= g55_adder_single:b2v_inst.S
Sum[1] <= g55_adder_single:b2v_inst1.S
Sum[2] <= g55_adder_single:b2v_inst2.S
Sum[3] <= g55_adder_single:b2v_inst3.S
Sum[4] <= g55_adder_single:b2v_inst4.S
Sum[5] <= g55_adder_single:b2v_inst5.S
Sum[6] <= g55_adder_single:b2v_inst6.S
Sum[7] <= g55_adder_single:b2v_inst7.S
Sum[8] <= g55_adder_single:b2v_inst7.Cout


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst1
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst2
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst3
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst4
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst5
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst6
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|g55_computer_player|g55_rules:rules|g55_mod13_v2:DEC2|g55_adder:A5|g55_adder_single:b2v_inst7
A => SYNTHESIZED_WIRE_0.IN0
A => SYNTHESIZED_WIRE_2.IN1
B => SYNTHESIZED_WIRE_0.IN1
B => SYNTHESIZED_WIRE_3.IN0
B => SYNTHESIZED_WIRE_1.IN0
Cin => SYNTHESIZED_WIRE_3.IN1
Cin => SYNTHESIZED_WIRE_1.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


