#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 15 19:20:01 2022
# Process ID: 16153
# Current directory: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow
# Command line: vivado
# Log file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.log
# Journal file: /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/vivado.jou
#-----------------------------------------------------------
start_gui
create_project counter /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter -part xc7a35tcpg236-1
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v
import_files -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
import_files -fileset sim_1 -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
import_files -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
close_project
create_project counter /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter -part xc7vx485tffg1157-1
add_files -norecurse -scan_for_includes {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v}
import_files -norecurse {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
import_files -fileset sim_1 -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_files -from_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/up_counter_post_synthesis.v -to_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v -filesets [get_filesets *]
export_ip_user_files -of_objects  [get_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v] -no_script -reset -force -quiet
remove_files  /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/primitives.v
add_files -norecurse -scan_for_includes /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
import_files -force -norecurse /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/primitives.v
update_compile_order -fileset sources_1
launch_simulation
update_files -from_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter_tb.v -to_files /home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v -filesets [get_filesets *]
launch_simulation
source upcounter_testbench.tcl
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} 32
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sim_1/imports/vtr_flow/counter_tb.v} 33
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 78
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 79
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 80
add_bp {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 80
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 79
remove_bps -file {/home/asheshpangma/VSD-FPGA-Fabric-Design-and-Architecture/Day2/vtr_flow/counter/counter.srcs/sources_1/imports/vtr_flow/up_counter_post_synthesis.v} -line 78
close_sim
