   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_rtc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	RTC_ITConfig
  20              		.thumb
  21              		.thumb_func
  23              	RTC_ITConfig:
  24              	.LFB29:
  25              		.file 1 "../stm32_lib/src/stm32f10x_rtc.c"
   1:../stm32_lib/src/stm32f10x_rtc.c **** /**
   2:../stm32_lib/src/stm32f10x_rtc.c ****   ******************************************************************************
   3:../stm32_lib/src/stm32f10x_rtc.c ****   * @file    stm32f10x_rtc.c
   4:../stm32_lib/src/stm32f10x_rtc.c ****   * @author  MCD Application Team
   5:../stm32_lib/src/stm32f10x_rtc.c ****   * @version V3.3.0
   6:../stm32_lib/src/stm32f10x_rtc.c ****   * @date    04/16/2010
   7:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief   This file provides all the RTC firmware functions.
   8:../stm32_lib/src/stm32f10x_rtc.c ****   ******************************************************************************
   9:../stm32_lib/src/stm32f10x_rtc.c ****   * @copy
  10:../stm32_lib/src/stm32f10x_rtc.c ****   *
  11:../stm32_lib/src/stm32f10x_rtc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../stm32_lib/src/stm32f10x_rtc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../stm32_lib/src/stm32f10x_rtc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../stm32_lib/src/stm32f10x_rtc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../stm32_lib/src/stm32f10x_rtc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../stm32_lib/src/stm32f10x_rtc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../stm32_lib/src/stm32f10x_rtc.c ****   *
  18:../stm32_lib/src/stm32f10x_rtc.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:../stm32_lib/src/stm32f10x_rtc.c ****   */ 
  20:../stm32_lib/src/stm32f10x_rtc.c **** 
  21:../stm32_lib/src/stm32f10x_rtc.c **** /* Includes ------------------------------------------------------------------*/
  22:../stm32_lib/src/stm32f10x_rtc.c **** #include "stm32f10x_rtc.h"
  23:../stm32_lib/src/stm32f10x_rtc.c **** 
  24:../stm32_lib/src/stm32f10x_rtc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  26:../stm32_lib/src/stm32f10x_rtc.c ****   */
  27:../stm32_lib/src/stm32f10x_rtc.c **** 
  28:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC 
  29:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief RTC driver modules
  30:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  31:../stm32_lib/src/stm32f10x_rtc.c ****   */
  32:../stm32_lib/src/stm32f10x_rtc.c **** 
  33:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_TypesDefinitions
  34:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  35:../stm32_lib/src/stm32f10x_rtc.c ****   */ 
  36:../stm32_lib/src/stm32f10x_rtc.c **** /**
  37:../stm32_lib/src/stm32f10x_rtc.c ****   * @}
  38:../stm32_lib/src/stm32f10x_rtc.c ****   */
  39:../stm32_lib/src/stm32f10x_rtc.c **** 
  40:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_Defines
  41:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  42:../stm32_lib/src/stm32f10x_rtc.c ****   */
  43:../stm32_lib/src/stm32f10x_rtc.c **** 
  44:../stm32_lib/src/stm32f10x_rtc.c **** #define CRL_CNF_Set      ((uint16_t)0x0010)      /*!< Configuration Flag Enable Mask */
  45:../stm32_lib/src/stm32f10x_rtc.c **** #define CRL_CNF_Reset    ((uint16_t)0xFFEF)      /*!< Configuration Flag Disable Mask */
  46:../stm32_lib/src/stm32f10x_rtc.c **** #define RTC_LSB_Mask     ((uint32_t)0x0000FFFF)  /*!< RTC LSB Mask */
  47:../stm32_lib/src/stm32f10x_rtc.c **** #define PRLH_MSB_Mask    ((uint32_t)0x000F0000)  /*!< RTC Prescaler MSB Mask */
  48:../stm32_lib/src/stm32f10x_rtc.c **** 
  49:../stm32_lib/src/stm32f10x_rtc.c **** /**
  50:../stm32_lib/src/stm32f10x_rtc.c ****   * @}
  51:../stm32_lib/src/stm32f10x_rtc.c ****   */
  52:../stm32_lib/src/stm32f10x_rtc.c **** 
  53:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_Macros
  54:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  55:../stm32_lib/src/stm32f10x_rtc.c ****   */
  56:../stm32_lib/src/stm32f10x_rtc.c **** 
  57:../stm32_lib/src/stm32f10x_rtc.c **** /**
  58:../stm32_lib/src/stm32f10x_rtc.c ****   * @}
  59:../stm32_lib/src/stm32f10x_rtc.c ****   */
  60:../stm32_lib/src/stm32f10x_rtc.c **** 
  61:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_Variables
  62:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  63:../stm32_lib/src/stm32f10x_rtc.c ****   */
  64:../stm32_lib/src/stm32f10x_rtc.c **** 
  65:../stm32_lib/src/stm32f10x_rtc.c **** /**
  66:../stm32_lib/src/stm32f10x_rtc.c ****   * @}
  67:../stm32_lib/src/stm32f10x_rtc.c ****   */
  68:../stm32_lib/src/stm32f10x_rtc.c **** 
  69:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_FunctionPrototypes
  70:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  71:../stm32_lib/src/stm32f10x_rtc.c ****   */
  72:../stm32_lib/src/stm32f10x_rtc.c **** 
  73:../stm32_lib/src/stm32f10x_rtc.c **** /**
  74:../stm32_lib/src/stm32f10x_rtc.c ****   * @}
  75:../stm32_lib/src/stm32f10x_rtc.c ****   */
  76:../stm32_lib/src/stm32f10x_rtc.c **** 
  77:../stm32_lib/src/stm32f10x_rtc.c **** /** @defgroup RTC_Private_Functions
  78:../stm32_lib/src/stm32f10x_rtc.c ****   * @{
  79:../stm32_lib/src/stm32f10x_rtc.c ****   */
  80:../stm32_lib/src/stm32f10x_rtc.c **** 
  81:../stm32_lib/src/stm32f10x_rtc.c **** /**
  82:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Enables or disables the specified RTC interrupts.
  83:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupts sources to be enabled or disabled.
  84:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be any combination of the following values:
  85:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_OW: Overflow interrupt
  86:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_ALR: Alarm interrupt
  87:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_SEC: Second interrupt
  88:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  NewState: new state of the specified RTC interrupts.
  89:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be: ENABLE or DISABLE.
  90:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
  91:../stm32_lib/src/stm32f10x_rtc.c ****   */
  92:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
  93:../stm32_lib/src/stm32f10x_rtc.c **** {
  26              		.loc 1 93 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 0246     		mov	r2, r0
  42 0008 0B46     		mov	r3, r1
  43 000a FA80     		strh	r2, [r7, #6]	@ movhi
  44 000c 7B71     		strb	r3, [r7, #5]
  94:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
  95:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_IT(RTC_IT));  
  96:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
  97:../stm32_lib/src/stm32f10x_rtc.c ****   
  98:../stm32_lib/src/stm32f10x_rtc.c ****   if (NewState != DISABLE)
  45              		.loc 1 98 0
  46 000e 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
  47 0010 002B     		cmp	r3, #0
  48 0012 0ED0     		beq	.L2
  99:../stm32_lib/src/stm32f10x_rtc.c ****   {
 100:../stm32_lib/src/stm32f10x_rtc.c ****     RTC->CRH |= RTC_IT;
  49              		.loc 1 100 0
  50 0014 4FF42053 		mov	r3, #10240
  51 0018 C4F20003 		movt	r3, 16384
  52 001c 4FF42052 		mov	r2, #10240
  53 0020 C4F20002 		movt	r2, 16384
  54 0024 1288     		ldrh	r2, [r2, #0]	@ movhi
  55 0026 91B2     		uxth	r1, r2
  56 0028 FA88     		ldrh	r2, [r7, #6]	@ movhi
  57 002a 0A43     		orrs	r2, r2, r1
  58 002c 92B2     		uxth	r2, r2
  59 002e 1A80     		strh	r2, [r3, #0]	@ movhi
  60 0030 10E0     		b	.L1
  61              	.L2:
 101:../stm32_lib/src/stm32f10x_rtc.c ****   }
 102:../stm32_lib/src/stm32f10x_rtc.c ****   else
 103:../stm32_lib/src/stm32f10x_rtc.c ****   {
 104:../stm32_lib/src/stm32f10x_rtc.c ****     RTC->CRH &= (uint16_t)~RTC_IT;
  62              		.loc 1 104 0
  63 0032 4FF42053 		mov	r3, #10240
  64 0036 C4F20003 		movt	r3, 16384
  65 003a 4FF42052 		mov	r2, #10240
  66 003e C4F20002 		movt	r2, 16384
  67 0042 1288     		ldrh	r2, [r2, #0]	@ movhi
  68 0044 91B2     		uxth	r1, r2
  69 0046 FA88     		ldrh	r2, [r7, #6]	@ movhi
  70 0048 6FEA0202 		mvn	r2, r2
  71 004c 92B2     		uxth	r2, r2
  72 004e 0A40     		ands	r2, r2, r1
  73 0050 92B2     		uxth	r2, r2
  74 0052 1A80     		strh	r2, [r3, #0]	@ movhi
  75              	.L1:
 105:../stm32_lib/src/stm32f10x_rtc.c ****   }
 106:../stm32_lib/src/stm32f10x_rtc.c **** }
  76              		.loc 1 106 0
  77 0054 07F10C07 		add	r7, r7, #12
  78 0058 BD46     		mov	sp, r7
  79 005a 80BC     		pop	{r7}
  80 005c 7047     		bx	lr
  81              		.cfi_endproc
  82              	.LFE29:
  84 005e 00BF     		.align	2
  85              		.global	RTC_EnterConfigMode
  86              		.thumb
  87              		.thumb_func
  89              	RTC_EnterConfigMode:
  90              	.LFB30:
 107:../stm32_lib/src/stm32f10x_rtc.c **** 
 108:../stm32_lib/src/stm32f10x_rtc.c **** /**
 109:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Enters the RTC configuration mode.
 110:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 111:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 112:../stm32_lib/src/stm32f10x_rtc.c ****   */
 113:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_EnterConfigMode(void)
 114:../stm32_lib/src/stm32f10x_rtc.c **** {
  91              		.loc 1 114 0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 0
  94              		@ frame_needed = 1, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96 0060 80B4     		push	{r7}
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 7, -4
 100 0062 00AF     		add	r7, sp, #0
 101              	.LCFI4:
 102              		.cfi_def_cfa_register 7
 115:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set the CNF flag to enter in the Configuration Mode */
 116:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CRL |= CRL_CNF_Set;
 103              		.loc 1 116 0
 104 0064 4FF42053 		mov	r3, #10240
 105 0068 C4F20003 		movt	r3, 16384
 106 006c 4FF42052 		mov	r2, #10240
 107 0070 C4F20002 		movt	r2, 16384
 108 0074 9288     		ldrh	r2, [r2, #4]	@ movhi
 109 0076 92B2     		uxth	r2, r2
 110 0078 42F01002 		orr	r2, r2, #16
 111 007c 92B2     		uxth	r2, r2
 112 007e 9A80     		strh	r2, [r3, #4]	@ movhi
 117:../stm32_lib/src/stm32f10x_rtc.c **** }
 113              		.loc 1 117 0
 114 0080 BD46     		mov	sp, r7
 115 0082 80BC     		pop	{r7}
 116 0084 7047     		bx	lr
 117              		.cfi_endproc
 118              	.LFE30:
 120 0086 00BF     		.align	2
 121              		.global	RTC_ExitConfigMode
 122              		.thumb
 123              		.thumb_func
 125              	RTC_ExitConfigMode:
 126              	.LFB31:
 118:../stm32_lib/src/stm32f10x_rtc.c **** 
 119:../stm32_lib/src/stm32f10x_rtc.c **** /**
 120:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Exits from the RTC configuration mode.
 121:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 122:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 123:../stm32_lib/src/stm32f10x_rtc.c ****   */
 124:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_ExitConfigMode(void)
 125:../stm32_lib/src/stm32f10x_rtc.c **** {
 127              		.loc 1 125 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0088 80B4     		push	{r7}
 133              	.LCFI5:
 134              		.cfi_def_cfa_offset 4
 135              		.cfi_offset 7, -4
 136 008a 00AF     		add	r7, sp, #0
 137              	.LCFI6:
 138              		.cfi_def_cfa_register 7
 126:../stm32_lib/src/stm32f10x_rtc.c ****   /* Reset the CNF flag to exit from the Configuration Mode */
 127:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CRL &= CRL_CNF_Reset;
 139              		.loc 1 127 0
 140 008c 4FF42053 		mov	r3, #10240
 141 0090 C4F20003 		movt	r3, 16384
 142 0094 4FF42052 		mov	r2, #10240
 143 0098 C4F20002 		movt	r2, 16384
 144 009c 9288     		ldrh	r2, [r2, #4]	@ movhi
 145 009e 92B2     		uxth	r2, r2
 146 00a0 22F01002 		bic	r2, r2, #16
 147 00a4 92B2     		uxth	r2, r2
 148 00a6 9A80     		strh	r2, [r3, #4]	@ movhi
 128:../stm32_lib/src/stm32f10x_rtc.c **** }
 149              		.loc 1 128 0
 150 00a8 BD46     		mov	sp, r7
 151 00aa 80BC     		pop	{r7}
 152 00ac 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE31:
 156 00ae 00BF     		.align	2
 157              		.global	RTC_GetCounter
 158              		.thumb
 159              		.thumb_func
 161              	RTC_GetCounter:
 162              	.LFB32:
 129:../stm32_lib/src/stm32f10x_rtc.c **** 
 130:../stm32_lib/src/stm32f10x_rtc.c **** /**
 131:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Gets the RTC counter value.
 132:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 133:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval RTC counter value.
 134:../stm32_lib/src/stm32f10x_rtc.c ****   */
 135:../stm32_lib/src/stm32f10x_rtc.c **** uint32_t RTC_GetCounter(void)
 136:../stm32_lib/src/stm32f10x_rtc.c **** {
 163              		.loc 1 136 0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 8
 166              		@ frame_needed = 1, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 168 00b0 80B4     		push	{r7}
 169              	.LCFI7:
 170              		.cfi_def_cfa_offset 4
 171              		.cfi_offset 7, -4
 172 00b2 83B0     		sub	sp, sp, #12
 173              	.LCFI8:
 174              		.cfi_def_cfa_offset 16
 175 00b4 00AF     		add	r7, sp, #0
 176              	.LCFI9:
 177              		.cfi_def_cfa_register 7
 137:../stm32_lib/src/stm32f10x_rtc.c ****   uint16_t tmp = 0;
 178              		.loc 1 137 0
 179 00b6 4FF00003 		mov	r3, #0
 180 00ba FB80     		strh	r3, [r7, #6]	@ movhi
 138:../stm32_lib/src/stm32f10x_rtc.c ****   tmp = RTC->CNTL;
 181              		.loc 1 138 0
 182 00bc 4FF42053 		mov	r3, #10240
 183 00c0 C4F20003 		movt	r3, 16384
 184 00c4 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 185 00c6 FB80     		strh	r3, [r7, #6]	@ movhi
 139:../stm32_lib/src/stm32f10x_rtc.c ****   return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 186              		.loc 1 139 0
 187 00c8 4FF42053 		mov	r3, #10240
 188 00cc C4F20003 		movt	r3, 16384
 189 00d0 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 190 00d2 9BB2     		uxth	r3, r3
 191 00d4 4FEA0342 		lsl	r2, r3, #16
 192 00d8 FB88     		ldrh	r3, [r7, #6]
 193 00da 1343     		orrs	r3, r3, r2
 140:../stm32_lib/src/stm32f10x_rtc.c **** }
 194              		.loc 1 140 0
 195 00dc 1846     		mov	r0, r3
 196 00de 07F10C07 		add	r7, r7, #12
 197 00e2 BD46     		mov	sp, r7
 198 00e4 80BC     		pop	{r7}
 199 00e6 7047     		bx	lr
 200              		.cfi_endproc
 201              	.LFE32:
 203              		.align	2
 204              		.global	RTC_SetCounter
 205              		.thumb
 206              		.thumb_func
 208              	RTC_SetCounter:
 209              	.LFB33:
 141:../stm32_lib/src/stm32f10x_rtc.c **** 
 142:../stm32_lib/src/stm32f10x_rtc.c **** /**
 143:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Sets the RTC counter value.
 144:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  CounterValue: RTC counter new value.
 145:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 146:../stm32_lib/src/stm32f10x_rtc.c ****   */
 147:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_SetCounter(uint32_t CounterValue)
 148:../stm32_lib/src/stm32f10x_rtc.c **** { 
 210              		.loc 1 148 0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 8
 213              		@ frame_needed = 1, uses_anonymous_args = 0
 214 00e8 80B5     		push	{r7, lr}
 215              	.LCFI10:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 14, -4
 218              		.cfi_offset 7, -8
 219 00ea 82B0     		sub	sp, sp, #8
 220              	.LCFI11:
 221              		.cfi_def_cfa_offset 16
 222 00ec 00AF     		add	r7, sp, #0
 223              	.LCFI12:
 224              		.cfi_def_cfa_register 7
 225 00ee 7860     		str	r0, [r7, #4]
 149:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_EnterConfigMode();
 226              		.loc 1 149 0
 227 00f0 FFF7FEFF 		bl	RTC_EnterConfigMode
 150:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set RTC COUNTER MSB word */
 151:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CNTH = CounterValue >> 16;
 228              		.loc 1 151 0
 229 00f4 4FF42053 		mov	r3, #10240
 230 00f8 C4F20003 		movt	r3, 16384
 231 00fc 7A68     		ldr	r2, [r7, #4]
 232 00fe 4FEA1242 		lsr	r2, r2, #16
 233 0102 92B2     		uxth	r2, r2
 234 0104 1A83     		strh	r2, [r3, #24]	@ movhi
 152:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set RTC COUNTER LSB word */
 153:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CNTL = (CounterValue & RTC_LSB_Mask);
 235              		.loc 1 153 0
 236 0106 4FF42053 		mov	r3, #10240
 237 010a C4F20003 		movt	r3, 16384
 238 010e 7A68     		ldr	r2, [r7, #4]
 239 0110 92B2     		uxth	r2, r2
 240 0112 9A83     		strh	r2, [r3, #28]	@ movhi
 154:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_ExitConfigMode();
 241              		.loc 1 154 0
 242 0114 FFF7FEFF 		bl	RTC_ExitConfigMode
 155:../stm32_lib/src/stm32f10x_rtc.c **** }
 243              		.loc 1 155 0
 244 0118 07F10807 		add	r7, r7, #8
 245 011c BD46     		mov	sp, r7
 246 011e 80BD     		pop	{r7, pc}
 247              		.cfi_endproc
 248              	.LFE33:
 250              		.align	2
 251              		.global	RTC_SetPrescaler
 252              		.thumb
 253              		.thumb_func
 255              	RTC_SetPrescaler:
 256              	.LFB34:
 156:../stm32_lib/src/stm32f10x_rtc.c **** 
 157:../stm32_lib/src/stm32f10x_rtc.c **** /**
 158:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Sets the RTC prescaler value.
 159:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  PrescalerValue: RTC prescaler new value.
 160:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 161:../stm32_lib/src/stm32f10x_rtc.c ****   */
 162:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_SetPrescaler(uint32_t PrescalerValue)
 163:../stm32_lib/src/stm32f10x_rtc.c **** {
 257              		.loc 1 163 0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 8
 260              		@ frame_needed = 1, uses_anonymous_args = 0
 261 0120 80B5     		push	{r7, lr}
 262              	.LCFI13:
 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 14, -4
 265              		.cfi_offset 7, -8
 266 0122 82B0     		sub	sp, sp, #8
 267              	.LCFI14:
 268              		.cfi_def_cfa_offset 16
 269 0124 00AF     		add	r7, sp, #0
 270              	.LCFI15:
 271              		.cfi_def_cfa_register 7
 272 0126 7860     		str	r0, [r7, #4]
 164:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
 165:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_PRESCALER(PrescalerValue));
 166:../stm32_lib/src/stm32f10x_rtc.c ****   
 167:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_EnterConfigMode();
 273              		.loc 1 167 0
 274 0128 FFF7FEFF 		bl	RTC_EnterConfigMode
 168:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set RTC PRESCALER MSB word */
 169:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->PRLH = (PrescalerValue & PRLH_MSB_Mask) >> 16;
 275              		.loc 1 169 0
 276 012c 4FF42053 		mov	r3, #10240
 277 0130 C4F20003 		movt	r3, 16384
 278 0134 7A68     		ldr	r2, [r7, #4]
 279 0136 02F47022 		and	r2, r2, #983040
 280 013a 4FEA1242 		lsr	r2, r2, #16
 281 013e 92B2     		uxth	r2, r2
 282 0140 1A81     		strh	r2, [r3, #8]	@ movhi
 170:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set RTC PRESCALER LSB word */
 171:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->PRLL = (PrescalerValue & RTC_LSB_Mask);
 283              		.loc 1 171 0
 284 0142 4FF42053 		mov	r3, #10240
 285 0146 C4F20003 		movt	r3, 16384
 286 014a 7A68     		ldr	r2, [r7, #4]
 287 014c 92B2     		uxth	r2, r2
 288 014e 9A81     		strh	r2, [r3, #12]	@ movhi
 172:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_ExitConfigMode();
 289              		.loc 1 172 0
 290 0150 FFF7FEFF 		bl	RTC_ExitConfigMode
 173:../stm32_lib/src/stm32f10x_rtc.c **** }
 291              		.loc 1 173 0
 292 0154 07F10807 		add	r7, r7, #8
 293 0158 BD46     		mov	sp, r7
 294 015a 80BD     		pop	{r7, pc}
 295              		.cfi_endproc
 296              	.LFE34:
 298              		.align	2
 299              		.global	RTC_SetAlarm
 300              		.thumb
 301              		.thumb_func
 303              	RTC_SetAlarm:
 304              	.LFB35:
 174:../stm32_lib/src/stm32f10x_rtc.c **** 
 175:../stm32_lib/src/stm32f10x_rtc.c **** /**
 176:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Sets the RTC alarm value.
 177:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  AlarmValue: RTC alarm new value.
 178:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 179:../stm32_lib/src/stm32f10x_rtc.c ****   */
 180:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_SetAlarm(uint32_t AlarmValue)
 181:../stm32_lib/src/stm32f10x_rtc.c **** {  
 305              		.loc 1 181 0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 8
 308              		@ frame_needed = 1, uses_anonymous_args = 0
 309 015c 80B5     		push	{r7, lr}
 310              	.LCFI16:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 14, -4
 313              		.cfi_offset 7, -8
 314 015e 82B0     		sub	sp, sp, #8
 315              	.LCFI17:
 316              		.cfi_def_cfa_offset 16
 317 0160 00AF     		add	r7, sp, #0
 318              	.LCFI18:
 319              		.cfi_def_cfa_register 7
 320 0162 7860     		str	r0, [r7, #4]
 182:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_EnterConfigMode();
 321              		.loc 1 182 0
 322 0164 FFF7FEFF 		bl	RTC_EnterConfigMode
 183:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set the ALARM MSB word */
 184:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->ALRH = AlarmValue >> 16;
 323              		.loc 1 184 0
 324 0168 4FF42053 		mov	r3, #10240
 325 016c C4F20003 		movt	r3, 16384
 326 0170 7A68     		ldr	r2, [r7, #4]
 327 0172 4FEA1242 		lsr	r2, r2, #16
 328 0176 92B2     		uxth	r2, r2
 329 0178 1A84     		strh	r2, [r3, #32]	@ movhi
 185:../stm32_lib/src/stm32f10x_rtc.c ****   /* Set the ALARM LSB word */
 186:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->ALRL = (AlarmValue & RTC_LSB_Mask);
 330              		.loc 1 186 0
 331 017a 4FF42053 		mov	r3, #10240
 332 017e C4F20003 		movt	r3, 16384
 333 0182 7A68     		ldr	r2, [r7, #4]
 334 0184 92B2     		uxth	r2, r2
 335 0186 9A84     		strh	r2, [r3, #36]	@ movhi
 187:../stm32_lib/src/stm32f10x_rtc.c ****   RTC_ExitConfigMode();
 336              		.loc 1 187 0
 337 0188 FFF7FEFF 		bl	RTC_ExitConfigMode
 188:../stm32_lib/src/stm32f10x_rtc.c **** }
 338              		.loc 1 188 0
 339 018c 07F10807 		add	r7, r7, #8
 340 0190 BD46     		mov	sp, r7
 341 0192 80BD     		pop	{r7, pc}
 342              		.cfi_endproc
 343              	.LFE35:
 345              		.align	2
 346              		.global	RTC_GetDivider
 347              		.thumb
 348              		.thumb_func
 350              	RTC_GetDivider:
 351              	.LFB36:
 189:../stm32_lib/src/stm32f10x_rtc.c **** 
 190:../stm32_lib/src/stm32f10x_rtc.c **** /**
 191:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Gets the RTC divider value.
 192:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 193:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval RTC Divider value.
 194:../stm32_lib/src/stm32f10x_rtc.c ****   */
 195:../stm32_lib/src/stm32f10x_rtc.c **** uint32_t RTC_GetDivider(void)
 196:../stm32_lib/src/stm32f10x_rtc.c **** {
 352              		.loc 1 196 0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 8
 355              		@ frame_needed = 1, uses_anonymous_args = 0
 356              		@ link register save eliminated.
 357 0194 80B4     		push	{r7}
 358              	.LCFI19:
 359              		.cfi_def_cfa_offset 4
 360              		.cfi_offset 7, -4
 361 0196 83B0     		sub	sp, sp, #12
 362              	.LCFI20:
 363              		.cfi_def_cfa_offset 16
 364 0198 00AF     		add	r7, sp, #0
 365              	.LCFI21:
 366              		.cfi_def_cfa_register 7
 197:../stm32_lib/src/stm32f10x_rtc.c ****   uint32_t tmp = 0x00;
 367              		.loc 1 197 0
 368 019a 4FF00003 		mov	r3, #0
 369 019e 7B60     		str	r3, [r7, #4]
 198:../stm32_lib/src/stm32f10x_rtc.c ****   tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 370              		.loc 1 198 0
 371 01a0 4FF42053 		mov	r3, #10240
 372 01a4 C4F20003 		movt	r3, 16384
 373 01a8 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 374 01aa 9BB2     		uxth	r3, r3
 375 01ac 03F00F03 		and	r3, r3, #15
 376 01b0 4FEA0343 		lsl	r3, r3, #16
 377 01b4 7B60     		str	r3, [r7, #4]
 199:../stm32_lib/src/stm32f10x_rtc.c ****   tmp |= RTC->DIVL;
 378              		.loc 1 199 0
 379 01b6 4FF42053 		mov	r3, #10240
 380 01ba C4F20003 		movt	r3, 16384
 381 01be 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 382 01c0 9BB2     		uxth	r3, r3
 383 01c2 7A68     		ldr	r2, [r7, #4]
 384 01c4 1343     		orrs	r3, r3, r2
 385 01c6 7B60     		str	r3, [r7, #4]
 200:../stm32_lib/src/stm32f10x_rtc.c ****   return tmp;
 386              		.loc 1 200 0
 387 01c8 7B68     		ldr	r3, [r7, #4]
 201:../stm32_lib/src/stm32f10x_rtc.c **** }
 388              		.loc 1 201 0
 389 01ca 1846     		mov	r0, r3
 390 01cc 07F10C07 		add	r7, r7, #12
 391 01d0 BD46     		mov	sp, r7
 392 01d2 80BC     		pop	{r7}
 393 01d4 7047     		bx	lr
 394              		.cfi_endproc
 395              	.LFE36:
 397 01d6 00BF     		.align	2
 398              		.global	RTC_WaitForLastTask
 399              		.thumb
 400              		.thumb_func
 402              	RTC_WaitForLastTask:
 403              	.LFB37:
 202:../stm32_lib/src/stm32f10x_rtc.c **** 
 203:../stm32_lib/src/stm32f10x_rtc.c **** /**
 204:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Waits until last write operation on RTC registers has finished.
 205:../stm32_lib/src/stm32f10x_rtc.c ****   * @note   This function must be called before any write to RTC registers.
 206:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 207:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 208:../stm32_lib/src/stm32f10x_rtc.c ****   */
 209:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_WaitForLastTask(void)
 210:../stm32_lib/src/stm32f10x_rtc.c **** {
 404              		.loc 1 210 0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 1, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 409 01d8 80B4     		push	{r7}
 410              	.LCFI22:
 411              		.cfi_def_cfa_offset 4
 412              		.cfi_offset 7, -4
 413 01da 00AF     		add	r7, sp, #0
 414              	.LCFI23:
 415              		.cfi_def_cfa_register 7
 211:../stm32_lib/src/stm32f10x_rtc.c ****   /* Loop until RTOFF flag is set */
 212:../stm32_lib/src/stm32f10x_rtc.c ****   while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 416              		.loc 1 212 0
 417 01dc 00BF     		nop
 418              	.L12:
 419              		.loc 1 212 0 is_stmt 0 discriminator 1
 420 01de 4FF42053 		mov	r3, #10240
 421 01e2 C4F20003 		movt	r3, 16384
 422 01e6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 423 01e8 9BB2     		uxth	r3, r3
 424 01ea 03F02003 		and	r3, r3, #32
 425 01ee 002B     		cmp	r3, #0
 426 01f0 F5D0     		beq	.L12
 213:../stm32_lib/src/stm32f10x_rtc.c ****   {
 214:../stm32_lib/src/stm32f10x_rtc.c ****   }
 215:../stm32_lib/src/stm32f10x_rtc.c **** }
 427              		.loc 1 215 0 is_stmt 1
 428 01f2 BD46     		mov	sp, r7
 429 01f4 80BC     		pop	{r7}
 430 01f6 7047     		bx	lr
 431              		.cfi_endproc
 432              	.LFE37:
 434              		.align	2
 435              		.global	RTC_WaitForSynchro
 436              		.thumb
 437              		.thumb_func
 439              	RTC_WaitForSynchro:
 440              	.LFB38:
 216:../stm32_lib/src/stm32f10x_rtc.c **** 
 217:../stm32_lib/src/stm32f10x_rtc.c **** /**
 218:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Waits until the RTC registers (RTC_CNT, RTC_ALR and RTC_PRL)
 219:../stm32_lib/src/stm32f10x_rtc.c ****   *   are synchronized with RTC APB clock.
 220:../stm32_lib/src/stm32f10x_rtc.c ****   * @note   This function must be called before any read operation after an APB reset
 221:../stm32_lib/src/stm32f10x_rtc.c ****   *   or an APB clock stop.
 222:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  None
 223:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 224:../stm32_lib/src/stm32f10x_rtc.c ****   */
 225:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_WaitForSynchro(void)
 226:../stm32_lib/src/stm32f10x_rtc.c **** {
 441              		.loc 1 226 0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 1, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 446 01f8 80B4     		push	{r7}
 447              	.LCFI24:
 448              		.cfi_def_cfa_offset 4
 449              		.cfi_offset 7, -4
 450 01fa 00AF     		add	r7, sp, #0
 451              	.LCFI25:
 452              		.cfi_def_cfa_register 7
 227:../stm32_lib/src/stm32f10x_rtc.c ****   /* Clear RSF flag */
 228:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 453              		.loc 1 228 0
 454 01fc 4FF42053 		mov	r3, #10240
 455 0200 C4F20003 		movt	r3, 16384
 456 0204 4FF42052 		mov	r2, #10240
 457 0208 C4F20002 		movt	r2, 16384
 458 020c 9288     		ldrh	r2, [r2, #4]	@ movhi
 459 020e 92B2     		uxth	r2, r2
 460 0210 22F00802 		bic	r2, r2, #8
 461 0214 92B2     		uxth	r2, r2
 462 0216 9A80     		strh	r2, [r3, #4]	@ movhi
 229:../stm32_lib/src/stm32f10x_rtc.c ****   /* Loop until RSF flag is set */
 230:../stm32_lib/src/stm32f10x_rtc.c ****   while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 463              		.loc 1 230 0
 464 0218 00BF     		nop
 465              	.L14:
 466              		.loc 1 230 0 is_stmt 0 discriminator 1
 467 021a 4FF42053 		mov	r3, #10240
 468 021e C4F20003 		movt	r3, 16384
 469 0222 9B88     		ldrh	r3, [r3, #4]	@ movhi
 470 0224 9BB2     		uxth	r3, r3
 471 0226 03F00803 		and	r3, r3, #8
 472 022a 002B     		cmp	r3, #0
 473 022c F5D0     		beq	.L14
 231:../stm32_lib/src/stm32f10x_rtc.c ****   {
 232:../stm32_lib/src/stm32f10x_rtc.c ****   }
 233:../stm32_lib/src/stm32f10x_rtc.c **** }
 474              		.loc 1 233 0 is_stmt 1
 475 022e BD46     		mov	sp, r7
 476 0230 80BC     		pop	{r7}
 477 0232 7047     		bx	lr
 478              		.cfi_endproc
 479              	.LFE38:
 481              		.align	2
 482              		.global	RTC_GetFlagStatus
 483              		.thumb
 484              		.thumb_func
 486              	RTC_GetFlagStatus:
 487              	.LFB39:
 234:../stm32_lib/src/stm32f10x_rtc.c **** 
 235:../stm32_lib/src/stm32f10x_rtc.c **** /**
 236:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Checks whether the specified RTC flag is set or not.
 237:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  RTC_FLAG: specifies the flag to check.
 238:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be one the following values:
 239:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_RTOFF: RTC Operation OFF flag
 240:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_RSF: Registers Synchronized flag
 241:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_OW: Overflow flag
 242:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_ALR: Alarm flag
 243:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_SEC: Second flag
 244:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval The new state of RTC_FLAG (SET or RESET).
 245:../stm32_lib/src/stm32f10x_rtc.c ****   */
 246:../stm32_lib/src/stm32f10x_rtc.c **** FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
 247:../stm32_lib/src/stm32f10x_rtc.c **** {
 488              		.loc 1 247 0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 16
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492              		@ link register save eliminated.
 493 0234 80B4     		push	{r7}
 494              	.LCFI26:
 495              		.cfi_def_cfa_offset 4
 496              		.cfi_offset 7, -4
 497 0236 85B0     		sub	sp, sp, #20
 498              	.LCFI27:
 499              		.cfi_def_cfa_offset 24
 500 0238 00AF     		add	r7, sp, #0
 501              	.LCFI28:
 502              		.cfi_def_cfa_register 7
 503 023a 0346     		mov	r3, r0
 504 023c FB80     		strh	r3, [r7, #6]	@ movhi
 248:../stm32_lib/src/stm32f10x_rtc.c ****   FlagStatus bitstatus = RESET;
 505              		.loc 1 248 0
 506 023e 4FF00003 		mov	r3, #0
 507 0242 FB73     		strb	r3, [r7, #15]
 249:../stm32_lib/src/stm32f10x_rtc.c ****   
 250:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
 251:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
 252:../stm32_lib/src/stm32f10x_rtc.c ****   
 253:../stm32_lib/src/stm32f10x_rtc.c ****   if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 508              		.loc 1 253 0
 509 0244 4FF42053 		mov	r3, #10240
 510 0248 C4F20003 		movt	r3, 16384
 511 024c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 512 024e 9AB2     		uxth	r2, r3
 513 0250 FB88     		ldrh	r3, [r7, #6]	@ movhi
 514 0252 1340     		ands	r3, r3, r2
 515 0254 9BB2     		uxth	r3, r3
 516 0256 002B     		cmp	r3, #0
 517 0258 03D0     		beq	.L16
 254:../stm32_lib/src/stm32f10x_rtc.c ****   {
 255:../stm32_lib/src/stm32f10x_rtc.c ****     bitstatus = SET;
 518              		.loc 1 255 0
 519 025a 4FF00103 		mov	r3, #1
 520 025e FB73     		strb	r3, [r7, #15]
 521 0260 02E0     		b	.L17
 522              	.L16:
 256:../stm32_lib/src/stm32f10x_rtc.c ****   }
 257:../stm32_lib/src/stm32f10x_rtc.c ****   else
 258:../stm32_lib/src/stm32f10x_rtc.c ****   {
 259:../stm32_lib/src/stm32f10x_rtc.c ****     bitstatus = RESET;
 523              		.loc 1 259 0
 524 0262 4FF00003 		mov	r3, #0
 525 0266 FB73     		strb	r3, [r7, #15]
 526              	.L17:
 260:../stm32_lib/src/stm32f10x_rtc.c ****   }
 261:../stm32_lib/src/stm32f10x_rtc.c ****   return bitstatus;
 527              		.loc 1 261 0
 528 0268 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 262:../stm32_lib/src/stm32f10x_rtc.c **** }
 529              		.loc 1 262 0
 530 026a 1846     		mov	r0, r3
 531 026c 07F11407 		add	r7, r7, #20
 532 0270 BD46     		mov	sp, r7
 533 0272 80BC     		pop	{r7}
 534 0274 7047     		bx	lr
 535              		.cfi_endproc
 536              	.LFE39:
 538 0276 00BF     		.align	2
 539              		.global	RTC_ClearFlag
 540              		.thumb
 541              		.thumb_func
 543              	RTC_ClearFlag:
 544              	.LFB40:
 263:../stm32_lib/src/stm32f10x_rtc.c **** 
 264:../stm32_lib/src/stm32f10x_rtc.c **** /**
 265:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Clears the RTC’s pending flags.
 266:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  RTC_FLAG: specifies the flag to clear.
 267:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be any combination of the following values:
 268:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_RSF: Registers Synchronized flag. This flag is cleared only after
 269:../stm32_lib/src/stm32f10x_rtc.c ****   *                        an APB reset or an APB Clock stop.
 270:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_OW: Overflow flag
 271:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_ALR: Alarm flag
 272:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_FLAG_SEC: Second flag
 273:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 274:../stm32_lib/src/stm32f10x_rtc.c ****   */
 275:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_ClearFlag(uint16_t RTC_FLAG)
 276:../stm32_lib/src/stm32f10x_rtc.c **** {
 545              		.loc 1 276 0
 546              		.cfi_startproc
 547              		@ args = 0, pretend = 0, frame = 8
 548              		@ frame_needed = 1, uses_anonymous_args = 0
 549              		@ link register save eliminated.
 550 0278 80B4     		push	{r7}
 551              	.LCFI29:
 552              		.cfi_def_cfa_offset 4
 553              		.cfi_offset 7, -4
 554 027a 83B0     		sub	sp, sp, #12
 555              	.LCFI30:
 556              		.cfi_def_cfa_offset 16
 557 027c 00AF     		add	r7, sp, #0
 558              	.LCFI31:
 559              		.cfi_def_cfa_register 7
 560 027e 0346     		mov	r3, r0
 561 0280 FB80     		strh	r3, [r7, #6]	@ movhi
 277:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
 278:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
 279:../stm32_lib/src/stm32f10x_rtc.c ****     
 280:../stm32_lib/src/stm32f10x_rtc.c ****   /* Clear the coressponding RTC flag */
 281:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CRL &= (uint16_t)~RTC_FLAG;
 562              		.loc 1 281 0
 563 0282 4FF42053 		mov	r3, #10240
 564 0286 C4F20003 		movt	r3, 16384
 565 028a 4FF42052 		mov	r2, #10240
 566 028e C4F20002 		movt	r2, 16384
 567 0292 9288     		ldrh	r2, [r2, #4]	@ movhi
 568 0294 91B2     		uxth	r1, r2
 569 0296 FA88     		ldrh	r2, [r7, #6]	@ movhi
 570 0298 6FEA0202 		mvn	r2, r2
 571 029c 92B2     		uxth	r2, r2
 572 029e 0A40     		ands	r2, r2, r1
 573 02a0 92B2     		uxth	r2, r2
 574 02a2 9A80     		strh	r2, [r3, #4]	@ movhi
 282:../stm32_lib/src/stm32f10x_rtc.c **** }
 575              		.loc 1 282 0
 576 02a4 07F10C07 		add	r7, r7, #12
 577 02a8 BD46     		mov	sp, r7
 578 02aa 80BC     		pop	{r7}
 579 02ac 7047     		bx	lr
 580              		.cfi_endproc
 581              	.LFE40:
 583 02ae 00BF     		.align	2
 584              		.global	RTC_GetITStatus
 585              		.thumb
 586              		.thumb_func
 588              	RTC_GetITStatus:
 589              	.LFB41:
 283:../stm32_lib/src/stm32f10x_rtc.c **** 
 284:../stm32_lib/src/stm32f10x_rtc.c **** /**
 285:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Checks whether the specified RTC interrupt has occured or not.
 286:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  RTC_IT: specifies the RTC interrupts sources to check.
 287:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be one of the following values:
 288:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_OW: Overflow interrupt
 289:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_ALR: Alarm interrupt
 290:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_SEC: Second interrupt
 291:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval The new state of the RTC_IT (SET or RESET).
 292:../stm32_lib/src/stm32f10x_rtc.c ****   */
 293:../stm32_lib/src/stm32f10x_rtc.c **** ITStatus RTC_GetITStatus(uint16_t RTC_IT)
 294:../stm32_lib/src/stm32f10x_rtc.c **** {
 590              		.loc 1 294 0
 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 16
 593              		@ frame_needed = 1, uses_anonymous_args = 0
 594              		@ link register save eliminated.
 595 02b0 80B4     		push	{r7}
 596              	.LCFI32:
 597              		.cfi_def_cfa_offset 4
 598              		.cfi_offset 7, -4
 599 02b2 85B0     		sub	sp, sp, #20
 600              	.LCFI33:
 601              		.cfi_def_cfa_offset 24
 602 02b4 00AF     		add	r7, sp, #0
 603              	.LCFI34:
 604              		.cfi_def_cfa_register 7
 605 02b6 0346     		mov	r3, r0
 606 02b8 FB80     		strh	r3, [r7, #6]	@ movhi
 295:../stm32_lib/src/stm32f10x_rtc.c ****   ITStatus bitstatus = RESET;
 607              		.loc 1 295 0
 608 02ba 4FF00003 		mov	r3, #0
 609 02be FB73     		strb	r3, [r7, #15]
 296:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
 297:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_GET_IT(RTC_IT)); 
 298:../stm32_lib/src/stm32f10x_rtc.c ****   
 299:../stm32_lib/src/stm32f10x_rtc.c ****   bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 610              		.loc 1 299 0
 611 02c0 4FF42053 		mov	r3, #10240
 612 02c4 C4F20003 		movt	r3, 16384
 613 02c8 9B88     		ldrh	r3, [r3, #4]	@ movhi
 614 02ca 9BB2     		uxth	r3, r3
 615 02cc DAB2     		uxtb	r2, r3
 616 02ce FB88     		ldrh	r3, [r7, #6]	@ movhi
 617 02d0 DBB2     		uxtb	r3, r3
 618 02d2 1340     		ands	r3, r3, r2
 619 02d4 FB73     		strb	r3, [r7, #15]
 300:../stm32_lib/src/stm32f10x_rtc.c ****   if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 620              		.loc 1 300 0
 621 02d6 4FF42053 		mov	r3, #10240
 622 02da C4F20003 		movt	r3, 16384
 623 02de 1B88     		ldrh	r3, [r3, #0]	@ movhi
 624 02e0 9AB2     		uxth	r2, r3
 625 02e2 FB88     		ldrh	r3, [r7, #6]	@ movhi
 626 02e4 1340     		ands	r3, r3, r2
 627 02e6 9BB2     		uxth	r3, r3
 628 02e8 002B     		cmp	r3, #0
 629 02ea 06D0     		beq	.L20
 630              		.loc 1 300 0 is_stmt 0 discriminator 1
 631 02ec FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 632 02ee 002B     		cmp	r3, #0
 633 02f0 03D0     		beq	.L20
 301:../stm32_lib/src/stm32f10x_rtc.c ****   {
 302:../stm32_lib/src/stm32f10x_rtc.c ****     bitstatus = SET;
 634              		.loc 1 302 0 is_stmt 1
 635 02f2 4FF00103 		mov	r3, #1
 636 02f6 FB73     		strb	r3, [r7, #15]
 637 02f8 02E0     		b	.L21
 638              	.L20:
 303:../stm32_lib/src/stm32f10x_rtc.c ****   }
 304:../stm32_lib/src/stm32f10x_rtc.c ****   else
 305:../stm32_lib/src/stm32f10x_rtc.c ****   {
 306:../stm32_lib/src/stm32f10x_rtc.c ****     bitstatus = RESET;
 639              		.loc 1 306 0
 640 02fa 4FF00003 		mov	r3, #0
 641 02fe FB73     		strb	r3, [r7, #15]
 642              	.L21:
 307:../stm32_lib/src/stm32f10x_rtc.c ****   }
 308:../stm32_lib/src/stm32f10x_rtc.c ****   return bitstatus;
 643              		.loc 1 308 0
 644 0300 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 309:../stm32_lib/src/stm32f10x_rtc.c **** }
 645              		.loc 1 309 0
 646 0302 1846     		mov	r0, r3
 647 0304 07F11407 		add	r7, r7, #20
 648 0308 BD46     		mov	sp, r7
 649 030a 80BC     		pop	{r7}
 650 030c 7047     		bx	lr
 651              		.cfi_endproc
 652              	.LFE41:
 654 030e 00BF     		.align	2
 655              		.global	RTC_ClearITPendingBit
 656              		.thumb
 657              		.thumb_func
 659              	RTC_ClearITPendingBit:
 660              	.LFB42:
 310:../stm32_lib/src/stm32f10x_rtc.c **** 
 311:../stm32_lib/src/stm32f10x_rtc.c **** /**
 312:../stm32_lib/src/stm32f10x_rtc.c ****   * @brief  Clears the RTC’s interrupt pending bits.
 313:../stm32_lib/src/stm32f10x_rtc.c ****   * @param  RTC_IT: specifies the interrupt pending bit to clear.
 314:../stm32_lib/src/stm32f10x_rtc.c ****   *   This parameter can be any combination of the following values:
 315:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_OW: Overflow interrupt
 316:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_ALR: Alarm interrupt
 317:../stm32_lib/src/stm32f10x_rtc.c ****   *     @arg RTC_IT_SEC: Second interrupt
 318:../stm32_lib/src/stm32f10x_rtc.c ****   * @retval None
 319:../stm32_lib/src/stm32f10x_rtc.c ****   */
 320:../stm32_lib/src/stm32f10x_rtc.c **** void RTC_ClearITPendingBit(uint16_t RTC_IT)
 321:../stm32_lib/src/stm32f10x_rtc.c **** {
 661              		.loc 1 321 0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 8
 664              		@ frame_needed = 1, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 666 0310 80B4     		push	{r7}
 667              	.LCFI35:
 668              		.cfi_def_cfa_offset 4
 669              		.cfi_offset 7, -4
 670 0312 83B0     		sub	sp, sp, #12
 671              	.LCFI36:
 672              		.cfi_def_cfa_offset 16
 673 0314 00AF     		add	r7, sp, #0
 674              	.LCFI37:
 675              		.cfi_def_cfa_register 7
 676 0316 0346     		mov	r3, r0
 677 0318 FB80     		strh	r3, [r7, #6]	@ movhi
 322:../stm32_lib/src/stm32f10x_rtc.c ****   /* Check the parameters */
 323:../stm32_lib/src/stm32f10x_rtc.c ****   assert_param(IS_RTC_IT(RTC_IT));  
 324:../stm32_lib/src/stm32f10x_rtc.c ****   
 325:../stm32_lib/src/stm32f10x_rtc.c ****   /* Clear the coressponding RTC pending bit */
 326:../stm32_lib/src/stm32f10x_rtc.c ****   RTC->CRL &= (uint16_t)~RTC_IT;
 678              		.loc 1 326 0
 679 031a 4FF42053 		mov	r3, #10240
 680 031e C4F20003 		movt	r3, 16384
 681 0322 4FF42052 		mov	r2, #10240
 682 0326 C4F20002 		movt	r2, 16384
 683 032a 9288     		ldrh	r2, [r2, #4]	@ movhi
 684 032c 91B2     		uxth	r1, r2
 685 032e FA88     		ldrh	r2, [r7, #6]	@ movhi
 686 0330 6FEA0202 		mvn	r2, r2
 687 0334 92B2     		uxth	r2, r2
 688 0336 0A40     		ands	r2, r2, r1
 689 0338 92B2     		uxth	r2, r2
 690 033a 9A80     		strh	r2, [r3, #4]	@ movhi
 327:../stm32_lib/src/stm32f10x_rtc.c **** }
 691              		.loc 1 327 0
 692 033c 07F10C07 		add	r7, r7, #12
 693 0340 BD46     		mov	sp, r7
 694 0342 80BC     		pop	{r7}
 695 0344 7047     		bx	lr
 696              		.cfi_endproc
 697              	.LFE42:
 699              	.Letext0:
 700              		.file 2 "/opt/CodeSourcery/arm-2011.09/bin/../lib/gcc/arm-none-eabi/4.6.1/../../../../arm-none-eab
 701              		.file 3 "/home/simon/Workspace/stm32vl/stm32_lib/inc/stm32f10x.h"
 702              		.file 4 "/home/simon/Workspace/stm32vl/stm32_lib/inc/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rtc.c
     /tmp/ccgwn6Zg.s:18     .text:00000000 $t
     /tmp/ccgwn6Zg.s:23     .text:00000000 RTC_ITConfig
     /tmp/ccgwn6Zg.s:89     .text:00000060 RTC_EnterConfigMode
     /tmp/ccgwn6Zg.s:125    .text:00000088 RTC_ExitConfigMode
     /tmp/ccgwn6Zg.s:161    .text:000000b0 RTC_GetCounter
     /tmp/ccgwn6Zg.s:208    .text:000000e8 RTC_SetCounter
     /tmp/ccgwn6Zg.s:255    .text:00000120 RTC_SetPrescaler
     /tmp/ccgwn6Zg.s:303    .text:0000015c RTC_SetAlarm
     /tmp/ccgwn6Zg.s:350    .text:00000194 RTC_GetDivider
     /tmp/ccgwn6Zg.s:402    .text:000001d8 RTC_WaitForLastTask
     /tmp/ccgwn6Zg.s:439    .text:000001f8 RTC_WaitForSynchro
     /tmp/ccgwn6Zg.s:486    .text:00000234 RTC_GetFlagStatus
     /tmp/ccgwn6Zg.s:543    .text:00000278 RTC_ClearFlag
     /tmp/ccgwn6Zg.s:588    .text:000002b0 RTC_GetITStatus
     /tmp/ccgwn6Zg.s:659    .text:00000310 RTC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
