0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/16-to-4_priority_encoder/16-to-4_priority_encoder.sim/sim_1/synth/timing/xsim/tb_prencoder_16to4_time_synth.v,1679067333,verilog,,,,glbl;prencoder_16to4,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise3/16-to-4_priority_encoder/16-to-4_priority_encoder.srcs/sim_1/new/tb_prencoder_16to4.vhd,1679038748,vhdl,,,,tb_prencoder_16to4,,,,,,,,
