INFO: [VRFC 10-163] Analyzing VHDL file "/home/student08/42_fsm_v1_MARA/42_fsm_v1_MARA.srcs/sim_1/new/tb_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_fsm'
