Info: Generated by version: 17.1 build 240
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_onchip_memory2_0.ip --block-symbol-file --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_onchip_memory2_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_onchip_memory2_0.ip --synthesis=VERILOG --output-directory=/home/tianzhao/quartus_17_fringe_ref/a10_soc_devkit_ghrd/ip/pr_region_default/pr_region_default_onchip_memory2_0 --family="Arria 10" --part=10AS066N3F40E2SG
Info: pr_region_default_onchip_memory2_0: "Transforming system: pr_region_default_onchip_memory2_0"
Info: pr_region_default_onchip_memory2_0: Running transform generation_view_transform
Info: pr_region_default_onchip_memory2_0: Running transform generation_view_transform took 0.001s
Info: onchip_memory2_0: Running transform generation_view_transform
Info: onchip_memory2_0: Running transform generation_view_transform took 0.000s
Info: pr_region_default_onchip_memory2_0: Running transform interconnect_transform_chooser
Info: pr_region_default_onchip_memory2_0: Running transform interconnect_transform_chooser took 0.092s
Info: pr_region_default_onchip_memory2_0: "Naming system components in system: pr_region_default_onchip_memory2_0"
Info: pr_region_default_onchip_memory2_0: "Processing generation queue"
Info: pr_region_default_onchip_memory2_0: "Generating: pr_region_default_onchip_memory2_0"
Info: pr_region_default_onchip_memory2_0: "Generating: pr_region_default_onchip_memory2_0_altera_avalon_onchip_memory2_171_z7z2goy"
Info: onchip_memory2_0: Starting RTL generation for module 'pr_region_default_onchip_memory2_0_altera_avalon_onchip_memory2_171_z7z2goy'
Info: onchip_memory2_0:   Generation command is [exec /opt/intelFPGA_pro/17.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_pro/17.1/quartus/linux64/perl/lib -I /opt/intelFPGA_pro/17.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_pro/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_pro/17.1/quartus/sopc_builder/bin -I /opt/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_pro/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pr_region_default_onchip_memory2_0_altera_avalon_onchip_memory2_171_z7z2goy --dir=/tmp/user/26364/alt7521_3477686758024533134.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/opt/intelFPGA_pro/17.1/quartus --verilog --config=/tmp/user/26364/alt7521_3477686758024533134.dir/0002_onchip_memory2_0_gen//pr_region_default_onchip_memory2_0_altera_avalon_onchip_memory2_171_z7z2goy_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'pr_region_default_onchip_memory2_0_altera_avalon_onchip_memory2_171_z7z2goy'
Info: pr_region_default_onchip_memory2_0: Done "pr_region_default_onchip_memory2_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
