
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cea  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000054  00800060  00000cea  00000d7e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000d  008000b4  008000b4  00000dd2  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  00000dd2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000387  00000000  00000000  00000df2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000eb3  00000000  00000000  00001179  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000032d  00000000  00000000  0000202c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000d0f  00000000  00000000  00002359  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000300  00000000  00000000  00003068  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003e3  00000000  00000000  00003368  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000006b6  00000000  00000000  0000374b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  00003e01  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	ea ee       	ldi	r30, 0xEA	; 234
  68:	fc e0       	ldi	r31, 0x0C	; 12
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a4 3b       	cpi	r26, 0xB4	; 180
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a4 eb       	ldi	r26, 0xB4	; 180
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a1 3c       	cpi	r26, 0xC1	; 193
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 9b 03 	call	0x736	; 0x736 <main>
  8a:	0c 94 73 06 	jmp	0xce6	; 0xce6 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <port_init>:
unsigned char sensorbyte=0;

//PORT INITIALIZE
void port_init(void)
{
 PORTA = 0xFF;
  92:	8f ef       	ldi	r24, 0xFF	; 255
  94:	8b bb       	out	0x1b, r24	; 27
 DDRA  = 0x00;
  96:	1a ba       	out	0x1a, r1	; 26
 PORTB = 0xFF;  
  98:	88 bb       	out	0x18, r24	; 24
 DDRB  = 0x00;
  9a:	17 ba       	out	0x17, r1	; 23
 PORTC = 0x00; //m103 output only
  9c:	15 ba       	out	0x15, r1	; 21
 DDRC  = 0xFF;
  9e:	84 bb       	out	0x14, r24	; 20
 PORTD = 0xFF;
  a0:	82 bb       	out	0x12, r24	; 18
 DDRD  = 0x00;
  a2:	11 ba       	out	0x11, r1	; 17
}
  a4:	08 95       	ret

000000a6 <pwm1_init>:

//PWM1 INITIALIZE
void pwm1_init(void)
{

 PWM1A_DIR=1;
  a6:	8c 9a       	sbi	0x11, 4	; 17
 PWM1B_DIR=1;
  a8:	8d 9a       	sbi	0x11, 5	; 17
 TCCR1B = 0x00; //stop
  aa:	1e bc       	out	0x2e, r1	; 46
 TCNT1H = 0x00; //setup
  ac:	1d bc       	out	0x2d, r1	; 45
 TCNT1L = 0x00;
  ae:	1c bc       	out	0x2c, r1	; 44
 OCR1AH = 0x00;
  b0:	1b bc       	out	0x2b, r1	; 43
 OCR1AL = 0x00;
  b2:	1a bc       	out	0x2a, r1	; 42
 OCR1BH = 0x00;
  b4:	19 bc       	out	0x29, r1	; 41
 OCR1BL = 0x00;
  b6:	18 bc       	out	0x28, r1	; 40
 ICR1H  = 0x01;
  b8:	81 e0       	ldi	r24, 0x01	; 1
  ba:	87 bd       	out	0x27, r24	; 39
 ICR1L  = 0x8F;
  bc:	8f e8       	ldi	r24, 0x8F	; 143
  be:	86 bd       	out	0x26, r24	; 38
 TCCR1A = 0xA2;
  c0:	82 ea       	ldi	r24, 0xA2	; 162
  c2:	8f bd       	out	0x2f, r24	; 47
 TCCR1B = 0x19; //start Timer
  c4:	89 e1       	ldi	r24, 0x19	; 25
  c6:	8e bd       	out	0x2e, r24	; 46
}
  c8:	08 95       	ret

000000ca <adc_init>:

//ADC INITIALIZE
void adc_init(void)
{
 ADC_DIR=0X00;
  ca:	1a ba       	out	0x1a, r1	; 26
 ADCSRA=0X00;
  cc:	16 b8       	out	0x06, r1	; 6
 ADMUX=0X60;//0x40 for 10 bits
  ce:	80 e6       	ldi	r24, 0x60	; 96
  d0:	87 b9       	out	0x07, r24	; 7
 ADCSRA=0X87;
  d2:	87 e8       	ldi	r24, 0x87	; 135
  d4:	86 b9       	out	0x06, r24	; 6
 ACSR=0X80;
  d6:	80 e8       	ldi	r24, 0x80	; 128
  d8:	88 b9       	out	0x08, r24	; 8
}
  da:	08 95       	ret

000000dc <adc_start>:
//ADC START
unsigned char adc_start(unsigned char channel)
{
 unsigned char i;
 
     ADCH=0x00;
  dc:	15 b8       	out	0x05, r1	; 5

	 i=channel&0x07;
	 ADMUX=i|0x60;                //i|0x40 for 10 bits
  de:	87 70       	andi	r24, 0x07	; 7
  e0:	80 66       	ori	r24, 0x60	; 96
  e2:	87 b9       	out	0x07, r24	; 7
	 ADCSRA|=1<<ADSC;
  e4:	36 9a       	sbi	0x06, 6	; 6
	   
		 while(ADCSRA & (1<<ADSC));       // wait for conv. to complete
  e6:	36 99       	sbic	0x06, 6	; 6
  e8:	fe cf       	rjmp	.-4      	; 0xe6 <adc_start+0xa>
		    unsigned char temp=ADCH;      //unsigned int temp=ADC;   for 10 bits
  ea:	85 b1       	in	r24, 0x05	; 5
   
 return temp;
}
  ec:	08 95       	ret

000000ee <delay_sec>:

//DELAY FUNCTIONS
void delay_sec(int x)
{
  ee:	ac 01       	movw	r20, r24
  f0:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  f2:	60 e9       	ldi	r22, 0x90	; 144
  f4:	71 e0       	ldi	r23, 0x01	; 1
  f6:	0c c0       	rjmp	.+24     	; 0x110 <delay_sec+0x22>
  f8:	fb 01       	movw	r30, r22
  fa:	31 97       	sbiw	r30, 0x01	; 1
  fc:	f1 f7       	brne	.-4      	; 0xfa <delay_sec+0xc>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
  fe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 100:	d9 f7       	brne	.-10     	; 0xf8 <delay_sec+0xa>
 unsigned char i,j;
 for(i=0;i<x;i++)
  for(j=0;j<4;j++)
 102:	2f 5f       	subi	r18, 0xFF	; 255
 104:	24 30       	cpi	r18, 0x04	; 4
 106:	19 f0       	breq	.+6      	; 0x10e <delay_sec+0x20>
 108:	84 ec       	ldi	r24, 0xC4	; 196
 10a:	99 e0       	ldi	r25, 0x09	; 9
 10c:	f5 cf       	rjmp	.-22     	; 0xf8 <delay_sec+0xa>

//DELAY FUNCTIONS
void delay_sec(int x)
{
 unsigned char i,j;
 for(i=0;i<x;i++)
 10e:	3f 5f       	subi	r19, 0xFF	; 255
 110:	83 2f       	mov	r24, r19
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	84 17       	cp	r24, r20
 116:	95 07       	cpc	r25, r21
 118:	14 f4       	brge	.+4      	; 0x11e <delay_sec+0x30>
 11a:	20 e0       	ldi	r18, 0x00	; 0
 11c:	f5 cf       	rjmp	.-22     	; 0x108 <delay_sec+0x1a>
 11e:	08 95       	ret

00000120 <delay_millisec>:
  for(j=0;j<4;j++)
   _delay_ms(250);
}

void delay_millisec(int n)
{
 120:	af 92       	push	r10
 122:	bf 92       	push	r11
 124:	cf 92       	push	r12
 126:	df 92       	push	r13
 128:	ef 92       	push	r14
 12a:	ff 92       	push	r15
 12c:	0f 93       	push	r16
 12e:	1f 93       	push	r17
	_delay_ms(n);
 130:	aa 27       	eor	r26, r26
 132:	97 fd       	sbrc	r25, 7
 134:	a0 95       	com	r26
 136:	ba 2f       	mov	r27, r26
 138:	bc 01       	movw	r22, r24
 13a:	cd 01       	movw	r24, r26
 13c:	0e 94 20 05 	call	0xa40	; 0xa40 <__floatsisf>
 140:	5b 01       	movw	r10, r22
 142:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
 144:	20 e0       	ldi	r18, 0x00	; 0
 146:	30 e0       	ldi	r19, 0x00	; 0
 148:	4a e7       	ldi	r20, 0x7A	; 122
 14a:	55 e4       	ldi	r21, 0x45	; 69
 14c:	0e 94 d4 05 	call	0xba8	; 0xba8 <__mulsf3>
 150:	7b 01       	movw	r14, r22
 152:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
 154:	20 e0       	ldi	r18, 0x00	; 0
 156:	30 e0       	ldi	r19, 0x00	; 0
 158:	40 e8       	ldi	r20, 0x80	; 128
 15a:	5f e3       	ldi	r21, 0x3F	; 63
 15c:	0e 94 86 04 	call	0x90c	; 0x90c <__cmpsf2>
 160:	88 23       	and	r24, r24
 162:	1c f4       	brge	.+6      	; 0x16a <delay_millisec+0x4a>
 164:	61 e0       	ldi	r22, 0x01	; 1
 166:	70 e0       	ldi	r23, 0x00	; 0
 168:	24 c0       	rjmp	.+72     	; 0x1b2 <delay_millisec+0x92>
		__ticks = 1;
	else if (__tmp > 65535)
 16a:	c8 01       	movw	r24, r16
 16c:	b7 01       	movw	r22, r14
 16e:	20 e0       	ldi	r18, 0x00	; 0
 170:	3f ef       	ldi	r19, 0xFF	; 255
 172:	4f e7       	ldi	r20, 0x7F	; 127
 174:	57 e4       	ldi	r21, 0x47	; 71
 176:	0e 94 d0 05 	call	0xba0	; 0xba0 <__gesf2>
 17a:	18 16       	cp	r1, r24
 17c:	b4 f4       	brge	.+44     	; 0x1aa <delay_millisec+0x8a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 17e:	c6 01       	movw	r24, r12
 180:	b5 01       	movw	r22, r10
 182:	20 e0       	ldi	r18, 0x00	; 0
 184:	30 e0       	ldi	r19, 0x00	; 0
 186:	40 e2       	ldi	r20, 0x20	; 32
 188:	51 e4       	ldi	r21, 0x41	; 65
 18a:	0e 94 d4 05 	call	0xba8	; 0xba8 <__mulsf3>
 18e:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <__fixunssfsi>
 192:	80 e9       	ldi	r24, 0x90	; 144
 194:	91 e0       	ldi	r25, 0x01	; 1
 196:	05 c0       	rjmp	.+10     	; 0x1a2 <delay_millisec+0x82>
 198:	fc 01       	movw	r30, r24
 19a:	31 97       	sbiw	r30, 0x01	; 1
 19c:	f1 f7       	brne	.-4      	; 0x19a <delay_millisec+0x7a>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 19e:	61 50       	subi	r22, 0x01	; 1
 1a0:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 1a2:	61 15       	cp	r22, r1
 1a4:	71 05       	cpc	r23, r1
 1a6:	c1 f7       	brne	.-16     	; 0x198 <delay_millisec+0x78>
 1a8:	07 c0       	rjmp	.+14     	; 0x1b8 <delay_millisec+0x98>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 1aa:	c8 01       	movw	r24, r16
 1ac:	b7 01       	movw	r22, r14
 1ae:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <__fixunssfsi>
 1b2:	cb 01       	movw	r24, r22
 1b4:	01 97       	sbiw	r24, 0x01	; 1
 1b6:	f1 f7       	brne	.-4      	; 0x1b4 <delay_millisec+0x94>
}
 1b8:	1f 91       	pop	r17
 1ba:	0f 91       	pop	r16
 1bc:	ff 90       	pop	r15
 1be:	ef 90       	pop	r14
 1c0:	df 90       	pop	r13
 1c2:	cf 90       	pop	r12
 1c4:	bf 90       	pop	r11
 1c6:	af 90       	pop	r10
 1c8:	08 95       	ret

000001ca <delay_microsec>:

void delay_microsec(int n)
{
 1ca:	af 92       	push	r10
 1cc:	bf 92       	push	r11
 1ce:	cf 92       	push	r12
 1d0:	df 92       	push	r13
 1d2:	ef 92       	push	r14
 1d4:	ff 92       	push	r15
 1d6:	0f 93       	push	r16
 1d8:	1f 93       	push	r17
	_delay_us(n);
 1da:	aa 27       	eor	r26, r26
 1dc:	97 fd       	sbrc	r25, 7
 1de:	a0 95       	com	r26
 1e0:	ba 2f       	mov	r27, r26
 1e2:	bc 01       	movw	r22, r24
 1e4:	cd 01       	movw	r24, r26
 1e6:	0e 94 20 05 	call	0xa40	; 0xa40 <__floatsisf>
 1ea:	5b 01       	movw	r10, r22
 1ec:	6c 01       	movw	r12, r24
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
 1ee:	2b ea       	ldi	r18, 0xAB	; 171
 1f0:	3a ea       	ldi	r19, 0xAA	; 170
 1f2:	4a ea       	ldi	r20, 0xAA	; 170
 1f4:	50 e4       	ldi	r21, 0x40	; 64
 1f6:	0e 94 d4 05 	call	0xba8	; 0xba8 <__mulsf3>
 1fa:	7b 01       	movw	r14, r22
 1fc:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
 1fe:	20 e0       	ldi	r18, 0x00	; 0
 200:	30 e0       	ldi	r19, 0x00	; 0
 202:	40 e8       	ldi	r20, 0x80	; 128
 204:	5f e3       	ldi	r21, 0x3F	; 63
 206:	0e 94 86 04 	call	0x90c	; 0x90c <__cmpsf2>
 20a:	88 23       	and	r24, r24
 20c:	14 f4       	brge	.+4      	; 0x212 <delay_microsec+0x48>
 20e:	61 e0       	ldi	r22, 0x01	; 1
 210:	54 c0       	rjmp	.+168    	; 0x2ba <delay_microsec+0xf0>
		__ticks = 1;
	else if (__tmp > 255)
 212:	c8 01       	movw	r24, r16
 214:	b7 01       	movw	r22, r14
 216:	20 e0       	ldi	r18, 0x00	; 0
 218:	30 e0       	ldi	r19, 0x00	; 0
 21a:	4f e7       	ldi	r20, 0x7F	; 127
 21c:	53 e4       	ldi	r21, 0x43	; 67
 21e:	0e 94 d0 05 	call	0xba0	; 0xba0 <__gesf2>
 222:	18 16       	cp	r1, r24
 224:	0c f0       	brlt	.+2      	; 0x228 <delay_microsec+0x5e>
 226:	45 c0       	rjmp	.+138    	; 0x2b2 <delay_microsec+0xe8>
	{
		_delay_ms(__us / 1000.0);
 228:	c6 01       	movw	r24, r12
 22a:	b5 01       	movw	r22, r10
 22c:	20 e0       	ldi	r18, 0x00	; 0
 22e:	30 e0       	ldi	r19, 0x00	; 0
 230:	4a e7       	ldi	r20, 0x7A	; 122
 232:	54 e4       	ldi	r21, 0x44	; 68
 234:	0e 94 8a 04 	call	0x914	; 0x914 <__divsf3>
 238:	5b 01       	movw	r10, r22
 23a:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
 23c:	20 e0       	ldi	r18, 0x00	; 0
 23e:	30 e0       	ldi	r19, 0x00	; 0
 240:	4a e7       	ldi	r20, 0x7A	; 122
 242:	55 e4       	ldi	r21, 0x45	; 69
 244:	0e 94 d4 05 	call	0xba8	; 0xba8 <__mulsf3>
 248:	7b 01       	movw	r14, r22
 24a:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
 24c:	20 e0       	ldi	r18, 0x00	; 0
 24e:	30 e0       	ldi	r19, 0x00	; 0
 250:	40 e8       	ldi	r20, 0x80	; 128
 252:	5f e3       	ldi	r21, 0x3F	; 63
 254:	0e 94 86 04 	call	0x90c	; 0x90c <__cmpsf2>
 258:	88 23       	and	r24, r24
 25a:	1c f4       	brge	.+6      	; 0x262 <delay_microsec+0x98>
 25c:	61 e0       	ldi	r22, 0x01	; 1
 25e:	70 e0       	ldi	r23, 0x00	; 0
 260:	24 c0       	rjmp	.+72     	; 0x2aa <delay_microsec+0xe0>
		__ticks = 1;
	else if (__tmp > 65535)
 262:	c8 01       	movw	r24, r16
 264:	b7 01       	movw	r22, r14
 266:	20 e0       	ldi	r18, 0x00	; 0
 268:	3f ef       	ldi	r19, 0xFF	; 255
 26a:	4f e7       	ldi	r20, 0x7F	; 127
 26c:	57 e4       	ldi	r21, 0x47	; 71
 26e:	0e 94 d0 05 	call	0xba0	; 0xba0 <__gesf2>
 272:	18 16       	cp	r1, r24
 274:	b4 f4       	brge	.+44     	; 0x2a2 <delay_microsec+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 276:	c6 01       	movw	r24, r12
 278:	b5 01       	movw	r22, r10
 27a:	20 e0       	ldi	r18, 0x00	; 0
 27c:	30 e0       	ldi	r19, 0x00	; 0
 27e:	40 e2       	ldi	r20, 0x20	; 32
 280:	51 e4       	ldi	r21, 0x41	; 65
 282:	0e 94 d4 05 	call	0xba8	; 0xba8 <__mulsf3>
 286:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <__fixunssfsi>
 28a:	80 e9       	ldi	r24, 0x90	; 144
 28c:	91 e0       	ldi	r25, 0x01	; 1
 28e:	05 c0       	rjmp	.+10     	; 0x29a <delay_microsec+0xd0>
 290:	fc 01       	movw	r30, r24
 292:	31 97       	sbiw	r30, 0x01	; 1
 294:	f1 f7       	brne	.-4      	; 0x292 <delay_microsec+0xc8>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 296:	61 50       	subi	r22, 0x01	; 1
 298:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 29a:	61 15       	cp	r22, r1
 29c:	71 05       	cpc	r23, r1
 29e:	c1 f7       	brne	.-16     	; 0x290 <delay_microsec+0xc6>
 2a0:	0e c0       	rjmp	.+28     	; 0x2be <delay_microsec+0xf4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 2a2:	c8 01       	movw	r24, r16
 2a4:	b7 01       	movw	r22, r14
 2a6:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <__fixunssfsi>
 2aa:	cb 01       	movw	r24, r22
 2ac:	01 97       	sbiw	r24, 0x01	; 1
 2ae:	f1 f7       	brne	.-4      	; 0x2ac <delay_microsec+0xe2>
 2b0:	06 c0       	rjmp	.+12     	; 0x2be <delay_microsec+0xf4>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
 2b2:	c8 01       	movw	r24, r16
 2b4:	b7 01       	movw	r22, r14
 2b6:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <__fixunssfsi>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 2ba:	6a 95       	dec	r22
 2bc:	f1 f7       	brne	.-4      	; 0x2ba <delay_microsec+0xf0>
}
 2be:	1f 91       	pop	r17
 2c0:	0f 91       	pop	r16
 2c2:	ff 90       	pop	r15
 2c4:	ef 90       	pop	r14
 2c6:	df 90       	pop	r13
 2c8:	cf 90       	pop	r12
 2ca:	bf 90       	pop	r11
 2cc:	af 90       	pop	r10
 2ce:	08 95       	ret

000002d0 <check_sensors>:

//CHECK THE SENSOR VALUES
void check_sensors(void)
{
 2d0:	ef 92       	push	r14
 2d2:	ff 92       	push	r15
 2d4:	1f 93       	push	r17
 2d6:	cf 93       	push	r28
 2d8:	df 93       	push	r29
sensorbyte=0;
 2da:	10 92 b4 00 	sts	0x00B4, r1
 2de:	c0 e0       	ldi	r28, 0x00	; 0
 2e0:	d0 e0       	ldi	r29, 0x00	; 0
	 for(i=0;i<sensor_num;i++)
	 {
	 
	  temp[i]=adc_start(i);
	  if(temp[i]>threshold[i])
	  sensorbyte|=(1<<i);
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	e8 2e       	mov	r14, r24
 2e6:	f1 2c       	mov	r15, r1
unsigned char i,temp[sensor_num];

	 for(i=0;i<sensor_num;i++)
	 {
	 
	  temp[i]=adc_start(i);
 2e8:	8c 2f       	mov	r24, r28
 2ea:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
	  if(temp[i]>threshold[i])
 2ee:	fe 01       	movw	r30, r28
 2f0:	eb 54       	subi	r30, 0x4B	; 75
 2f2:	ff 4f       	sbci	r31, 0xFF	; 255
 2f4:	90 81       	ld	r25, Z
 2f6:	98 17       	cp	r25, r24
 2f8:	60 f4       	brcc	.+24     	; 0x312 <check_sensors+0x42>
	  sensorbyte|=(1<<i);
 2fa:	97 01       	movw	r18, r14
 2fc:	0c 2e       	mov	r0, r28
 2fe:	02 c0       	rjmp	.+4      	; 0x304 <check_sensors+0x34>
 300:	22 0f       	add	r18, r18
 302:	33 1f       	adc	r19, r19
 304:	0a 94       	dec	r0
 306:	e2 f7       	brpl	.-8      	; 0x300 <check_sensors+0x30>
 308:	80 91 b4 00 	lds	r24, 0x00B4
 30c:	82 2b       	or	r24, r18
 30e:	80 93 b4 00 	sts	0x00B4, r24
 312:	21 96       	adiw	r28, 0x01	; 1
{
sensorbyte=0;

unsigned char i,temp[sensor_num];

	 for(i=0;i<sensor_num;i++)
 314:	c4 30       	cpi	r28, 0x04	; 4
 316:	d1 05       	cpc	r29, r1
 318:	39 f7       	brne	.-50     	; 0x2e8 <check_sensors+0x18>
	  temp[i]=adc_start(i);
	  if(temp[i]>threshold[i])
	  sensorbyte|=(1<<i);
	 
	 } 
}
 31a:	df 91       	pop	r29
 31c:	cf 91       	pop	r28
 31e:	1f 91       	pop	r17
 320:	ff 90       	pop	r15
 322:	ef 90       	pop	r14
 324:	08 95       	ret

00000326 <calibrate_black>:
 
 //CALIBRATE FOR BLACK SURFACE
 void calibrate_black(void)
{
 326:	0f 93       	push	r16
 328:	1f 93       	push	r17
 32a:	cf 93       	push	r28
 32c:	df 93       	push	r29
 32e:	c9 eb       	ldi	r28, 0xB9	; 185
 330:	d0 e0       	ldi	r29, 0x00	; 0
 332:	00 e0       	ldi	r16, 0x00	; 0
	unsigned char j,i,temp[sensor_num];

	for(j=0;j<sensor_num;j++) 
	 {
		  max[j]=adc_start(j);
 334:	80 2f       	mov	r24, r16
 336:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
 33a:	88 83       	st	Y, r24
 33c:	10 e0       	ldi	r17, 0x00	; 0
		  
		  for(i=0;i<10;i++)
		 {
			  temp[i]=adc_start(j);
 33e:	80 2f       	mov	r24, r16
 340:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
 344:	98 2f       	mov	r25, r24
			  
			  if(temp[i]>max[j])
 346:	88 81       	ld	r24, Y
 348:	89 17       	cp	r24, r25
 34a:	08 f4       	brcc	.+2      	; 0x34e <calibrate_black+0x28>
			  {
			  max[j]=temp[i];
 34c:	98 83       	st	Y, r25

	for(j=0;j<sensor_num;j++) 
	 {
		  max[j]=adc_start(j);
		  
		  for(i=0;i<10;i++)
 34e:	1f 5f       	subi	r17, 0xFF	; 255
 350:	1a 30       	cpi	r17, 0x0A	; 10
 352:	a9 f7       	brne	.-22     	; 0x33e <calibrate_black+0x18>
 //CALIBRATE FOR BLACK SURFACE
 void calibrate_black(void)
{
	unsigned char j,i,temp[sensor_num];

	for(j=0;j<sensor_num;j++) 
 354:	0f 5f       	subi	r16, 0xFF	; 255
 356:	21 96       	adiw	r28, 0x01	; 1
 358:	04 30       	cpi	r16, 0x04	; 4
 35a:	61 f7       	brne	.-40     	; 0x334 <calibrate_black+0xe>
		 }
	 
	}

		
}
 35c:	df 91       	pop	r29
 35e:	cf 91       	pop	r28
 360:	1f 91       	pop	r17
 362:	0f 91       	pop	r16
 364:	08 95       	ret

00000366 <calibrate_white>:

//CALIBRATE FOR WHITE SURFACE
void calibrate_white(void)
{
 366:	0f 93       	push	r16
 368:	1f 93       	push	r17
 36a:	cf 93       	push	r28
 36c:	df 93       	push	r29
 36e:	cd eb       	ldi	r28, 0xBD	; 189
 370:	d0 e0       	ldi	r29, 0x00	; 0
 372:	00 e0       	ldi	r16, 0x00	; 0

	unsigned char j,i,temp[sensor_num];
	 
	 for(j=0;j<sensor_num;j++) 
	 {
		  min[j]=adc_start(j);
 374:	80 2f       	mov	r24, r16
 376:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
 37a:	88 83       	st	Y, r24
 37c:	10 e0       	ldi	r17, 0x00	; 0
		  
		  for(i=0;i<10;i++)
		 {
			  temp[i]=adc_start(j);
 37e:	80 2f       	mov	r24, r16
 380:	0e 94 6e 00 	call	0xdc	; 0xdc <adc_start>
 384:	98 2f       	mov	r25, r24
			  
			 if(temp[i]<min[j])
 386:	88 81       	ld	r24, Y
 388:	98 17       	cp	r25, r24
 38a:	08 f4       	brcc	.+2      	; 0x38e <calibrate_white+0x28>
			  {
			  min[j]=temp[i];
 38c:	98 83       	st	Y, r25
	 
	 for(j=0;j<sensor_num;j++) 
	 {
		  min[j]=adc_start(j);
		  
		  for(i=0;i<10;i++)
 38e:	1f 5f       	subi	r17, 0xFF	; 255
 390:	1a 30       	cpi	r17, 0x0A	; 10
 392:	a9 f7       	brne	.-22     	; 0x37e <calibrate_white+0x18>
void calibrate_white(void)
{

	unsigned char j,i,temp[sensor_num];
	 
	 for(j=0;j<sensor_num;j++) 
 394:	0f 5f       	subi	r16, 0xFF	; 255
 396:	21 96       	adiw	r28, 0x01	; 1
 398:	04 30       	cpi	r16, 0x04	; 4
 39a:	61 f7       	brne	.-40     	; 0x374 <calibrate_white+0xe>
		 }
	 
	}

		
}
 39c:	df 91       	pop	r29
 39e:	cf 91       	pop	r28
 3a0:	1f 91       	pop	r17
 3a2:	0f 91       	pop	r16
 3a4:	08 95       	ret

000003a6 <flick>:
	 
}

//LED FLICKER FUNCTION
void flick (void)
{
 3a6:	1f 93       	push	r17
 3a8:	cf 93       	push	r28
 3aa:	df 93       	push	r29
 3ac:	c0 e0       	ldi	r28, 0x00	; 0
 3ae:	d0 e0       	ldi	r29, 0x00	; 0
unsigned int i=0;

	for(i=0;i<5;i++)
	{
		LED=0xff;
 3b0:	1f ef       	ldi	r17, 0xFF	; 255
 3b2:	15 bb       	out	0x15, r17	; 21
		delay_millisec(100);
 3b4:	84 e6       	ldi	r24, 0x64	; 100
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
		LED=0x00;
 3bc:	15 ba       	out	0x15, r1	; 21
		delay_millisec(100);
 3be:	84 e6       	ldi	r24, 0x64	; 100
 3c0:	90 e0       	ldi	r25, 0x00	; 0
 3c2:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
//LED FLICKER FUNCTION
void flick (void)
{
unsigned int i=0;

	for(i=0;i<5;i++)
 3c6:	21 96       	adiw	r28, 0x01	; 1
 3c8:	c5 30       	cpi	r28, 0x05	; 5
 3ca:	d1 05       	cpc	r29, r1
 3cc:	91 f7       	brne	.-28     	; 0x3b2 <flick+0xc>
		delay_millisec(100);
		LED=0x00;
		delay_millisec(100);
	}

}
 3ce:	df 91       	pop	r29
 3d0:	cf 91       	pop	r28
 3d2:	1f 91       	pop	r17
 3d4:	08 95       	ret

000003d6 <set_pwm1a>:

//SET PWM1A
void set_pwm1a(int a)
{
OCR1A=a;
 3d6:	9b bd       	out	0x2b, r25	; 43
 3d8:	8a bd       	out	0x2a, r24	; 42
}
 3da:	08 95       	ret

000003dc <set_pwm1b>:

//SET PWM1B
void set_pwm1b(int b)
{
OCR1B=b;
 3dc:	99 bd       	out	0x29, r25	; 41
 3de:	88 bd       	out	0x28, r24	; 40
}
 3e0:	08 95       	ret

000003e2 <lcd_busy_loop>:
}

void lcd_busy_loop(void)
{
	uint8_t busy,status=0x00,temp;
	LCD_DATA_DDR&=0xF0;
 3e2:	87 b3       	in	r24, 0x17	; 23
 3e4:	80 7f       	andi	r24, 0xF0	; 240
 3e6:	87 bb       	out	0x17, r24	; 23
	SET_RW();		//Read mode
 3e8:	c6 9a       	sbi	0x18, 6	; 24
	CLEAR_RS();		//Read status
 3ea:	c5 98       	cbi	0x18, 5	; 24
 3ec:	82 e0       	ldi	r24, 0x02	; 2
 3ee:	8a 95       	dec	r24
 3f0:	f1 f7       	brne	.-4      	; 0x3ee <lcd_busy_loop+0xc>
	_delay_us(0.5);		//tAS
	do
	{

		SET_E();
 3f2:	22 e0       	ldi	r18, 0x02	; 2
 3f4:	35 e0       	ldi	r19, 0x05	; 5
 3f6:	c7 9a       	sbi	0x18, 7	; 24
 3f8:	82 2f       	mov	r24, r18
 3fa:	8a 95       	dec	r24
 3fc:	f1 f7       	brne	.-4      	; 0x3fa <lcd_busy_loop+0x18>
		_delay_us(0.5);
		status=LCD_DATA_PIN;
 3fe:	86 b3       	in	r24, 0x16	; 22
		status=status<<4;
 400:	82 95       	swap	r24
 402:	80 7f       	andi	r24, 0xF0	; 240
 404:	92 2f       	mov	r25, r18
 406:	9a 95       	dec	r25
 408:	f1 f7       	brne	.-4      	; 0x406 <lcd_busy_loop+0x24>
		_delay_us(0.5);
		CLEAR_E();
 40a:	c7 98       	cbi	0x18, 7	; 24
 40c:	93 2f       	mov	r25, r19
 40e:	9a 95       	dec	r25
 410:	f1 f7       	brne	.-4      	; 0x40e <lcd_busy_loop+0x2c>
		_delay_us(1);	//tEL
		SET_E();
 412:	c7 9a       	sbi	0x18, 7	; 24
 414:	92 2f       	mov	r25, r18
 416:	9a 95       	dec	r25
 418:	f1 f7       	brne	.-4      	; 0x416 <lcd_busy_loop+0x34>
		_delay_us(0.5);
		temp=LCD_DATA_PIN;
 41a:	96 b3       	in	r25, 0x16	; 22
 41c:	92 2f       	mov	r25, r18
 41e:	9a 95       	dec	r25
 420:	f1 f7       	brne	.-4      	; 0x41e <lcd_busy_loop+0x3c>
		temp&=0x0F;
		status=status|temp;
		busy=status & 0b10000000;
		_delay_us(0.5);
		CLEAR_E();
 422:	c7 98       	cbi	0x18, 7	; 24
 424:	93 2f       	mov	r25, r19
 426:	9a 95       	dec	r25
 428:	f1 f7       	brne	.-4      	; 0x426 <lcd_busy_loop+0x44>
		_delay_us(1);	//tEL
	}while(busy);
 42a:	87 fd       	sbrc	r24, 7
 42c:	e4 cf       	rjmp	.-56     	; 0x3f6 <lcd_busy_loop+0x14>
CLEAR_RW();		//write mode
 42e:	c6 98       	cbi	0x18, 6	; 24
	//Change Port to output
	LCD_DATA_DDR|=0x0F;
 430:	87 b3       	in	r24, 0x17	; 23
 432:	8f 60       	ori	r24, 0x0F	; 15
 434:	87 bb       	out	0x17, r24	; 23

}
 436:	08 95       	ret

00000438 <lcd_byte>:
 #define DDR(x) _CONCAT(DDR,x)


//LCD FUNCTIONS
void lcd_byte(uint8_t c,uint8_t isdata)
{
 438:	28 2f       	mov	r18, r24
uint8_t hn,ln;			//Nibbles
uint8_t temp;
hn=c>>4;
ln=(c & 0x0F);
if(isdata==0)
 43a:	66 23       	and	r22, r22
 43c:	11 f4       	brne	.+4      	; 0x442 <lcd_byte+0xa>
	CLEAR_RS();
 43e:	c5 98       	cbi	0x18, 5	; 24
 440:	01 c0       	rjmp	.+2      	; 0x444 <lcd_byte+0xc>
else
	SET_RS();
 442:	c5 9a       	sbi	0x18, 5	; 24
 444:	82 e0       	ldi	r24, 0x02	; 2
 446:	8a 95       	dec	r24
 448:	f1 f7       	brne	.-4      	; 0x446 <lcd_byte+0xe>
_delay_us(0.500);		//tAS
SET_E();
 44a:	c7 9a       	sbi	0x18, 7	; 24
temp=(LCD_DATA_PORT & 0XF0)|(hn);
 44c:	88 b3       	in	r24, 0x18	; 24
 44e:	92 2f       	mov	r25, r18
 450:	92 95       	swap	r25
 452:	9f 70       	andi	r25, 0x0F	; 15
 454:	80 7f       	andi	r24, 0xF0	; 240
 456:	98 2b       	or	r25, r24
LCD_DATA_PORT=temp;
 458:	98 bb       	out	0x18, r25	; 24
 45a:	95 e0       	ldi	r25, 0x05	; 5
 45c:	89 2f       	mov	r24, r25
 45e:	8a 95       	dec	r24
 460:	f1 f7       	brne	.-4      	; 0x45e <lcd_byte+0x26>
_delay_us(1);			//the
CLEAR_E();
 462:	c7 98       	cbi	0x18, 7	; 24
 464:	89 2f       	mov	r24, r25
 466:	8a 95       	dec	r24
 468:	f1 f7       	brne	.-4      	; 0x466 <__stack+0x7>
_delay_us(1);
SET_E();
 46a:	c7 9a       	sbi	0x18, 7	; 24
temp=(LCD_DATA_PORT & 0XF0)|(ln);
 46c:	88 b3       	in	r24, 0x18	; 24
 46e:	2f 70       	andi	r18, 0x0F	; 15
 470:	80 7f       	andi	r24, 0xF0	; 240
 472:	82 2b       	or	r24, r18
LCD_DATA_PORT=temp;
 474:	88 bb       	out	0x18, r24	; 24
 476:	89 2f       	mov	r24, r25
 478:	8a 95       	dec	r24
 47a:	f1 f7       	brne	.-4      	; 0x478 <__stack+0x19>
_delay_us(1);			//tEH
CLEAR_E();
 47c:	c7 98       	cbi	0x18, 7	; 24
 47e:	9a 95       	dec	r25
 480:	f1 f7       	brne	.-4      	; 0x47e <__stack+0x1f>
_delay_us(1);			//tEL
lcd_busy_loop();
 482:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <lcd_busy_loop>
}
 486:	08 95       	ret

00000488 <lcd_init>:
	LCD_DATA_DDR|=0x0F;

}

void lcd_init(uint8_t style)
{
 488:	1f 93       	push	r17
 48a:	18 2f       	mov	r17, r24
 48c:	8c e2       	ldi	r24, 0x2C	; 44
 48e:	91 e0       	ldi	r25, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 490:	20 e9       	ldi	r18, 0x90	; 144
 492:	31 e0       	ldi	r19, 0x01	; 1
 494:	f9 01       	movw	r30, r18
 496:	31 97       	sbiw	r30, 0x01	; 1
 498:	f1 f7       	brne	.-4      	; 0x496 <lcd_init+0xe>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 49a:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 49c:	d9 f7       	brne	.-10     	; 0x494 <lcd_init+0xc>
	
_delay_ms(30);
	
	//Set IO Ports
	LCD_DATA_DDR|=(0x0F);
 49e:	87 b3       	in	r24, 0x17	; 23
 4a0:	8f 60       	ori	r24, 0x0F	; 15
 4a2:	87 bb       	out	0x17, r24	; 23
	LCD_E_DDR|=(1<<LCD_E_POS);
 4a4:	bf 9a       	sbi	0x17, 7	; 23
	LCD_RS_DDR|=(1<<LCD_RS_POS);
 4a6:	bd 9a       	sbi	0x17, 5	; 23
	LCD_RW_DDR|=(1<<LCD_RW_POS);
 4a8:	be 9a       	sbi	0x17, 6	; 23

	LCD_DATA_PORT&=0XF0;
 4aa:	88 b3       	in	r24, 0x18	; 24
 4ac:	80 7f       	andi	r24, 0xF0	; 240
 4ae:	88 bb       	out	0x18, r24	; 24
	CLEAR_E();
 4b0:	c7 98       	cbi	0x18, 7	; 24
	CLEAR_RW();
 4b2:	c6 98       	cbi	0x18, 6	; 24
	CLEAR_RS();
 4b4:	c5 98       	cbi	0x18, 5	; 24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
 4b6:	81 e0       	ldi	r24, 0x01	; 1
 4b8:	8a 95       	dec	r24
 4ba:	f1 f7       	brne	.-4      	; 0x4b8 <lcd_init+0x30>
	_delay_us(0.3);	//tAS
	SET_E();
 4bc:	c7 9a       	sbi	0x18, 7	; 24
	LCD_DATA_PORT|=(0b00000010);
 4be:	c1 9a       	sbi	0x18, 1	; 24
 4c0:	85 e0       	ldi	r24, 0x05	; 5
 4c2:	98 2f       	mov	r25, r24
 4c4:	9a 95       	dec	r25
 4c6:	f1 f7       	brne	.-4      	; 0x4c4 <lcd_init+0x3c>
	_delay_us(1);
	CLEAR_E();
 4c8:	c7 98       	cbi	0x18, 7	; 24
 4ca:	8a 95       	dec	r24
 4cc:	f1 f7       	brne	.-4      	; 0x4ca <lcd_init+0x42>
	_delay_us(1);
	lcd_busy_loop();                                    //[B] Forgot this delay
 4ce:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <lcd_busy_loop>
	lcd_cmd (0b00001100|style);	//Display On
 4d2:	81 2f       	mov	r24, r17
 4d4:	8c 60       	ori	r24, 0x0C	; 12
 4d6:	60 e0       	ldi	r22, 0x00	; 0
 4d8:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
	lcd_cmd (0b00101000);			//function set 4-bit,2 line 5x7 dot format
 4dc:	88 e2       	ldi	r24, 0x28	; 40
 4de:	60 e0       	ldi	r22, 0x00	; 0
 4e0:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
}
 4e4:	1f 91       	pop	r17
 4e6:	08 95       	ret

000004e8 <lcd_write_string>:
void lcd_write_string(const char *msg)
{
 4e8:	cf 93       	push	r28
 4ea:	df 93       	push	r29
 4ec:	ec 01       	movw	r28, r24
 4ee:	04 c0       	rjmp	.+8      	; 0x4f8 <lcd_write_string+0x10>
while(*msg!='\0')
 {
	lcd_data (*msg);
 4f0:	61 e0       	ldi	r22, 0x01	; 1
 4f2:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
	msg++;
 4f6:	21 96       	adiw	r28, 0x01	; 1
	lcd_cmd (0b00001100|style);	//Display On
	lcd_cmd (0b00101000);			//function set 4-bit,2 line 5x7 dot format
}
void lcd_write_string(const char *msg)
{
while(*msg!='\0')
 4f8:	88 81       	ld	r24, Y
 4fa:	88 23       	and	r24, r24
 4fc:	c9 f7       	brne	.-14     	; 0x4f0 <lcd_write_string+0x8>
 {
	lcd_data (*msg);
	msg++;
 }
}
 4fe:	df 91       	pop	r29
 500:	cf 91       	pop	r28
 502:	08 95       	ret

00000504 <lcd_write_int>:

void lcd_write_int(int val,unsigned int field_length)
{
 504:	ef 92       	push	r14
 506:	ff 92       	push	r15
 508:	0f 93       	push	r16
 50a:	1f 93       	push	r17
 50c:	df 93       	push	r29
 50e:	cf 93       	push	r28
 510:	00 d0       	rcall	.+0      	; 0x512 <lcd_write_int+0xe>
 512:	00 d0       	rcall	.+0      	; 0x514 <lcd_write_int+0x10>
 514:	0f 92       	push	r0
 516:	cd b7       	in	r28, 0x3d	; 61
 518:	de b7       	in	r29, 0x3e	; 62
 51a:	9c 01       	movw	r18, r24
 51c:	8b 01       	movw	r16, r22
	char str[5]={0,0,0,0,0};
 51e:	fe 01       	movw	r30, r28
 520:	31 96       	adiw	r30, 0x01	; 1
 522:	85 e0       	ldi	r24, 0x05	; 5
 524:	df 01       	movw	r26, r30
 526:	1d 92       	st	X+, r1
 528:	8a 95       	dec	r24
 52a:	e9 f7       	brne	.-6      	; 0x526 <lcd_write_int+0x22>
 52c:	fe 01       	movw	r30, r28
 52e:	35 96       	adiw	r30, 0x05	; 5
 530:	0d c0       	rjmp	.+26     	; 0x54c <lcd_write_int+0x48>
	int i=4,j=0;
	while(val)
	{
	str[i]=val%10;
 532:	c9 01       	movw	r24, r18
 534:	6a e0       	ldi	r22, 0x0A	; 10
 536:	70 e0       	ldi	r23, 0x00	; 0
 538:	0e 94 37 06 	call	0xc6e	; 0xc6e <__divmodhi4>
 53c:	80 83       	st	Z, r24
	val=val/10;
 53e:	c9 01       	movw	r24, r18
 540:	6a e0       	ldi	r22, 0x0A	; 10
 542:	70 e0       	ldi	r23, 0x00	; 0
 544:	0e 94 37 06 	call	0xc6e	; 0xc6e <__divmodhi4>
 548:	9b 01       	movw	r18, r22
 54a:	31 97       	sbiw	r30, 0x01	; 1

void lcd_write_int(int val,unsigned int field_length)
{
	char str[5]={0,0,0,0,0};
	int i=4,j=0;
	while(val)
 54c:	21 15       	cp	r18, r1
 54e:	31 05       	cpc	r19, r1
 550:	81 f7       	brne	.-32     	; 0x532 <lcd_write_int+0x2e>
	{
	str[i]=val%10;
	val=val/10;
	i--;
	}
	if(field_length==-1)
 552:	bf ef       	ldi	r27, 0xFF	; 255
 554:	0f 3f       	cpi	r16, 0xFF	; 255
 556:	1b 07       	cpc	r17, r27
 558:	79 f4       	brne	.+30     	; 0x578 <lcd_write_int+0x74>
 55a:	20 e0       	ldi	r18, 0x00	; 0
 55c:	30 e0       	ldi	r19, 0x00	; 0
		while(str[j]==0) j++;
 55e:	ae 01       	movw	r20, r28
 560:	4f 5f       	subi	r20, 0xFF	; 255
 562:	5f 4f       	sbci	r21, 0xFF	; 255
 564:	02 c0       	rjmp	.+4      	; 0x56a <lcd_write_int+0x66>
 566:	2f 5f       	subi	r18, 0xFF	; 255
 568:	3f 4f       	sbci	r19, 0xFF	; 255
 56a:	fa 01       	movw	r30, r20
 56c:	e2 0f       	add	r30, r18
 56e:	f3 1f       	adc	r31, r19
 570:	80 81       	ld	r24, Z
 572:	88 23       	and	r24, r24
 574:	c1 f3       	breq	.-16     	; 0x566 <lcd_write_int+0x62>
 576:	04 c0       	rjmp	.+8      	; 0x580 <lcd_write_int+0x7c>
	else
		j=5-field_length;
 578:	25 e0       	ldi	r18, 0x05	; 5
 57a:	30 e0       	ldi	r19, 0x00	; 0
 57c:	20 1b       	sub	r18, r16
 57e:	31 0b       	sbc	r19, r17
 580:	7e 01       	movw	r14, r28
 582:	08 94       	sec
 584:	e1 1c       	adc	r14, r1
 586:	f1 1c       	adc	r15, r1
 588:	e2 0e       	add	r14, r18
 58a:	f3 1e       	adc	r15, r19
 58c:	89 01       	movw	r16, r18
 58e:	09 c0       	rjmp	.+18     	; 0x5a2 <lcd_write_int+0x9e>

	if(val<0) lcd_data ('-');
	for(i=j;i<5;i++)
	{
	lcd_data (48+str[i]);
 590:	f7 01       	movw	r30, r14
 592:	81 91       	ld	r24, Z+
 594:	7f 01       	movw	r14, r30
 596:	80 5d       	subi	r24, 0xD0	; 208
 598:	61 e0       	ldi	r22, 0x01	; 1
 59a:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
		while(str[j]==0) j++;
	else
		j=5-field_length;

	if(val<0) lcd_data ('-');
	for(i=j;i<5;i++)
 59e:	0f 5f       	subi	r16, 0xFF	; 255
 5a0:	1f 4f       	sbci	r17, 0xFF	; 255
 5a2:	05 30       	cpi	r16, 0x05	; 5
 5a4:	11 05       	cpc	r17, r1
 5a6:	a4 f3       	brlt	.-24     	; 0x590 <lcd_write_int+0x8c>
	{
	lcd_data (48+str[i]);
	}
}
 5a8:	0f 90       	pop	r0
 5aa:	0f 90       	pop	r0
 5ac:	0f 90       	pop	r0
 5ae:	0f 90       	pop	r0
 5b0:	0f 90       	pop	r0
 5b2:	cf 91       	pop	r28
 5b4:	df 91       	pop	r29
 5b6:	1f 91       	pop	r17
 5b8:	0f 91       	pop	r16
 5ba:	ff 90       	pop	r15
 5bc:	ef 90       	pop	r14
 5be:	08 95       	ret

000005c0 <lcd_goto_xy>:
void lcd_goto_xy(uint8_t x,uint8_t y)
{
 if(x<40)
 5c0:	88 32       	cpi	r24, 0x28	; 40
 5c2:	30 f4       	brcc	.+12     	; 0x5d0 <lcd_goto_xy+0x10>
 {
  if(y) x|=0b01000000;
 5c4:	61 11       	cpse	r22, r1
 5c6:	80 64       	ori	r24, 0x40	; 64
  x|=0b10000000;
  lcd_cmd (x);
 5c8:	80 68       	ori	r24, 0x80	; 128
 5ca:	60 e0       	ldi	r22, 0x00	; 0
 5cc:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
 5d0:	08 95       	ret

000005d2 <lcd_write_string_xy>:
  }
}
void lcd_write_string_xy(int x,int y,char *msg)
 {
 5d2:	0f 93       	push	r16
 5d4:	1f 93       	push	r17
 5d6:	8a 01       	movw	r16, r20
 lcd_goto_xy(x,y);
 5d8:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <lcd_goto_xy>
 lcd_write_string(msg);
 5dc:	c8 01       	movw	r24, r16
 5de:	0e 94 74 02 	call	0x4e8	; 0x4e8 <lcd_write_string>
}
 5e2:	1f 91       	pop	r17
 5e4:	0f 91       	pop	r16
 5e6:	08 95       	ret

000005e8 <lcd_write_int_xy>:

void lcd_write_int_xy(int x,int y,int val,int fl) {
 5e8:	ef 92       	push	r14
 5ea:	ff 92       	push	r15
 5ec:	0f 93       	push	r16
 5ee:	1f 93       	push	r17
 5f0:	8a 01       	movw	r16, r20
 5f2:	79 01       	movw	r14, r18
 lcd_goto_xy(x,y);
 5f4:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <lcd_goto_xy>
 lcd_write_int(val,fl);
 5f8:	c8 01       	movw	r24, r16
 5fa:	b7 01       	movw	r22, r14
 5fc:	0e 94 82 02 	call	0x504	; 0x504 <lcd_write_int>
}
 600:	1f 91       	pop	r17
 602:	0f 91       	pop	r16
 604:	ff 90       	pop	r15
 606:	ef 90       	pop	r14
 608:	08 95       	ret

0000060a <usart_init>:

//USART COMMANDS
void usart_init(void)
{
 UCSRB = 0x00; //disable while setting baud rate
 60a:	1a b8       	out	0x0a, r1	; 10
 UCSRA = 0x00;
 60c:	1b b8       	out	0x0b, r1	; 11
 UCSRC = (URSEL) | 0x06;
 60e:	87 e0       	ldi	r24, 0x07	; 7
 610:	80 bd       	out	0x20, r24	; 32
 UBRRL = 0x67; //set baud rate lo
 612:	87 e6       	ldi	r24, 0x67	; 103
 614:	89 b9       	out	0x09, r24	; 9
 UBRRH = 0x00; //set baud rate hi
 616:	10 bc       	out	0x20, r1	; 32
 UCSRB = 0x98;
 618:	88 e9       	ldi	r24, 0x98	; 152
 61a:	8a b9       	out	0x0a, r24	; 10
}
 61c:	08 95       	ret

0000061e <usart_transmit_char>:
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
 61e:	5d 9b       	sbis	0x0b, 5	; 11
 620:	fe cf       	rjmp	.-4      	; 0x61e <usart_transmit_char>
;
/* Put data into buffer, sends the data */
UDR = data;
 622:	8c b9       	out	0x0c, r24	; 12
}
 624:	08 95       	ret

00000626 <usart_transmit_string>:

void usart_transmit_string(char *msg )
{
 626:	fc 01       	movw	r30, r24
 628:	04 c0       	rjmp	.+8      	; 0x632 <usart_transmit_string+0xc>
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
 62a:	5d 9b       	sbis	0x0b, 5	; 11
 62c:	fe cf       	rjmp	.-4      	; 0x62a <usart_transmit_string+0x4>
;
/* Put data into buffer, sends the data */
UDR = data;
 62e:	8c b9       	out	0x0c, r24	; 12
void usart_transmit_string(char *msg )
{
while(*msg!='\0')
 {
	usart_transmit_char(*msg);
	msg++;
 630:	31 96       	adiw	r30, 0x01	; 1
UDR = data;
}

void usart_transmit_string(char *msg )
{
while(*msg!='\0')
 632:	80 81       	ld	r24, Z
 634:	88 23       	and	r24, r24
 636:	c9 f7       	brne	.-14     	; 0x62a <usart_transmit_string+0x4>
 {
	usart_transmit_char(*msg);
	msg++;
 }
}
 638:	08 95       	ret

0000063a <usart_transmit_newline>:
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
 63a:	5d 9b       	sbis	0x0b, 5	; 11
 63c:	fe cf       	rjmp	.-4      	; 0x63a <usart_transmit_newline>
;
/* Put data into buffer, sends the data */
UDR = data;
 63e:	8a e0       	ldi	r24, 0x0A	; 10
 640:	8c b9       	out	0x0c, r24	; 12
 UCSRB = 0x98;
}
void usart_transmit_char( unsigned char data )
{
/* Wait for empty transmit buffer */
while ( !( UCSRA & (1<<UDRE)) )
 642:	5d 9b       	sbis	0x0b, 5	; 11
 644:	fe cf       	rjmp	.-4      	; 0x642 <usart_transmit_newline+0x8>
;
/* Put data into buffer, sends the data */
UDR = data;
 646:	8d e0       	ldi	r24, 0x0D	; 13
 648:	8c b9       	out	0x0c, r24	; 12
}
void usart_transmit_newline(void)
{
usart_transmit_char(10);
usart_transmit_char(13);
}
 64a:	08 95       	ret

0000064c <usart_receive_char>:
unsigned char usart_receive_char(void)
{
/* Wait for data to be received */
while ( !(UCSRA & (1<<RXC)) )
 64c:	5f 9b       	sbis	0x0b, 7	; 11
 64e:	fe cf       	rjmp	.-4      	; 0x64c <usart_receive_char>
;
/* Get and return received data from buffer */
return UDR;
 650:	8c b1       	in	r24, 0x0c	; 12
}
 652:	08 95       	ret

00000654 <bot_motion_init>:

//BOT MOTIONS
void bot_motion_init(void)
{
DDRC=0xff;
 654:	8f ef       	ldi	r24, 0xFF	; 255
 656:	84 bb       	out	0x14, r24	; 20
}
 658:	08 95       	ret

0000065a <bot_left_forward>:
void bot_left_forward(void)
{
 MOTOR1A=1;
 65a:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
 65c:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
 65e:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
 660:	af 98       	cbi	0x15, 7	; 21
}
 662:	08 95       	ret

00000664 <bot_left_backward>:
void bot_left_backward(void)
{
 MOTOR1A=0;
 664:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
 666:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=0;
 668:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
 66a:	af 98       	cbi	0x15, 7	; 21
}
 66c:	08 95       	ret

0000066e <bot_right_forward>:
void bot_right_forward(void)
{
 MOTOR1A=0;
 66e:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
 670:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
 672:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0; 
 674:	af 98       	cbi	0x15, 7	; 21
}
 676:	08 95       	ret

00000678 <bot_left>:
 MOTOR2A=0;
 MOTOR2B=0;
}
void bot_right_forward(void)
{
 MOTOR1A=0;
 678:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
 67a:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
 67c:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0; 
 67e:	af 98       	cbi	0x15, 7	; 21
}

void bot_left(void)
{
 bot_right_forward();
}
 680:	08 95       	ret

00000682 <bot_right>:
{
DDRC=0xff;
}
void bot_left_forward(void)
{
 MOTOR1A=1;
 682:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
 684:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
 686:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
 688:	af 98       	cbi	0x15, 7	; 21
}

void bot_right(void)
{
 bot_left_forward();
}
 68a:	08 95       	ret

0000068c <bot_right_backward>:

void bot_right_backward(void)
{
 MOTOR1A=0;
 68c:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
 68e:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
 690:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1; 
 692:	af 9a       	sbi	0x15, 7	; 21
}
 694:	08 95       	ret

00000696 <bot_forward>:
void bot_forward(void)
{
MOTOR1A=1;
 696:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
 698:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=1;
 69a:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
 69c:	af 98       	cbi	0x15, 7	; 21
}
 69e:	08 95       	ret

000006a0 <bot_backward>:
void bot_backward(void)
{
 MOTOR1A=0;
 6a0:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
 6a2:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=0;
 6a4:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
 6a6:	af 9a       	sbi	0x15, 7	; 21
}
 6a8:	08 95       	ret

000006aa <bot_spot_left>:
void bot_spot_left(void)
{
 MOTOR1A=0;
 6aa:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=1;
 6ac:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
 6ae:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=0;
 6b0:	af 98       	cbi	0x15, 7	; 21
}
 6b2:	08 95       	ret

000006b4 <bot_spot_right>:

void bot_spot_right(void)
{
MOTOR1A=1;
 6b4:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=0;
 6b6:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
 6b8:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=1;
 6ba:	af 9a       	sbi	0x15, 7	; 21
}
 6bc:	08 95       	ret

000006be <bot_stop>:
void bot_stop(void)
{
 MOTOR1A=0;
 6be:	ac 98       	cbi	0x15, 4	; 21
 MOTOR1B=0;
 6c0:	ad 98       	cbi	0x15, 5	; 21
 MOTOR2A=0;
 6c2:	ae 98       	cbi	0x15, 6	; 21
 MOTOR2B=0;
 6c4:	af 98       	cbi	0x15, 7	; 21
}
 6c6:	08 95       	ret

000006c8 <bot_brake>:
void bot_brake(void)
{
MOTOR1A=1;
 6c8:	ac 9a       	sbi	0x15, 4	; 21
 MOTOR1B=1;
 6ca:	ad 9a       	sbi	0x15, 5	; 21
 MOTOR2A=1;
 6cc:	ae 9a       	sbi	0x15, 6	; 21
 MOTOR2B=1;
 6ce:	af 9a       	sbi	0x15, 7	; 21
}
 6d0:	08 95       	ret

000006d2 <switch_init>:

void switch_init(void)
{
PORTD|=0x0F;
 6d2:	82 b3       	in	r24, 0x12	; 18
 6d4:	8f 60       	ori	r24, 0x0F	; 15
 6d6:	82 bb       	out	0x12, r24	; 18
DDRD&=0xF0;
 6d8:	81 b3       	in	r24, 0x11	; 17
 6da:	80 7f       	andi	r24, 0xF0	; 240
 6dc:	81 bb       	out	0x11, r24	; 17
}
 6de:	08 95       	ret

000006e0 <pressed_switch0>:

int pressed_switch0(void)
{
if(bit_is_clear(PIND,0))
 6e0:	20 b3       	in	r18, 0x10	; 16
 6e2:	30 e0       	ldi	r19, 0x00	; 0
 6e4:	20 95       	com	r18
 6e6:	30 95       	com	r19
 6e8:	21 70       	andi	r18, 0x01	; 1
 6ea:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
 6ec:	c9 01       	movw	r24, r18
 6ee:	08 95       	ret

000006f0 <pressed_switch1>:

int pressed_switch1(void)
{
if(bit_is_clear(PIND,1))
 6f0:	20 b3       	in	r18, 0x10	; 16
 6f2:	30 e0       	ldi	r19, 0x00	; 0
 6f4:	36 95       	lsr	r19
 6f6:	27 95       	ror	r18
 6f8:	20 95       	com	r18
 6fa:	30 95       	com	r19
 6fc:	21 70       	andi	r18, 0x01	; 1
 6fe:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
 700:	c9 01       	movw	r24, r18
 702:	08 95       	ret

00000704 <pressed_switch2>:

int pressed_switch2(void)
{
if(bit_is_clear(PIND,2))
 704:	20 b3       	in	r18, 0x10	; 16
 706:	30 e0       	ldi	r19, 0x00	; 0
 708:	36 95       	lsr	r19
 70a:	27 95       	ror	r18
 70c:	36 95       	lsr	r19
 70e:	27 95       	ror	r18
 710:	20 95       	com	r18
 712:	30 95       	com	r19
 714:	21 70       	andi	r18, 0x01	; 1
 716:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
 718:	c9 01       	movw	r24, r18
 71a:	08 95       	ret

0000071c <pressed_switch3>:

int pressed_switch3(void)
{
if(bit_is_clear(PIND,3))
 71c:	20 b3       	in	r18, 0x10	; 16
 71e:	30 e0       	ldi	r19, 0x00	; 0
 720:	53 e0       	ldi	r21, 0x03	; 3
 722:	36 95       	lsr	r19
 724:	27 95       	ror	r18
 726:	5a 95       	dec	r21
 728:	e1 f7       	brne	.-8      	; 0x722 <pressed_switch3+0x6>
 72a:	20 95       	com	r18
 72c:	30 95       	com	r19
 72e:	21 70       	andi	r18, 0x01	; 1
 730:	30 70       	andi	r19, 0x00	; 0
return 1;
else
return 0;
}
 732:	c9 01       	movw	r24, r18
 734:	08 95       	ret

00000736 <main>:
#include "sra.c"

void main()
{
 736:	cf 93       	push	r28
 738:	df 93       	push	r29
lcd_init(underline);
 73a:	82 e0       	ldi	r24, 0x02	; 2
 73c:	0e 94 44 02 	call	0x488	; 0x488 <lcd_init>
lcd_clear();
 740:	81 e0       	ldi	r24, 0x01	; 1
 742:	60 e0       	ldi	r22, 0x00	; 0
 744:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
lcd_write_string("LOADING:");
 748:	80 e6       	ldi	r24, 0x60	; 96
 74a:	90 e0       	ldi	r25, 0x00	; 0
 74c:	0e 94 74 02 	call	0x4e8	; 0x4e8 <lcd_write_string>

lcd_write_int_xy(9,0,54,3);
 750:	89 e0       	ldi	r24, 0x09	; 9
 752:	90 e0       	ldi	r25, 0x00	; 0
 754:	60 e0       	ldi	r22, 0x00	; 0
 756:	70 e0       	ldi	r23, 0x00	; 0
 758:	46 e3       	ldi	r20, 0x36	; 54
 75a:	50 e0       	ldi	r21, 0x00	; 0
 75c:	23 e0       	ldi	r18, 0x03	; 3
 75e:	30 e0       	ldi	r19, 0x00	; 0
 760:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <lcd_write_int_xy>
lcd_write_string_xy(12,0,"%");
 764:	8c e0       	ldi	r24, 0x0C	; 12
 766:	90 e0       	ldi	r25, 0x00	; 0
 768:	60 e0       	ldi	r22, 0x00	; 0
 76a:	70 e0       	ldi	r23, 0x00	; 0
 76c:	49 e6       	ldi	r20, 0x69	; 105
 76e:	50 e0       	ldi	r21, 0x00	; 0
 770:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
delay_millisec(50);
 774:	82 e3       	ldi	r24, 0x32	; 50
 776:	90 e0       	ldi	r25, 0x00	; 0
 778:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
 77c:	c0 e0       	ldi	r28, 0x00	; 0
 77e:	d0 e0       	ldi	r29, 0x00	; 0


for(int i=0;i<=100;i++)
{
lcd_write_int_xy(9,0,i,3);
 780:	89 e0       	ldi	r24, 0x09	; 9
 782:	90 e0       	ldi	r25, 0x00	; 0
 784:	60 e0       	ldi	r22, 0x00	; 0
 786:	70 e0       	ldi	r23, 0x00	; 0
 788:	ae 01       	movw	r20, r28
 78a:	23 e0       	ldi	r18, 0x03	; 3
 78c:	30 e0       	ldi	r19, 0x00	; 0
 78e:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <lcd_write_int_xy>
lcd_write_string_xy(12,0,"%");
 792:	8c e0       	ldi	r24, 0x0C	; 12
 794:	90 e0       	ldi	r25, 0x00	; 0
 796:	60 e0       	ldi	r22, 0x00	; 0
 798:	70 e0       	ldi	r23, 0x00	; 0
 79a:	49 e6       	ldi	r20, 0x69	; 105
 79c:	50 e0       	ldi	r21, 0x00	; 0
 79e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
delay_millisec(50);
 7a2:	82 e3       	ldi	r24, 0x32	; 50
 7a4:	90 e0       	ldi	r25, 0x00	; 0
 7a6:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
lcd_write_int_xy(9,0,54,3);
lcd_write_string_xy(12,0,"%");
delay_millisec(50);


for(int i=0;i<=100;i++)
 7aa:	21 96       	adiw	r28, 0x01	; 1
 7ac:	c5 36       	cpi	r28, 0x65	; 101
 7ae:	d1 05       	cpc	r29, r1
 7b0:	39 f7       	brne	.-50     	; 0x780 <main+0x4a>
{
lcd_write_int_xy(9,0,i,3);
lcd_write_string_xy(12,0,"%");
delay_millisec(50);
}
delay_millisec(500);
 7b2:	84 ef       	ldi	r24, 0xF4	; 244
 7b4:	91 e0       	ldi	r25, 0x01	; 1
 7b6:	0e 94 90 00 	call	0x120	; 0x120 <delay_millisec>
lcd_clear();
 7ba:	81 e0       	ldi	r24, 0x01	; 1
 7bc:	60 e0       	ldi	r22, 0x00	; 0
 7be:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
lcd_write_string_xy(5,0,"WELCOME");
 7c2:	85 e0       	ldi	r24, 0x05	; 5
 7c4:	90 e0       	ldi	r25, 0x00	; 0
 7c6:	60 e0       	ldi	r22, 0x00	; 0
 7c8:	70 e0       	ldi	r23, 0x00	; 0
 7ca:	4b e6       	ldi	r20, 0x6B	; 107
 7cc:	50 e0       	ldi	r21, 0x00	; 0
 7ce:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(5,1,"TO");
 7d2:	85 e0       	ldi	r24, 0x05	; 5
 7d4:	90 e0       	ldi	r25, 0x00	; 0
 7d6:	61 e0       	ldi	r22, 0x01	; 1
 7d8:	70 e0       	ldi	r23, 0x00	; 0
 7da:	43 e7       	ldi	r20, 0x73	; 115
 7dc:	50 e0       	ldi	r21, 0x00	; 0
 7de:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(9,1,"SRA");
 7e2:	89 e0       	ldi	r24, 0x09	; 9
 7e4:	90 e0       	ldi	r25, 0x00	; 0
 7e6:	61 e0       	ldi	r22, 0x01	; 1
 7e8:	70 e0       	ldi	r23, 0x00	; 0
 7ea:	46 e7       	ldi	r20, 0x76	; 118
 7ec:	50 e0       	ldi	r21, 0x00	; 0
 7ee:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
delay_sec(1);
 7f2:	81 e0       	ldi	r24, 0x01	; 1
 7f4:	90 e0       	ldi	r25, 0x00	; 0
 7f6:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
lcd_clear();							//all four team members
 7fa:	81 e0       	ldi	r24, 0x01	; 1
 7fc:	60 e0       	ldi	r22, 0x00	; 0
 7fe:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
lcd_write_string_xy(0,0,"Ajinkya");		//write your names here
 802:	80 e0       	ldi	r24, 0x00	; 0
 804:	90 e0       	ldi	r25, 0x00	; 0
 806:	60 e0       	ldi	r22, 0x00	; 0
 808:	70 e0       	ldi	r23, 0x00	; 0
 80a:	4a e7       	ldi	r20, 0x7A	; 122
 80c:	50 e0       	ldi	r21, 0x00	; 0
 80e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(9,0,"Sheshans");		
 812:	89 e0       	ldi	r24, 0x09	; 9
 814:	90 e0       	ldi	r25, 0x00	; 0
 816:	60 e0       	ldi	r22, 0x00	; 0
 818:	70 e0       	ldi	r23, 0x00	; 0
 81a:	42 e8       	ldi	r20, 0x82	; 130
 81c:	50 e0       	ldi	r21, 0x00	; 0
 81e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(0,1,"Nitin");
 822:	80 e0       	ldi	r24, 0x00	; 0
 824:	90 e0       	ldi	r25, 0x00	; 0
 826:	61 e0       	ldi	r22, 0x01	; 1
 828:	70 e0       	ldi	r23, 0x00	; 0
 82a:	4b e8       	ldi	r20, 0x8B	; 139
 82c:	50 e0       	ldi	r21, 0x00	; 0
 82e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(9,1,"Buffalo");
 832:	89 e0       	ldi	r24, 0x09	; 9
 834:	90 e0       	ldi	r25, 0x00	; 0
 836:	61 e0       	ldi	r22, 0x01	; 1
 838:	70 e0       	ldi	r23, 0x00	; 0
 83a:	41 e9       	ldi	r20, 0x91	; 145
 83c:	50 e0       	ldi	r21, 0x00	; 0
 83e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
delay_sec(1);
 842:	81 e0       	ldi	r24, 0x01	; 1
 844:	90 e0       	ldi	r25, 0x00	; 0
 846:	0e 94 77 00 	call	0xee	; 0xee <delay_sec>
lcd_clear();
 84a:	81 e0       	ldi	r24, 0x01	; 1
 84c:	60 e0       	ldi	r22, 0x00	; 0
 84e:	0e 94 1c 02 	call	0x438	; 0x438 <lcd_byte>
lcd_write_string_xy(0,0,"CONGRATS");
 852:	80 e0       	ldi	r24, 0x00	; 0
 854:	90 e0       	ldi	r25, 0x00	; 0
 856:	60 e0       	ldi	r22, 0x00	; 0
 858:	70 e0       	ldi	r23, 0x00	; 0
 85a:	49 e9       	ldi	r20, 0x99	; 153
 85c:	50 e0       	ldi	r21, 0x00	; 0
 85e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
lcd_write_string_xy(0,1,"LCD SUCCESSFUL..");
 862:	80 e0       	ldi	r24, 0x00	; 0
 864:	90 e0       	ldi	r25, 0x00	; 0
 866:	61 e0       	ldi	r22, 0x01	; 1
 868:	70 e0       	ldi	r23, 0x00	; 0
 86a:	42 ea       	ldi	r20, 0xA2	; 162
 86c:	50 e0       	ldi	r21, 0x00	; 0
 86e:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_write_string_xy>
}
 872:	df 91       	pop	r29
 874:	cf 91       	pop	r28
 876:	08 95       	ret

00000878 <retrieve_threshold>:
void retrieve_threshold(void)
{
	unsigned char eeprom_addr=0x0000;
	for(int i=0;i<sensor_num;i++)
	{
		threshold[i]=eeprom_read_byte(eeprom_addr);
 878:	80 e0       	ldi	r24, 0x00	; 0
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__eerd_byte_m16>
 880:	80 93 b5 00 	sts	0x00B5, r24
 884:	81 e0       	ldi	r24, 0x01	; 1
 886:	90 e0       	ldi	r25, 0x00	; 0
 888:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__eerd_byte_m16>
 88c:	80 93 b6 00 	sts	0x00B6, r24
 890:	82 e0       	ldi	r24, 0x02	; 2
 892:	90 e0       	ldi	r25, 0x00	; 0
 894:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__eerd_byte_m16>
 898:	80 93 b7 00 	sts	0x00B7, r24
 89c:	83 e0       	ldi	r24, 0x03	; 3
 89e:	90 e0       	ldi	r25, 0x00	; 0
 8a0:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__eerd_byte_m16>
 8a4:	80 93 b8 00 	sts	0x00B8, r24
		eeprom_addr++;
	}
}
 8a8:	08 95       	ret

000008aa <set_threshold>:
		
}

//SET THRESHOLD VALUE
void set_threshold(void)
{
 8aa:	cf 93       	push	r28
 8ac:	df 93       	push	r29
 8ae:	40 e0       	ldi	r20, 0x00	; 0
 8b0:	50 e0       	ldi	r21, 0x00	; 0
	
	
	 for(i=0;i<sensor_num;i++)
	 {
	 
		 diff=abs(max[i]-min[i]);	
 8b2:	fa 01       	movw	r30, r20
 8b4:	e7 54       	subi	r30, 0x47	; 71
 8b6:	ff 4f       	sbci	r31, 0xFF	; 255
 8b8:	90 81       	ld	r25, Z
		 threshold[i]=max[i]+(diff>>1);
 8ba:	da 01       	movw	r26, r20
 8bc:	ab 54       	subi	r26, 0x4B	; 75
 8be:	bf 4f       	sbci	r27, 0xFF	; 255
 8c0:	29 2f       	mov	r18, r25
 8c2:	30 e0       	ldi	r19, 0x00	; 0
 8c4:	fa 01       	movw	r30, r20
 8c6:	e3 54       	subi	r30, 0x43	; 67
 8c8:	ff 4f       	sbci	r31, 0xFF	; 255
 8ca:	80 81       	ld	r24, Z
 8cc:	28 1b       	sub	r18, r24
 8ce:	31 09       	sbc	r19, r1
 8d0:	37 ff       	sbrs	r19, 7
 8d2:	03 c0       	rjmp	.+6      	; 0x8da <set_threshold+0x30>
 8d4:	30 95       	com	r19
 8d6:	21 95       	neg	r18
 8d8:	3f 4f       	sbci	r19, 0xFF	; 255
 8da:	82 2f       	mov	r24, r18
 8dc:	86 95       	lsr	r24
 8de:	89 0f       	add	r24, r25
 8e0:	8c 93       	st	X, r24
 8e2:	4f 5f       	subi	r20, 0xFF	; 255
 8e4:	5f 4f       	sbci	r21, 0xFF	; 255

	unsigned char i,eeprom_addr=0x0000;
	char diff;
	
	
	 for(i=0;i<sensor_num;i++)
 8e6:	44 30       	cpi	r20, 0x04	; 4
 8e8:	51 05       	cpc	r21, r1
 8ea:	19 f7       	brne	.-58     	; 0x8b2 <set_threshold+0x8>
 8ec:	c0 e0       	ldi	r28, 0x00	; 0
 8ee:	d0 e0       	ldi	r29, 0x00	; 0
		  
	 }
	 
	 for(int i=0;i<sensor_num;i++)
	{
		eeprom_write_byte(eeprom_addr,threshold[i]);
 8f0:	fe 01       	movw	r30, r28
 8f2:	eb 54       	subi	r30, 0x4B	; 75
 8f4:	ff 4f       	sbci	r31, 0xFF	; 255
 8f6:	ce 01       	movw	r24, r28
 8f8:	60 81       	ld	r22, Z
 8fa:	0e 94 66 06 	call	0xccc	; 0xccc <__eewr_byte_m16>
		 diff=abs(max[i]-min[i]);	
		 threshold[i]=max[i]+(diff>>1);
		  
	 }
	 
	 for(int i=0;i<sensor_num;i++)
 8fe:	21 96       	adiw	r28, 0x01	; 1
 900:	c4 30       	cpi	r28, 0x04	; 4
 902:	d1 05       	cpc	r29, r1
 904:	a9 f7       	brne	.-22     	; 0x8f0 <set_threshold+0x46>
	{
		eeprom_write_byte(eeprom_addr,threshold[i]);
		eeprom_addr++;
	}
	 
}
 906:	df 91       	pop	r29
 908:	cf 91       	pop	r28
 90a:	08 95       	ret

0000090c <__cmpsf2>:
 90c:	d4 d0       	rcall	.+424    	; 0xab6 <__fp_cmp>
 90e:	08 f4       	brcc	.+2      	; 0x912 <__cmpsf2+0x6>
 910:	81 e0       	ldi	r24, 0x01	; 1
 912:	08 95       	ret

00000914 <__divsf3>:
 914:	0c d0       	rcall	.+24     	; 0x92e <__divsf3x>
 916:	0a c1       	rjmp	.+532    	; 0xb2c <__fp_round>
 918:	02 d1       	rcall	.+516    	; 0xb1e <__fp_pscB>
 91a:	40 f0       	brcs	.+16     	; 0x92c <__divsf3+0x18>
 91c:	f9 d0       	rcall	.+498    	; 0xb10 <__fp_pscA>
 91e:	30 f0       	brcs	.+12     	; 0x92c <__divsf3+0x18>
 920:	21 f4       	brne	.+8      	; 0x92a <__divsf3+0x16>
 922:	5f 3f       	cpi	r21, 0xFF	; 255
 924:	19 f0       	breq	.+6      	; 0x92c <__divsf3+0x18>
 926:	eb c0       	rjmp	.+470    	; 0xafe <__fp_inf>
 928:	51 11       	cpse	r21, r1
 92a:	34 c1       	rjmp	.+616    	; 0xb94 <__fp_szero>
 92c:	ee c0       	rjmp	.+476    	; 0xb0a <__fp_nan>

0000092e <__divsf3x>:
 92e:	0f d1       	rcall	.+542    	; 0xb4e <__fp_split3>
 930:	98 f3       	brcs	.-26     	; 0x918 <__divsf3+0x4>

00000932 <__divsf3_pse>:
 932:	99 23       	and	r25, r25
 934:	c9 f3       	breq	.-14     	; 0x928 <__divsf3+0x14>
 936:	55 23       	and	r21, r21
 938:	b1 f3       	breq	.-20     	; 0x926 <__divsf3+0x12>
 93a:	95 1b       	sub	r25, r21
 93c:	55 0b       	sbc	r21, r21
 93e:	bb 27       	eor	r27, r27
 940:	aa 27       	eor	r26, r26
 942:	62 17       	cp	r22, r18
 944:	73 07       	cpc	r23, r19
 946:	84 07       	cpc	r24, r20
 948:	38 f0       	brcs	.+14     	; 0x958 <__divsf3_pse+0x26>
 94a:	9f 5f       	subi	r25, 0xFF	; 255
 94c:	5f 4f       	sbci	r21, 0xFF	; 255
 94e:	22 0f       	add	r18, r18
 950:	33 1f       	adc	r19, r19
 952:	44 1f       	adc	r20, r20
 954:	aa 1f       	adc	r26, r26
 956:	a9 f3       	breq	.-22     	; 0x942 <__divsf3_pse+0x10>
 958:	33 d0       	rcall	.+102    	; 0x9c0 <__divsf3_pse+0x8e>
 95a:	0e 2e       	mov	r0, r30
 95c:	3a f0       	brmi	.+14     	; 0x96c <__divsf3_pse+0x3a>
 95e:	e0 e8       	ldi	r30, 0x80	; 128
 960:	30 d0       	rcall	.+96     	; 0x9c2 <__divsf3_pse+0x90>
 962:	91 50       	subi	r25, 0x01	; 1
 964:	50 40       	sbci	r21, 0x00	; 0
 966:	e6 95       	lsr	r30
 968:	00 1c       	adc	r0, r0
 96a:	ca f7       	brpl	.-14     	; 0x95e <__divsf3_pse+0x2c>
 96c:	29 d0       	rcall	.+82     	; 0x9c0 <__divsf3_pse+0x8e>
 96e:	fe 2f       	mov	r31, r30
 970:	27 d0       	rcall	.+78     	; 0x9c0 <__divsf3_pse+0x8e>
 972:	66 0f       	add	r22, r22
 974:	77 1f       	adc	r23, r23
 976:	88 1f       	adc	r24, r24
 978:	bb 1f       	adc	r27, r27
 97a:	26 17       	cp	r18, r22
 97c:	37 07       	cpc	r19, r23
 97e:	48 07       	cpc	r20, r24
 980:	ab 07       	cpc	r26, r27
 982:	b0 e8       	ldi	r27, 0x80	; 128
 984:	09 f0       	breq	.+2      	; 0x988 <__divsf3_pse+0x56>
 986:	bb 0b       	sbc	r27, r27
 988:	80 2d       	mov	r24, r0
 98a:	bf 01       	movw	r22, r30
 98c:	ff 27       	eor	r31, r31
 98e:	93 58       	subi	r25, 0x83	; 131
 990:	5f 4f       	sbci	r21, 0xFF	; 255
 992:	2a f0       	brmi	.+10     	; 0x99e <__divsf3_pse+0x6c>
 994:	9e 3f       	cpi	r25, 0xFE	; 254
 996:	51 05       	cpc	r21, r1
 998:	68 f0       	brcs	.+26     	; 0x9b4 <__divsf3_pse+0x82>
 99a:	b1 c0       	rjmp	.+354    	; 0xafe <__fp_inf>
 99c:	fb c0       	rjmp	.+502    	; 0xb94 <__fp_szero>
 99e:	5f 3f       	cpi	r21, 0xFF	; 255
 9a0:	ec f3       	brlt	.-6      	; 0x99c <__divsf3_pse+0x6a>
 9a2:	98 3e       	cpi	r25, 0xE8	; 232
 9a4:	dc f3       	brlt	.-10     	; 0x99c <__divsf3_pse+0x6a>
 9a6:	86 95       	lsr	r24
 9a8:	77 95       	ror	r23
 9aa:	67 95       	ror	r22
 9ac:	b7 95       	ror	r27
 9ae:	f7 95       	ror	r31
 9b0:	9f 5f       	subi	r25, 0xFF	; 255
 9b2:	c9 f7       	brne	.-14     	; 0x9a6 <__divsf3_pse+0x74>
 9b4:	88 0f       	add	r24, r24
 9b6:	91 1d       	adc	r25, r1
 9b8:	96 95       	lsr	r25
 9ba:	87 95       	ror	r24
 9bc:	97 f9       	bld	r25, 7
 9be:	08 95       	ret
 9c0:	e1 e0       	ldi	r30, 0x01	; 1
 9c2:	66 0f       	add	r22, r22
 9c4:	77 1f       	adc	r23, r23
 9c6:	88 1f       	adc	r24, r24
 9c8:	bb 1f       	adc	r27, r27
 9ca:	62 17       	cp	r22, r18
 9cc:	73 07       	cpc	r23, r19
 9ce:	84 07       	cpc	r24, r20
 9d0:	ba 07       	cpc	r27, r26
 9d2:	20 f0       	brcs	.+8      	; 0x9dc <__divsf3_pse+0xaa>
 9d4:	62 1b       	sub	r22, r18
 9d6:	73 0b       	sbc	r23, r19
 9d8:	84 0b       	sbc	r24, r20
 9da:	ba 0b       	sbc	r27, r26
 9dc:	ee 1f       	adc	r30, r30
 9de:	88 f7       	brcc	.-30     	; 0x9c2 <__divsf3_pse+0x90>
 9e0:	e0 95       	com	r30
 9e2:	08 95       	ret

000009e4 <__fixunssfsi>:
 9e4:	bc d0       	rcall	.+376    	; 0xb5e <__fp_splitA>
 9e6:	88 f0       	brcs	.+34     	; 0xa0a <__fixunssfsi+0x26>
 9e8:	9f 57       	subi	r25, 0x7F	; 127
 9ea:	90 f0       	brcs	.+36     	; 0xa10 <__fixunssfsi+0x2c>
 9ec:	b9 2f       	mov	r27, r25
 9ee:	99 27       	eor	r25, r25
 9f0:	b7 51       	subi	r27, 0x17	; 23
 9f2:	a0 f0       	brcs	.+40     	; 0xa1c <__fixunssfsi+0x38>
 9f4:	d1 f0       	breq	.+52     	; 0xa2a <__fixunssfsi+0x46>
 9f6:	66 0f       	add	r22, r22
 9f8:	77 1f       	adc	r23, r23
 9fa:	88 1f       	adc	r24, r24
 9fc:	99 1f       	adc	r25, r25
 9fe:	1a f0       	brmi	.+6      	; 0xa06 <__fixunssfsi+0x22>
 a00:	ba 95       	dec	r27
 a02:	c9 f7       	brne	.-14     	; 0x9f6 <__fixunssfsi+0x12>
 a04:	12 c0       	rjmp	.+36     	; 0xa2a <__fixunssfsi+0x46>
 a06:	b1 30       	cpi	r27, 0x01	; 1
 a08:	81 f0       	breq	.+32     	; 0xa2a <__fixunssfsi+0x46>
 a0a:	c3 d0       	rcall	.+390    	; 0xb92 <__fp_zero>
 a0c:	b1 e0       	ldi	r27, 0x01	; 1
 a0e:	08 95       	ret
 a10:	c0 c0       	rjmp	.+384    	; 0xb92 <__fp_zero>
 a12:	67 2f       	mov	r22, r23
 a14:	78 2f       	mov	r23, r24
 a16:	88 27       	eor	r24, r24
 a18:	b8 5f       	subi	r27, 0xF8	; 248
 a1a:	39 f0       	breq	.+14     	; 0xa2a <__fixunssfsi+0x46>
 a1c:	b9 3f       	cpi	r27, 0xF9	; 249
 a1e:	cc f3       	brlt	.-14     	; 0xa12 <__fixunssfsi+0x2e>
 a20:	86 95       	lsr	r24
 a22:	77 95       	ror	r23
 a24:	67 95       	ror	r22
 a26:	b3 95       	inc	r27
 a28:	d9 f7       	brne	.-10     	; 0xa20 <__fixunssfsi+0x3c>
 a2a:	3e f4       	brtc	.+14     	; 0xa3a <__fixunssfsi+0x56>
 a2c:	90 95       	com	r25
 a2e:	80 95       	com	r24
 a30:	70 95       	com	r23
 a32:	61 95       	neg	r22
 a34:	7f 4f       	sbci	r23, 0xFF	; 255
 a36:	8f 4f       	sbci	r24, 0xFF	; 255
 a38:	9f 4f       	sbci	r25, 0xFF	; 255
 a3a:	08 95       	ret

00000a3c <__floatunsisf>:
 a3c:	e8 94       	clt
 a3e:	09 c0       	rjmp	.+18     	; 0xa52 <__floatsisf+0x12>

00000a40 <__floatsisf>:
 a40:	97 fb       	bst	r25, 7
 a42:	3e f4       	brtc	.+14     	; 0xa52 <__floatsisf+0x12>
 a44:	90 95       	com	r25
 a46:	80 95       	com	r24
 a48:	70 95       	com	r23
 a4a:	61 95       	neg	r22
 a4c:	7f 4f       	sbci	r23, 0xFF	; 255
 a4e:	8f 4f       	sbci	r24, 0xFF	; 255
 a50:	9f 4f       	sbci	r25, 0xFF	; 255
 a52:	99 23       	and	r25, r25
 a54:	a9 f0       	breq	.+42     	; 0xa80 <__floatsisf+0x40>
 a56:	f9 2f       	mov	r31, r25
 a58:	96 e9       	ldi	r25, 0x96	; 150
 a5a:	bb 27       	eor	r27, r27
 a5c:	93 95       	inc	r25
 a5e:	f6 95       	lsr	r31
 a60:	87 95       	ror	r24
 a62:	77 95       	ror	r23
 a64:	67 95       	ror	r22
 a66:	b7 95       	ror	r27
 a68:	f1 11       	cpse	r31, r1
 a6a:	f8 cf       	rjmp	.-16     	; 0xa5c <__floatsisf+0x1c>
 a6c:	fa f4       	brpl	.+62     	; 0xaac <__floatsisf+0x6c>
 a6e:	bb 0f       	add	r27, r27
 a70:	11 f4       	brne	.+4      	; 0xa76 <__floatsisf+0x36>
 a72:	60 ff       	sbrs	r22, 0
 a74:	1b c0       	rjmp	.+54     	; 0xaac <__floatsisf+0x6c>
 a76:	6f 5f       	subi	r22, 0xFF	; 255
 a78:	7f 4f       	sbci	r23, 0xFF	; 255
 a7a:	8f 4f       	sbci	r24, 0xFF	; 255
 a7c:	9f 4f       	sbci	r25, 0xFF	; 255
 a7e:	16 c0       	rjmp	.+44     	; 0xaac <__floatsisf+0x6c>
 a80:	88 23       	and	r24, r24
 a82:	11 f0       	breq	.+4      	; 0xa88 <__floatsisf+0x48>
 a84:	96 e9       	ldi	r25, 0x96	; 150
 a86:	11 c0       	rjmp	.+34     	; 0xaaa <__floatsisf+0x6a>
 a88:	77 23       	and	r23, r23
 a8a:	21 f0       	breq	.+8      	; 0xa94 <__floatsisf+0x54>
 a8c:	9e e8       	ldi	r25, 0x8E	; 142
 a8e:	87 2f       	mov	r24, r23
 a90:	76 2f       	mov	r23, r22
 a92:	05 c0       	rjmp	.+10     	; 0xa9e <__floatsisf+0x5e>
 a94:	66 23       	and	r22, r22
 a96:	71 f0       	breq	.+28     	; 0xab4 <__floatsisf+0x74>
 a98:	96 e8       	ldi	r25, 0x86	; 134
 a9a:	86 2f       	mov	r24, r22
 a9c:	70 e0       	ldi	r23, 0x00	; 0
 a9e:	60 e0       	ldi	r22, 0x00	; 0
 aa0:	2a f0       	brmi	.+10     	; 0xaac <__floatsisf+0x6c>
 aa2:	9a 95       	dec	r25
 aa4:	66 0f       	add	r22, r22
 aa6:	77 1f       	adc	r23, r23
 aa8:	88 1f       	adc	r24, r24
 aaa:	da f7       	brpl	.-10     	; 0xaa2 <__floatsisf+0x62>
 aac:	88 0f       	add	r24, r24
 aae:	96 95       	lsr	r25
 ab0:	87 95       	ror	r24
 ab2:	97 f9       	bld	r25, 7
 ab4:	08 95       	ret

00000ab6 <__fp_cmp>:
 ab6:	99 0f       	add	r25, r25
 ab8:	00 08       	sbc	r0, r0
 aba:	55 0f       	add	r21, r21
 abc:	aa 0b       	sbc	r26, r26
 abe:	e0 e8       	ldi	r30, 0x80	; 128
 ac0:	fe ef       	ldi	r31, 0xFE	; 254
 ac2:	16 16       	cp	r1, r22
 ac4:	17 06       	cpc	r1, r23
 ac6:	e8 07       	cpc	r30, r24
 ac8:	f9 07       	cpc	r31, r25
 aca:	c0 f0       	brcs	.+48     	; 0xafc <__fp_cmp+0x46>
 acc:	12 16       	cp	r1, r18
 ace:	13 06       	cpc	r1, r19
 ad0:	e4 07       	cpc	r30, r20
 ad2:	f5 07       	cpc	r31, r21
 ad4:	98 f0       	brcs	.+38     	; 0xafc <__fp_cmp+0x46>
 ad6:	62 1b       	sub	r22, r18
 ad8:	73 0b       	sbc	r23, r19
 ada:	84 0b       	sbc	r24, r20
 adc:	95 0b       	sbc	r25, r21
 ade:	39 f4       	brne	.+14     	; 0xaee <__fp_cmp+0x38>
 ae0:	0a 26       	eor	r0, r26
 ae2:	61 f0       	breq	.+24     	; 0xafc <__fp_cmp+0x46>
 ae4:	23 2b       	or	r18, r19
 ae6:	24 2b       	or	r18, r20
 ae8:	25 2b       	or	r18, r21
 aea:	21 f4       	brne	.+8      	; 0xaf4 <__fp_cmp+0x3e>
 aec:	08 95       	ret
 aee:	0a 26       	eor	r0, r26
 af0:	09 f4       	brne	.+2      	; 0xaf4 <__fp_cmp+0x3e>
 af2:	a1 40       	sbci	r26, 0x01	; 1
 af4:	a6 95       	lsr	r26
 af6:	8f ef       	ldi	r24, 0xFF	; 255
 af8:	81 1d       	adc	r24, r1
 afa:	81 1d       	adc	r24, r1
 afc:	08 95       	ret

00000afe <__fp_inf>:
 afe:	97 f9       	bld	r25, 7
 b00:	9f 67       	ori	r25, 0x7F	; 127
 b02:	80 e8       	ldi	r24, 0x80	; 128
 b04:	70 e0       	ldi	r23, 0x00	; 0
 b06:	60 e0       	ldi	r22, 0x00	; 0
 b08:	08 95       	ret

00000b0a <__fp_nan>:
 b0a:	9f ef       	ldi	r25, 0xFF	; 255
 b0c:	80 ec       	ldi	r24, 0xC0	; 192
 b0e:	08 95       	ret

00000b10 <__fp_pscA>:
 b10:	00 24       	eor	r0, r0
 b12:	0a 94       	dec	r0
 b14:	16 16       	cp	r1, r22
 b16:	17 06       	cpc	r1, r23
 b18:	18 06       	cpc	r1, r24
 b1a:	09 06       	cpc	r0, r25
 b1c:	08 95       	ret

00000b1e <__fp_pscB>:
 b1e:	00 24       	eor	r0, r0
 b20:	0a 94       	dec	r0
 b22:	12 16       	cp	r1, r18
 b24:	13 06       	cpc	r1, r19
 b26:	14 06       	cpc	r1, r20
 b28:	05 06       	cpc	r0, r21
 b2a:	08 95       	ret

00000b2c <__fp_round>:
 b2c:	09 2e       	mov	r0, r25
 b2e:	03 94       	inc	r0
 b30:	00 0c       	add	r0, r0
 b32:	11 f4       	brne	.+4      	; 0xb38 <__fp_round+0xc>
 b34:	88 23       	and	r24, r24
 b36:	52 f0       	brmi	.+20     	; 0xb4c <__fp_round+0x20>
 b38:	bb 0f       	add	r27, r27
 b3a:	40 f4       	brcc	.+16     	; 0xb4c <__fp_round+0x20>
 b3c:	bf 2b       	or	r27, r31
 b3e:	11 f4       	brne	.+4      	; 0xb44 <__fp_round+0x18>
 b40:	60 ff       	sbrs	r22, 0
 b42:	04 c0       	rjmp	.+8      	; 0xb4c <__fp_round+0x20>
 b44:	6f 5f       	subi	r22, 0xFF	; 255
 b46:	7f 4f       	sbci	r23, 0xFF	; 255
 b48:	8f 4f       	sbci	r24, 0xFF	; 255
 b4a:	9f 4f       	sbci	r25, 0xFF	; 255
 b4c:	08 95       	ret

00000b4e <__fp_split3>:
 b4e:	57 fd       	sbrc	r21, 7
 b50:	90 58       	subi	r25, 0x80	; 128
 b52:	44 0f       	add	r20, r20
 b54:	55 1f       	adc	r21, r21
 b56:	59 f0       	breq	.+22     	; 0xb6e <__fp_splitA+0x10>
 b58:	5f 3f       	cpi	r21, 0xFF	; 255
 b5a:	71 f0       	breq	.+28     	; 0xb78 <__fp_splitA+0x1a>
 b5c:	47 95       	ror	r20

00000b5e <__fp_splitA>:
 b5e:	88 0f       	add	r24, r24
 b60:	97 fb       	bst	r25, 7
 b62:	99 1f       	adc	r25, r25
 b64:	61 f0       	breq	.+24     	; 0xb7e <__fp_splitA+0x20>
 b66:	9f 3f       	cpi	r25, 0xFF	; 255
 b68:	79 f0       	breq	.+30     	; 0xb88 <__fp_splitA+0x2a>
 b6a:	87 95       	ror	r24
 b6c:	08 95       	ret
 b6e:	12 16       	cp	r1, r18
 b70:	13 06       	cpc	r1, r19
 b72:	14 06       	cpc	r1, r20
 b74:	55 1f       	adc	r21, r21
 b76:	f2 cf       	rjmp	.-28     	; 0xb5c <__fp_split3+0xe>
 b78:	46 95       	lsr	r20
 b7a:	f1 df       	rcall	.-30     	; 0xb5e <__fp_splitA>
 b7c:	08 c0       	rjmp	.+16     	; 0xb8e <__fp_splitA+0x30>
 b7e:	16 16       	cp	r1, r22
 b80:	17 06       	cpc	r1, r23
 b82:	18 06       	cpc	r1, r24
 b84:	99 1f       	adc	r25, r25
 b86:	f1 cf       	rjmp	.-30     	; 0xb6a <__fp_splitA+0xc>
 b88:	86 95       	lsr	r24
 b8a:	71 05       	cpc	r23, r1
 b8c:	61 05       	cpc	r22, r1
 b8e:	08 94       	sec
 b90:	08 95       	ret

00000b92 <__fp_zero>:
 b92:	e8 94       	clt

00000b94 <__fp_szero>:
 b94:	bb 27       	eor	r27, r27
 b96:	66 27       	eor	r22, r22
 b98:	77 27       	eor	r23, r23
 b9a:	cb 01       	movw	r24, r22
 b9c:	97 f9       	bld	r25, 7
 b9e:	08 95       	ret

00000ba0 <__gesf2>:
 ba0:	8a df       	rcall	.-236    	; 0xab6 <__fp_cmp>
 ba2:	08 f4       	brcc	.+2      	; 0xba6 <__gesf2+0x6>
 ba4:	8f ef       	ldi	r24, 0xFF	; 255
 ba6:	08 95       	ret

00000ba8 <__mulsf3>:
 ba8:	0b d0       	rcall	.+22     	; 0xbc0 <__mulsf3x>
 baa:	c0 cf       	rjmp	.-128    	; 0xb2c <__fp_round>
 bac:	b1 df       	rcall	.-158    	; 0xb10 <__fp_pscA>
 bae:	28 f0       	brcs	.+10     	; 0xbba <__mulsf3+0x12>
 bb0:	b6 df       	rcall	.-148    	; 0xb1e <__fp_pscB>
 bb2:	18 f0       	brcs	.+6      	; 0xbba <__mulsf3+0x12>
 bb4:	95 23       	and	r25, r21
 bb6:	09 f0       	breq	.+2      	; 0xbba <__mulsf3+0x12>
 bb8:	a2 cf       	rjmp	.-188    	; 0xafe <__fp_inf>
 bba:	a7 cf       	rjmp	.-178    	; 0xb0a <__fp_nan>
 bbc:	11 24       	eor	r1, r1
 bbe:	ea cf       	rjmp	.-44     	; 0xb94 <__fp_szero>

00000bc0 <__mulsf3x>:
 bc0:	c6 df       	rcall	.-116    	; 0xb4e <__fp_split3>
 bc2:	a0 f3       	brcs	.-24     	; 0xbac <__mulsf3+0x4>

00000bc4 <__mulsf3_pse>:
 bc4:	95 9f       	mul	r25, r21
 bc6:	d1 f3       	breq	.-12     	; 0xbbc <__mulsf3+0x14>
 bc8:	95 0f       	add	r25, r21
 bca:	50 e0       	ldi	r21, 0x00	; 0
 bcc:	55 1f       	adc	r21, r21
 bce:	62 9f       	mul	r22, r18
 bd0:	f0 01       	movw	r30, r0
 bd2:	72 9f       	mul	r23, r18
 bd4:	bb 27       	eor	r27, r27
 bd6:	f0 0d       	add	r31, r0
 bd8:	b1 1d       	adc	r27, r1
 bda:	63 9f       	mul	r22, r19
 bdc:	aa 27       	eor	r26, r26
 bde:	f0 0d       	add	r31, r0
 be0:	b1 1d       	adc	r27, r1
 be2:	aa 1f       	adc	r26, r26
 be4:	64 9f       	mul	r22, r20
 be6:	66 27       	eor	r22, r22
 be8:	b0 0d       	add	r27, r0
 bea:	a1 1d       	adc	r26, r1
 bec:	66 1f       	adc	r22, r22
 bee:	82 9f       	mul	r24, r18
 bf0:	22 27       	eor	r18, r18
 bf2:	b0 0d       	add	r27, r0
 bf4:	a1 1d       	adc	r26, r1
 bf6:	62 1f       	adc	r22, r18
 bf8:	73 9f       	mul	r23, r19
 bfa:	b0 0d       	add	r27, r0
 bfc:	a1 1d       	adc	r26, r1
 bfe:	62 1f       	adc	r22, r18
 c00:	83 9f       	mul	r24, r19
 c02:	a0 0d       	add	r26, r0
 c04:	61 1d       	adc	r22, r1
 c06:	22 1f       	adc	r18, r18
 c08:	74 9f       	mul	r23, r20
 c0a:	33 27       	eor	r19, r19
 c0c:	a0 0d       	add	r26, r0
 c0e:	61 1d       	adc	r22, r1
 c10:	23 1f       	adc	r18, r19
 c12:	84 9f       	mul	r24, r20
 c14:	60 0d       	add	r22, r0
 c16:	21 1d       	adc	r18, r1
 c18:	82 2f       	mov	r24, r18
 c1a:	76 2f       	mov	r23, r22
 c1c:	6a 2f       	mov	r22, r26
 c1e:	11 24       	eor	r1, r1
 c20:	9f 57       	subi	r25, 0x7F	; 127
 c22:	50 40       	sbci	r21, 0x00	; 0
 c24:	8a f0       	brmi	.+34     	; 0xc48 <__mulsf3_pse+0x84>
 c26:	e1 f0       	breq	.+56     	; 0xc60 <__mulsf3_pse+0x9c>
 c28:	88 23       	and	r24, r24
 c2a:	4a f0       	brmi	.+18     	; 0xc3e <__mulsf3_pse+0x7a>
 c2c:	ee 0f       	add	r30, r30
 c2e:	ff 1f       	adc	r31, r31
 c30:	bb 1f       	adc	r27, r27
 c32:	66 1f       	adc	r22, r22
 c34:	77 1f       	adc	r23, r23
 c36:	88 1f       	adc	r24, r24
 c38:	91 50       	subi	r25, 0x01	; 1
 c3a:	50 40       	sbci	r21, 0x00	; 0
 c3c:	a9 f7       	brne	.-22     	; 0xc28 <__mulsf3_pse+0x64>
 c3e:	9e 3f       	cpi	r25, 0xFE	; 254
 c40:	51 05       	cpc	r21, r1
 c42:	70 f0       	brcs	.+28     	; 0xc60 <__mulsf3_pse+0x9c>
 c44:	5c cf       	rjmp	.-328    	; 0xafe <__fp_inf>
 c46:	a6 cf       	rjmp	.-180    	; 0xb94 <__fp_szero>
 c48:	5f 3f       	cpi	r21, 0xFF	; 255
 c4a:	ec f3       	brlt	.-6      	; 0xc46 <__mulsf3_pse+0x82>
 c4c:	98 3e       	cpi	r25, 0xE8	; 232
 c4e:	dc f3       	brlt	.-10     	; 0xc46 <__mulsf3_pse+0x82>
 c50:	86 95       	lsr	r24
 c52:	77 95       	ror	r23
 c54:	67 95       	ror	r22
 c56:	b7 95       	ror	r27
 c58:	f7 95       	ror	r31
 c5a:	e7 95       	ror	r30
 c5c:	9f 5f       	subi	r25, 0xFF	; 255
 c5e:	c1 f7       	brne	.-16     	; 0xc50 <__mulsf3_pse+0x8c>
 c60:	fe 2b       	or	r31, r30
 c62:	88 0f       	add	r24, r24
 c64:	91 1d       	adc	r25, r1
 c66:	96 95       	lsr	r25
 c68:	87 95       	ror	r24
 c6a:	97 f9       	bld	r25, 7
 c6c:	08 95       	ret

00000c6e <__divmodhi4>:
 c6e:	97 fb       	bst	r25, 7
 c70:	09 2e       	mov	r0, r25
 c72:	07 26       	eor	r0, r23
 c74:	0a d0       	rcall	.+20     	; 0xc8a <__divmodhi4_neg1>
 c76:	77 fd       	sbrc	r23, 7
 c78:	04 d0       	rcall	.+8      	; 0xc82 <__divmodhi4_neg2>
 c7a:	0c d0       	rcall	.+24     	; 0xc94 <__udivmodhi4>
 c7c:	06 d0       	rcall	.+12     	; 0xc8a <__divmodhi4_neg1>
 c7e:	00 20       	and	r0, r0
 c80:	1a f4       	brpl	.+6      	; 0xc88 <__divmodhi4_exit>

00000c82 <__divmodhi4_neg2>:
 c82:	70 95       	com	r23
 c84:	61 95       	neg	r22
 c86:	7f 4f       	sbci	r23, 0xFF	; 255

00000c88 <__divmodhi4_exit>:
 c88:	08 95       	ret

00000c8a <__divmodhi4_neg1>:
 c8a:	f6 f7       	brtc	.-4      	; 0xc88 <__divmodhi4_exit>
 c8c:	90 95       	com	r25
 c8e:	81 95       	neg	r24
 c90:	9f 4f       	sbci	r25, 0xFF	; 255
 c92:	08 95       	ret

00000c94 <__udivmodhi4>:
 c94:	aa 1b       	sub	r26, r26
 c96:	bb 1b       	sub	r27, r27
 c98:	51 e1       	ldi	r21, 0x11	; 17
 c9a:	07 c0       	rjmp	.+14     	; 0xcaa <__udivmodhi4_ep>

00000c9c <__udivmodhi4_loop>:
 c9c:	aa 1f       	adc	r26, r26
 c9e:	bb 1f       	adc	r27, r27
 ca0:	a6 17       	cp	r26, r22
 ca2:	b7 07       	cpc	r27, r23
 ca4:	10 f0       	brcs	.+4      	; 0xcaa <__udivmodhi4_ep>
 ca6:	a6 1b       	sub	r26, r22
 ca8:	b7 0b       	sbc	r27, r23

00000caa <__udivmodhi4_ep>:
 caa:	88 1f       	adc	r24, r24
 cac:	99 1f       	adc	r25, r25
 cae:	5a 95       	dec	r21
 cb0:	a9 f7       	brne	.-22     	; 0xc9c <__udivmodhi4_loop>
 cb2:	80 95       	com	r24
 cb4:	90 95       	com	r25
 cb6:	bc 01       	movw	r22, r24
 cb8:	cd 01       	movw	r24, r26
 cba:	08 95       	ret

00000cbc <__eerd_byte_m16>:
 cbc:	e1 99       	sbic	0x1c, 1	; 28
 cbe:	fe cf       	rjmp	.-4      	; 0xcbc <__eerd_byte_m16>
 cc0:	9f bb       	out	0x1f, r25	; 31
 cc2:	8e bb       	out	0x1e, r24	; 30
 cc4:	e0 9a       	sbi	0x1c, 0	; 28
 cc6:	99 27       	eor	r25, r25
 cc8:	8d b3       	in	r24, 0x1d	; 29
 cca:	08 95       	ret

00000ccc <__eewr_byte_m16>:
 ccc:	26 2f       	mov	r18, r22

00000cce <__eewr_r18_m16>:
 cce:	e1 99       	sbic	0x1c, 1	; 28
 cd0:	fe cf       	rjmp	.-4      	; 0xcce <__eewr_r18_m16>
 cd2:	9f bb       	out	0x1f, r25	; 31
 cd4:	8e bb       	out	0x1e, r24	; 30
 cd6:	2d bb       	out	0x1d, r18	; 29
 cd8:	0f b6       	in	r0, 0x3f	; 63
 cda:	f8 94       	cli
 cdc:	e2 9a       	sbi	0x1c, 2	; 28
 cde:	e1 9a       	sbi	0x1c, 1	; 28
 ce0:	0f be       	out	0x3f, r0	; 63
 ce2:	01 96       	adiw	r24, 0x01	; 1
 ce4:	08 95       	ret

00000ce6 <_exit>:
 ce6:	f8 94       	cli

00000ce8 <__stop_program>:
 ce8:	ff cf       	rjmp	.-2      	; 0xce8 <__stop_program>
