

================================================================
== Vivado HLS Report for 'StreamingConvolution_3'
================================================================
* Date:           Tue Jul  7 16:27:47 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.407|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   40|   40|   40|   40|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   38|   38|         5|          2|          1|    18|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    826|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |        0|      -|    4096|     96|
|Multiplexer      |        -|      -|       -|    312|
|Register         |        -|      -|    2935|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    7031|   1276|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       6|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |BlackBoxJam_mux_42_256_1_1_U570  |BlackBoxJam_mux_42_256_1_1  |        0|      0|  0|  21|
    |BlackBoxJam_mux_42_256_1_1_U571  |BlackBoxJam_mux_42_256_1_1  |        0|      0|  0|  21|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0|  42|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |inputBuf_0_0_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_0_1_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_1_0_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_1_1_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_2_0_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_2_1_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_3_0_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    |inputBuf_3_1_V_U  |StreamingConvolution_3_inputBuf_0_0_V  |        0|  512|  12|     3|  256|     1|          768|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |Total             |                                       |        0| 4096|  96|    24| 2048|     8|         6144|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |counter_internal_blo_6_fu_640_p2   |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_594_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_441_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_450_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_456_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_s_fu_547_p2                      |     +    |      0|  0|  15|           5|           1|
    |inp_4_fu_741_p2                    |     +    |      0|  0|  39|          32|           1|
    |k_x_7_fu_600_p2                    |     +    |      0|  0|  39|           1|          32|
    |k_y_7_fu_588_p2                    |     +    |      0|  0|  39|           1|          32|
    |ofm_x_7_fu_671_p2                  |     +    |      0|  0|  39|          32|           1|
    |ofm_y_5_fu_691_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_756_p2                     |     +    |      0|  0|   5|           1|           2|
    |tmp_178_fu_762_p2                  |     +    |      0|  0|   5|           2|           2|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_546                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_557                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_568                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_579                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_591                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_602                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_612                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_622                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_81                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op110_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op147_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op202_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op208_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op221_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op223_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op225_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op227_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op76_load_state3      |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_631_p2                  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_491_p2                      |   icmp   |      0|  0|  18|          32|           2|
    |grp_fu_502_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |icmp1_fu_572_p2                    |   icmp   |      0|  0|  18|          29|           1|
    |icmp_fu_619_p2                     |   icmp   |      0|  0|  18|          31|           1|
    |tmp_180_fu_653_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_182_fu_662_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_184_fu_677_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_185_fu_697_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_186_fu_625_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_193_fu_724_p2                  |   icmp   |      0|  0|  18|          32|           4|
    |tmp_fu_541_p2                      |   icmp   |      0|  0|  11|           5|           5|
    |tmp_s_fu_553_p2                    |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |grp_fu_508_p3                      |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_703_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_5_fu_711_p3                |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_729_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 826|         660|         178|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_397_p4    |   9|          2|    5|         10|
    |counter_internal_blo_fu_112   |   9|          2|   32|         64|
    |current_block_write_1_fu_104  |   9|          2|   32|         64|
    |current_line_1_fu_108         |   9|          2|   32|         64|
    |i_reg_393                     |   9|          2|    5|         10|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |inp_1_fu_92                   |  15|          3|   32|         96|
    |inputBuf_0_0_V_address1       |  15|          3|    2|          6|
    |inputBuf_0_1_V_address1       |  15|          3|    2|          6|
    |inputBuf_1_0_V_address1       |  15|          3|    2|          6|
    |inputBuf_1_1_V_address1       |  15|          3|    2|          6|
    |inputBuf_2_0_V_address1       |  15|          3|    2|          6|
    |inputBuf_2_1_V_address1       |  15|          3|    2|          6|
    |inputBuf_3_0_V_address1       |  15|          3|    2|          6|
    |inputBuf_3_1_V_address1       |  15|          3|    2|          6|
    |k_x_1_fu_96                   |   9|          2|   32|         64|
    |k_y_1_fu_88                   |   9|          2|   32|         64|
    |ofm_x_1_fu_84                 |   9|          2|   32|         64|
    |ofm_y_1_fu_80                 |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |out_V_V_din                   |  15|          3|  256|        768|
    |read_block_1_fu_100           |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 312|         65|  576|       1459|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    4|   0|    4|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |counter_internal_blo_6_reg_936  |   32|   0|   32|          0|
    |counter_internal_blo_fu_112     |   32|   0|   32|          0|
    |current_block_write_1_fu_104    |   32|   0|   32|          0|
    |current_line_1_fu_108           |   32|   0|   32|          0|
    |current_line_in_bloc_reg_921    |   32|   0|   32|          0|
    |i_reg_393                       |    5|   0|    5|          0|
    |i_s_reg_897                     |    5|   0|    5|          0|
    |icmp1_reg_906                   |    1|   0|    1|          0|
    |icmp1_reg_906_pp0_iter1_reg     |    1|   0|    1|          0|
    |inp_1_fu_92                     |   32|   0|   32|          0|
    |inputBuf_0_0_V_loa_reg_1001     |  256|   0|  256|          0|
    |inputBuf_0_1_V_add_6_reg_1045   |    2|   0|    2|          0|
    |inputBuf_0_1_V_add_reg_1069     |    2|   0|    2|          0|
    |inputBuf_0_1_V_loa_reg_1089     |  256|   0|  256|          0|
    |inputBuf_1_0_V_loa_reg_1006     |  256|   0|  256|          0|
    |inputBuf_1_1_V_add_6_reg_1050   |    2|   0|    2|          0|
    |inputBuf_1_1_V_add_reg_1074     |    2|   0|    2|          0|
    |inputBuf_1_1_V_loa_reg_1094     |  256|   0|  256|          0|
    |inputBuf_2_0_V_loa_reg_1011     |  256|   0|  256|          0|
    |inputBuf_2_1_V_add_6_reg_1055   |    2|   0|    2|          0|
    |inputBuf_2_1_V_add_reg_1079     |    2|   0|    2|          0|
    |inputBuf_2_1_V_loa_reg_1099     |  256|   0|  256|          0|
    |inputBuf_3_0_V_loa_reg_1016     |  256|   0|  256|          0|
    |inputBuf_3_1_V_add_6_reg_1060   |    2|   0|    2|          0|
    |inputBuf_3_1_V_add_reg_1084     |    2|   0|    2|          0|
    |inputBuf_3_1_V_loa_reg_1104     |  256|   0|  256|          0|
    |k_x_1_fu_96                     |   32|   0|   32|          0|
    |k_x_7_reg_926                   |   32|   0|   32|          0|
    |k_y_1_fu_88                     |   32|   0|   32|          0|
    |k_y_7_reg_915                   |   32|   0|   32|          0|
    |ofm_x_1_fu_84                   |   32|   0|   32|          0|
    |ofm_y_1_fu_80                   |   32|   0|   32|          0|
    |or_cond_reg_932                 |    1|   0|    1|          0|
    |or_cond_reg_932_pp0_iter1_reg   |    1|   0|    1|          0|
    |p_ofm_y_5_reg_982               |   32|   0|   32|          0|
    |read_block_1_fu_100             |   32|   0|   32|          0|
    |reg_467                         |   32|   0|   32|          0|
    |reg_471                         |   32|   0|   32|          0|
    |reg_475                         |  256|   0|  256|          0|
    |reg_487                         |   32|   0|   32|          0|
    |start_once_reg                  |    1|   0|    1|          0|
    |tmp_1366_reg_1065               |    2|   0|    2|          0|
    |tmp_1368_reg_910                |    2|   0|    2|          0|
    |tmp_1371_reg_1041               |    2|   0|    2|          0|
    |tmp_178_reg_995                 |    2|   0|    2|          0|
    |tmp_179_reg_942                 |   32|   0|   64|         32|
    |tmp_180_reg_970                 |    1|   0|    1|          0|
    |tmp_181_reg_991                 |    1|   0|    1|          0|
    |tmp_182_reg_974                 |    1|   0|    1|          0|
    |tmp_184_reg_978                 |    1|   0|    1|          0|
    |tmp_190_reg_987                 |    1|   0|    1|          0|
    |tmp_reg_893                     |    1|   0|    1|          0|
    |tmp_s_reg_902                   |    1|   0|    1|          0|
    |tmp_s_reg_902_pp0_iter1_reg     |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2935|   0| 2967|         32|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingConvolution.3 | return value |
|in_V_V_dout     |  in |  256|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |  256|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

