// Seed: 3548473452
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5
);
  genvar id_7, id_8, id_9, id_10;
  assign id_7 = id_1;
  wire id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    output wand  id_5,
    output uwire id_6,
    input  tri0  id_7,
    inout  wor   id_8,
    output tri1  id_9
);
  wire id_11;
  wire id_12;
  xor primCall (
      id_9,
      id_12,
      id_25,
      id_0,
      id_3,
      id_23,
      id_16,
      id_24,
      id_7,
      id_4,
      id_17,
      id_2,
      id_11,
      id_14,
      id_21,
      id_8,
      id_20,
      id_22,
      id_15,
      id_1
  );
  tri0 id_13 = id_4, id_14, id_15, id_16, id_17 = id_16, id_18;
  wire id_19, id_20, id_21, id_22, id_23, id_24, id_25;
  assign id_21 = id_21;
  module_0 modCall_1 (
      id_18,
      id_1,
      id_3,
      id_2,
      id_14,
      id_13
  );
  assign modCall_1.id_10 = 0;
endmodule
