Assembler report for Toplevel_C5G_led_switch_7segx2_gpio_uart
Wed Dec 06 17:58:15 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/anm/Documents/FH_Dornbirn/MEM_Embedded_Systems3/trunk/HDL/20_projects/DSM_DAC/fpga/Toplevel_C5G_led_switch_7segx2_gpio_uart/Toplevel_C5G_led_switch_7segx2_gpio_uart.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------+
; Assembler Summary                                                ;
+-----------------------+------------------------------------------+
; Assembler Status      ; Successful - Wed Dec 06 17:58:15 2017    ;
; Revision Name         ; Toplevel_C5G_led_switch_7segx2_gpio_uart ;
; Top-level Entity Name ; toplevel_c5g_led_switch_7segx2_gpio_uart ;
; Family                ; Cyclone V                                ;
; Device                ; 5CGXFC5C6F27C7                           ;
+-----------------------+------------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C:/Users/anm/Documents/FH_Dornbirn/MEM_Embedded_Systems3/trunk/HDL/20_projects/DSM_DAC/fpga/Toplevel_C5G_led_switch_7segx2_gpio_uart/Toplevel_C5G_led_switch_7segx2_gpio_uart.sof ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/anm/Documents/FH_Dornbirn/MEM_Embedded_Systems3/trunk/HDL/20_projects/DSM_DAC/fpga/Toplevel_C5G_led_switch_7segx2_gpio_uart/Toplevel_C5G_led_switch_7segx2_gpio_uart.sof ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                                                                                                    ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0083F963                                                                                                                                                                                 ;
; Checksum       ; 0x0083F963                                                                                                                                                                                 ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 06 17:58:07 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Toplevel_C5G_led_switch_7segx2_gpio_uart -c Toplevel_C5G_led_switch_7segx2_gpio_uart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 692 megabytes
    Info: Processing ended: Wed Dec 06 17:58:15 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


