

================================================================
== Vitis HLS Report for 'EWiseMultipiler'
================================================================
* Date:           Tue Sep 14 14:04:47 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.890 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void"   --->   Operation 5 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifoC123, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoB22, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifoA21, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%readRep_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readRep" [MBKM-Tutorial5/ComputationModule.cpp:3]   --->   Operation 10 'read' 'readRep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.65ns)   --->   "%br_ln10 = br void" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 11 'br' 'br_ln10' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i31, void %.lr.ph, i31 %add_ln10, void %.split" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln3 = zext i31 %i" [MBKM-Tutorial5/ComputationModule.cpp:3]   --->   Operation 13 'zext' 'zext_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.99ns)   --->   "%icmp_ln10 = icmp_slt  i32 %zext_ln3, i32 %readRep_read" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln10 = add i31 %i, i31" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %._crit_edge.loopexit, void %.split" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 16 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.89>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 17 'specpipeline' 'specpipeline_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [MBKM-Tutorial5/ComputationModule.cpp:10]   --->   Operation 18 'specloopname' 'specloopname_ln10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.62ns)   --->   "%p_Val2_s = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %fifoA21" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'p_Val2_s' <Predicate = (icmp_ln10)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 20 [1/1] (1.62ns)   --->   "%p_Val2_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %fifoB22" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'p_Val2_1' <Predicate = (icmp_ln10)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 16> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 21 'trunc' 'trunc_ln674' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %trunc_ln674" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 22 'sext' 'sext_ln19' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i128 %p_Val2_1"   --->   Operation 23 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %trunc_ln674_1" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 24 'sext' 'sext_ln19_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.65ns)   --->   "%mul_ln19 = mul i16 %sext_ln19, i16 %sext_ln19_1" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 25 'mul' 'mul_ln19' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 26 'partselect' 'p_Result_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i8 %p_Result_3" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 27 'sext' 'sext_ln19_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 28 'partselect' 'p_Result_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i8 %p_Result_4" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 29 'sext' 'sext_ln19_3' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%mul_ln19_1 = mul i16 %sext_ln19_2, i16 %sext_ln19_3" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 30 'mul' 'mul_ln19_1' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 31 'partselect' 'p_Result_6' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln19_4 = sext i8 %p_Result_6" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 32 'sext' 'sext_ln19_4' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 33 'partselect' 'p_Result_7' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln19_5 = sext i8 %p_Result_7" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 34 'sext' 'sext_ln19_5' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.65ns)   --->   "%mul_ln19_2 = mul i16 %sext_ln19_4, i16 %sext_ln19_5" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 35 'mul' 'mul_ln19_2' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 36 'partselect' 'p_Result_9' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i8 %p_Result_9" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 37 'sext' 'sext_ln19_6' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 38 'partselect' 'p_Result_s' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i8 %p_Result_s" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 39 'sext' 'sext_ln19_7' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.65ns)   --->   "%mul_ln19_3 = mul i16 %sext_ln19_6, i16 %sext_ln19_7" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 40 'mul' 'mul_ln19_3' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 41 'partselect' 'p_Result_2' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i8 %p_Result_2" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 42 'sext' 'sext_ln19_8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 43 'partselect' 'p_Result_5' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i8 %p_Result_5" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 44 'sext' 'sext_ln19_9' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.65ns)   --->   "%mul_ln19_4 = mul i16 %sext_ln19_8, i16 %sext_ln19_9" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 45 'mul' 'mul_ln19_4' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 46 'partselect' 'p_Result_8' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i8 %p_Result_8" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 47 'sext' 'sext_ln19_10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 48 'partselect' 'p_Result_1' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i8 %p_Result_1" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 49 'sext' 'sext_ln19_11' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.65ns)   --->   "%mul_ln19_5 = mul i16 %sext_ln19_10, i16 %sext_ln19_11" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 50 'mul' 'mul_ln19_5' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 51 'partselect' 'p_Result_10' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln19_12 = sext i8 %p_Result_10" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 52 'sext' 'sext_ln19_12' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 53 'partselect' 'p_Result_11' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln19_13 = sext i8 %p_Result_11" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 54 'sext' 'sext_ln19_13' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.65ns)   --->   "%mul_ln19_6 = mul i16 %sext_ln19_12, i16 %sext_ln19_13" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 55 'mul' 'mul_ln19_6' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 56 'partselect' 'p_Result_12' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln19_14 = sext i8 %p_Result_12" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 57 'sext' 'sext_ln19_14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 58 'partselect' 'p_Result_13' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln19_15 = sext i8 %p_Result_13" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 59 'sext' 'sext_ln19_15' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.65ns)   --->   "%mul_ln19_7 = mul i16 %sext_ln19_14, i16 %sext_ln19_15" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 60 'mul' 'mul_ln19_7' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 61 'partselect' 'p_Result_14' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln19_16 = sext i8 %p_Result_14" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 62 'sext' 'sext_ln19_16' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 63 'partselect' 'p_Result_15' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln19_17 = sext i8 %p_Result_15" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 64 'sext' 'sext_ln19_17' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.65ns)   --->   "%mul_ln19_8 = mul i16 %sext_ln19_16, i16 %sext_ln19_17" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 65 'mul' 'mul_ln19_8' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 66 'partselect' 'p_Result_16' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln19_18 = sext i8 %p_Result_16" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 67 'sext' 'sext_ln19_18' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 68 'partselect' 'p_Result_17' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln19_19 = sext i8 %p_Result_17" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 69 'sext' 'sext_ln19_19' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.65ns)   --->   "%mul_ln19_9 = mul i16 %sext_ln19_18, i16 %sext_ln19_19" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 70 'mul' 'mul_ln19_9' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 71 'partselect' 'p_Result_18' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln19_20 = sext i8 %p_Result_18" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 72 'sext' 'sext_ln19_20' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 73 'partselect' 'p_Result_19' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln19_21 = sext i8 %p_Result_19" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 74 'sext' 'sext_ln19_21' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.65ns)   --->   "%mul_ln19_10 = mul i16 %sext_ln19_20, i16 %sext_ln19_21" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 75 'mul' 'mul_ln19_10' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 76 'partselect' 'p_Result_20' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln19_22 = sext i8 %p_Result_20" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 77 'sext' 'sext_ln19_22' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 78 'partselect' 'p_Result_21' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln19_23 = sext i8 %p_Result_21" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 79 'sext' 'sext_ln19_23' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.65ns)   --->   "%mul_ln19_11 = mul i16 %sext_ln19_22, i16 %sext_ln19_23" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 80 'mul' 'mul_ln19_11' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 81 'partselect' 'p_Result_22' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln19_24 = sext i8 %p_Result_22" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 82 'sext' 'sext_ln19_24' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_23 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 83 'partselect' 'p_Result_23' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln19_25 = sext i8 %p_Result_23" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 84 'sext' 'sext_ln19_25' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.65ns)   --->   "%mul_ln19_12 = mul i16 %sext_ln19_24, i16 %sext_ln19_25" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 85 'mul' 'mul_ln19_12' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 86 'partselect' 'p_Result_24' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19_26 = sext i8 %p_Result_24" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 87 'sext' 'sext_ln19_26' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 88 'partselect' 'p_Result_25' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln19_27 = sext i8 %p_Result_25" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 89 'sext' 'sext_ln19_27' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.65ns)   --->   "%mul_ln19_13 = mul i16 %sext_ln19_26, i16 %sext_ln19_27" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 90 'mul' 'mul_ln19_13' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 91 'partselect' 'p_Result_26' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln19_28 = sext i8 %p_Result_26" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 92 'sext' 'sext_ln19_28' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 93 'partselect' 'p_Result_27' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln19_29 = sext i8 %p_Result_27" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 94 'sext' 'sext_ln19_29' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.65ns)   --->   "%mul_ln19_14 = mul i16 %sext_ln19_28, i16 %sext_ln19_29" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 95 'mul' 'mul_ln19_14' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32"   --->   Operation 96 'partselect' 'p_Result_28' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln19_30 = sext i8 %p_Result_28" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 97 'sext' 'sext_ln19_30' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_1, i32, i32"   --->   Operation 98 'partselect' 'p_Result_29' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln19_31 = sext i8 %p_Result_29" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 99 'sext' 'sext_ln19_31' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.65ns)   --->   "%mul_ln19_15 = mul i16 %sext_ln19_30, i16 %sext_ln19_31" [MBKM-Tutorial5/ComputationModule.cpp:19]   --->   Operation 100 'mul' 'mul_ln19_15' <Predicate = (icmp_ln10)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_s_100 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %mul_ln19_15, i16 %mul_ln19_14, i16 %mul_ln19_13, i16 %mul_ln19_12, i16 %mul_ln19_11, i16 %mul_ln19_10, i16 %mul_ln19_9, i16 %mul_ln19_8, i16 %mul_ln19_7, i16 %mul_ln19_6, i16 %mul_ln19_5, i16 %mul_ln19_4, i16 %mul_ln19_3, i16 %mul_ln19_2, i16 %mul_ln19_1, i16 %mul_ln19"   --->   Operation 101 'bitconcatenate' 'p_Result_s_100' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.62ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %fifoC123, i256 %p_Result_s_100" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 102 'write' 'write_ln167' <Predicate = (icmp_ln10)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [MBKM-Tutorial5/ComputationModule.cpp:25]   --->   Operation 104 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', MBKM-Tutorial5/ComputationModule.cpp:10) with incoming values : ('add_ln10', MBKM-Tutorial5/ComputationModule.cpp:10) [13]  (0.656 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('i', MBKM-Tutorial5/ComputationModule.cpp:10) with incoming values : ('add_ln10', MBKM-Tutorial5/ComputationModule.cpp:10) [13]  (0 ns)
	'add' operation ('add_ln10', MBKM-Tutorial5/ComputationModule.cpp:10) [16]  (1.01 ns)

 <State 3>: 4.89ns
The critical path consists of the following:
	fifo read on port 'fifoA21' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [21]  (1.62 ns)
	'mul' operation ('value', MBKM-Tutorial5/ComputationModule.cpp:19) [37]  (1.65 ns)
	fifo write on port 'fifoC123' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [104]  (1.62 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
