{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730917146809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730917146809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 01:19:06 2024 " "Processing started: Thu Nov 07 01:19:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730917146809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917146809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917146809 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1730917147393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../00_src/singlecycle.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/singlecycle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "../00_src/inst_memory.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/inst_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../00_src/data_memory.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_5lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_5lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_5lr " "Found entity 1: sram_IS61WV25616_controller_32b_5lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_5lr.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/sram_IS61WV25616_controller_32b_5lr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_3lr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/sram_is61wv25616_controller_32b_3lr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_IS61WV25616_controller_32b_3lr " "Found entity 1: sram_IS61WV25616_controller_32b_3lr" {  } { { "../00_src/sram_IS61WV25616_controller_32b_3lr.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/sram_IS61WV25616_controller_32b_3lr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../00_src/immgen.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/immgen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../00_src/comparator.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../00_src/barrel_shifter.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/barrel_shifter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../00_src/SDRAM.sv " "Can't analyze file -- file ../00_src/SDRAM.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/ksa_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa_adder " "Found entity 1: ksa_adder" {  } { { "../00_src/ksa_adder.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ksa_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv 3 3 " "Found 3 design units, including 3 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/black_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pg_block " "Found entity 1: pg_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""} { "Info" "ISGN_ENTITY_NAME" "2 fco_block " "Found entity 2: fco_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""} { "Info" "ISGN_ENTITY_NAME" "3 sum_block " "Found entity 3: sum_block" {  } { { "../00_src/black_block.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/black_block.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../00_src/add_sub.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../00_src/PC.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/214/ctmt/lab/milestone2_single cycle/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /214/ctmt/lab/milestone2_single cycle/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../00_src/brc.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730917154887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_io_hex0 singlecycle.sv(196) " "Verilog HDL Implicit Net warning at singlecycle.sv(196): created implicit net for \"o_io_hex0\"" {  } { { "../00_src/singlecycle.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/singlecycle.sv" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_io_hex1 singlecycle.sv(197) " "Verilog HDL Implicit Net warning at singlecycle.sv(197): created implicit net for \"o_io_hex1\"" {  } { { "../00_src/singlecycle.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/singlecycle.sv" 197 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unused inst_memory.sv(15) " "Verilog HDL Implicit Net warning at inst_memory.sv(15): created implicit net for \"unused\"" {  } { { "../00_src/inst_memory.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/inst_memory.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(32) " "Verilog HDL error at ctrl_unit.sv(32): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(35) " "Verilog HDL error at ctrl_unit.sv(35): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(39) " "Verilog HDL error at ctrl_unit.sv(39): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(42) " "Verilog HDL error at ctrl_unit.sv(42): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(71) " "Verilog HDL error at ctrl_unit.sv(71): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(72) " "Verilog HDL error at ctrl_unit.sv(72): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(86) " "Verilog HDL error at ctrl_unit.sv(86): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 86 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instr_i ctrl_unit.sv(99) " "Verilog HDL error at ctrl_unit.sv(99): object \"instr_i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../00_src/ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/Milestone2_Single Cycle/00_src/ctrl_unit.sv" 99 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1730917154887 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730917154950 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 07 01:19:14 2024 " "Processing ended: Thu Nov 07 01:19:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730917154950 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730917154950 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730917154950 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730917154950 ""}
