#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Sep 14 01:08:06 2024
# Process ID: 23256
# Current directory: C:/Users/1/Desktop/7sem/UPTSU/project_2_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18872 C:\Users\1\Desktop\7sem\UPTSU\project_2_new\project_2_new.xpr
# Log file: C:/Users/1/Desktop/7sem/UPTSU/project_2_new/vivado.log
# Journal file: C:/Users/1/Desktop/7sem/UPTSU/project_2_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SUDCWORAM3SO_SN74LS697_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:98]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:107]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:116]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:125]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:134]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:142]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:150]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:158]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.SUDCWORAM3SO_SN74LS697 [sudcworam3so_sn74ls697_default]
Compiling architecture behavioral of entity xil_defaultlib.sudcworam3so_sn74ls697_testbench
Built simulation snapshot SUDCWORAM3SO_SN74LS697_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 805.469 ; gain = 15.961
config_webtalk -user on
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/SUDCWORAM3SO_SN74LS697_testbench.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/JK_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:98]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:107]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:116]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:125]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:134]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:142]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:150]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:158]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
add_force {/SUDCWORAM3SO_SN74LS697_testbench/Qa} -radix hex {1 0ns}
add_force {/SUDCWORAM3SO_SN74LS697_testbench/Qb} -radix hex {1 0ns}
add_force {/SUDCWORAM3SO_SN74LS697_testbench/Qc} -radix hex {0 0ns}
add_force {/SUDCWORAM3SO_SN74LS697_testbench/Qd} -radix hex {0 0ns}
add_force {/SUDCWORAM3SO_SN74LS697_testbench/not_RCO} -radix hex {0 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SUDCWORAM3SO_SN74LS697_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SUDCWORAM3SO_SN74LS697_testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14eaf648cb1343b0b10e5fa219744865 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SUDCWORAM3SO_SN74LS697_testbench_behav xil_defaultlib.SUDCWORAM3SO_SN74LS697_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:98]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:107]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:116]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:125]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:134]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:142]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:150]
WARNING: [VRFC 10-122] jk_trigger_wrapper remains a black-box since it has no binding entity [C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sources_1/new/SUDCWORAM3-SO.vhd:158]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SUDCWORAM3SO_SN74LS697_testbench_behav -key {Behavioral:sim_1:Functional:SUDCWORAM3SO_SN74LS697_testbench} -tclbatch {SUDCWORAM3SO_SN74LS697_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source SUDCWORAM3SO_SN74LS697_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SUDCWORAM3SO_SN74LS697_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 14 01:23:23 2024...
