Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul 17 15:30:06 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OrologioOnBoard_timing_summary_routed.rpt -pb OrologioOnBoard_timing_summary_routed.pb -rpx OrologioOnBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : OrologioOnBoard
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.090        0.000                      0                  151        0.174        0.000                      0                  151        9.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.090        0.000                      0                  151        0.174        0.000                      0                  151        9.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.952ns (21.535%)  route 3.469ns (78.465%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.748    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[29]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.952ns (21.535%)  route 3.469ns (78.465%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.748    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[30]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.090ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.952ns (21.535%)  route 3.469ns (78.465%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.946     9.748    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  en_debouncer/deb.count_reg[31]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y96          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 15.090    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.952ns (22.231%)  route 3.330ns (77.769%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.808     9.610    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[25]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.952ns (22.231%)  route 3.330ns (77.769%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.808     9.610    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[26]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.952ns (22.231%)  route 3.330ns (77.769%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.808     9.610    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[27]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.228ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.952ns (22.231%)  route 3.330ns (77.769%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.808     9.610    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.605    25.028    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  en_debouncer/deb.count_reg[28]/C
                         clock pessimism              0.275    25.303    
                         clock uncertainty           -0.035    25.267    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.429    24.838    en_debouncer/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 15.228    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.494%)  route 3.280ns (77.506%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.758     9.560    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.603    25.026    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[5]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    en_debouncer/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.494%)  route 3.280ns (77.506%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.758     9.560    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.603    25.026    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[6]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    en_debouncer/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 15.276    

Slack (MET) :             15.276ns  (required time - arrival time)
  Source:                 en_debouncer/deb.count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.952ns (22.494%)  route 3.280ns (77.506%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.725     5.328    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  en_debouncer/deb.count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  en_debouncer/deb.count_reg[20]/Q
                         net (fo=2, routed)           0.833     6.617    en_debouncer/deb.count_reg_n_0_[20]
    SLICE_X2Y94          LUT4 (Prop_lut4_I1_O)        0.124     6.741 f  en_debouncer/deb.count[31]_i_12/O
                         net (fo=1, routed)           0.307     7.048    en_debouncer/deb.count[31]_i_12_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.172 f  en_debouncer/deb.count[31]_i_8/O
                         net (fo=1, routed)           0.798     7.970    en_debouncer/deb.count[31]_i_8_n_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I3_O)        0.124     8.094 f  en_debouncer/deb.count[31]_i_4/O
                         net (fo=3, routed)           0.584     8.678    en_debouncer/deb.count[31]_i_4_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     8.802 r  en_debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.758     9.560    en_debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.603    25.026    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  en_debouncer/deb.count_reg[7]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    en_debouncer/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                 15.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 orologio/min_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/min_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  orologio/min_cntr/cntr_reg[0]/Q
                         net (fo=7, routed)           0.121     1.782    orologio/min_cntr/Q[0]
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  orologio/min_cntr/cntr[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    orologio/min_cntr/cntr[2]_i_1__1_n_0
    SLICE_X2Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/min_cntr/CLK
    SLICE_X2Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[2]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    orologio/min_cntr/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 en_debouncer/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    en_debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  en_debouncer/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  en_debouncer/BTN_state_reg/Q
                         net (fo=5, routed)           0.119     1.782    en_debouncer/BTN_state_reg_n_0
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.048     1.830 r  en_debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    en_debouncer/deb.count[0]_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  en_debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    en_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  en_debouncer/deb.count_reg[0]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.107     1.642    en_debouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 en_debouncer/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    en_debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  en_debouncer/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  en_debouncer/BTN_state_reg/Q
                         net (fo=5, routed)           0.119     1.782    en_debouncer/BTN_state_reg_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I0_O)        0.045     1.827 r  en_debouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.827    en_debouncer/CLEARED_BTN_i_1_n_0
    SLICE_X1Y91          FDRE                                         r  en_debouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    en_debouncer/CLK_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  en_debouncer/CLEARED_BTN_reg/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.626    en_debouncer/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 orologio/h_cntr/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/h_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.925%)  route 0.153ns (45.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    orologio/h_cntr/CLK
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  orologio/h_cntr/cntr_reg[2]/Q
                         net (fo=8, routed)           0.153     1.815    orologio/h_cntr/cntr_reg_n_0_[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.860 r  orologio/h_cntr/cntr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.860    orologio/h_cntr/cntr[4]_i_2_n_0
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    orologio/h_cntr/CLK
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[4]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    orologio/h_cntr/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 orologio/h_cntr/cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/h_cntr/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.763%)  route 0.154ns (45.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    orologio/h_cntr/CLK
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  orologio/h_cntr/cntr_reg[2]/Q
                         net (fo=8, routed)           0.154     1.816    orologio/h_cntr/cntr_reg_n_0_[2]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  orologio/h_cntr/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    orologio/h_cntr/cntr[3]_i_1_n_0
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    orologio/h_cntr/CLK
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    orologio/h_cntr/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 orologio/h_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/h_cntr/cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    orologio/h_cntr/CLK
    SLICE_X3Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  orologio/h_cntr/cntr_reg[0]/Q
                         net (fo=6, routed)           0.168     1.830    orologio/h_cntr/Q[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I3_O)        0.042     1.872 r  orologio/h_cntr/cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    orologio/h_cntr/cntr[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    orologio/h_cntr/CLK
    SLICE_X3Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    orologio/h_cntr/cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 orologio/h_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/h_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.455%)  route 0.183ns (49.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    orologio/h_cntr/CLK
    SLICE_X1Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  orologio/h_cntr/cntr_reg[1]/Q
                         net (fo=8, routed)           0.183     1.844    orologio/h_cntr/cntr_reg_n_0_[1]
    SLICE_X1Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.889 r  orologio/h_cntr/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    orologio/h_cntr/cntr[2]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    orologio/h_cntr/CLK
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    orologio/h_cntr/cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 orologio/min_cntr/cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/min_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    orologio/min_cntr/CLK
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  orologio/min_cntr/cntr_reg[4]/Q
                         net (fo=9, routed)           0.168     1.829    orologio/min_cntr/cntr_reg_n_0_[4]
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.874 r  orologio/min_cntr/cntr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.874    orologio/min_cntr/cntr[4]_i_1__1_n_0
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/min_cntr/CLK
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.091     1.610    orologio/min_cntr/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 orologio/min_cntr/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            orologio/min_cntr/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.284%)  route 0.170ns (47.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  orologio/min_cntr/cntr_reg[0]/Q
                         net (fo=7, routed)           0.170     1.830    orologio/min_cntr/Q[0]
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  orologio/min_cntr/cntr[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.875    orologio/min_cntr/cntr[1]_i_1__1_n_0
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.092     1.611    orologio/min_cntr/cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 en_debouncer/deb.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            en_debouncer/deb.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.603     1.522    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  en_debouncer/deb.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  en_debouncer/deb.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    en_debouncer/deb.count_reg_n_0_[12]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  en_debouncer/deb.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    en_debouncer/deb.count_reg[12]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  en_debouncer/deb.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    en_debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  en_debouncer/deb.count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    en_debouncer/deb.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y87     display/clk_filter/clockfx_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y87     display/clk_filter/count_for_division.counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     display/clk_filter/count_for_division.counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     display/clk_filter/count_for_division.counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     display/clk_filter/count_for_division.counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     display/clk_filter/count_for_division.counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y87     display/clk_filter/clockfx_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y87     display/clk_filter/clockfx_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y87     display/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y87     display/clk_filter/count_for_division.counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y87     display/clk_filter/clockfx_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y87     display/clk_filter/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y87     display/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y87     display/clk_filter/count_for_division.counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y87     display/clk_filter/count_for_division.counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 4.759ns (42.513%)  route 6.435ns (57.487%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.871     9.876    orologio/min_cntr/sel0[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124    10.000 r  orologio/min_cntr/cathodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.940    12.940    cathodes_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.517 r  cathodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.517    cathodes_out[0]
    T10                                                               r  cathodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.995ns  (logic 4.737ns (43.087%)  route 6.258ns (56.913%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.863     9.868    orologio/min_cntr/sel0[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.992 r  orologio/min_cntr/cathodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.770    12.762    cathodes_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.318 r  cathodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.318    cathodes_out[1]
    R10                                                               r  cathodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.736ns  (logic 4.743ns (44.175%)  route 5.994ns (55.825%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.822     9.827    orologio/min_cntr/sel0[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.951 r  orologio/min_cntr/cathodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.547    12.498    cathodes_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.059 r  cathodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.059    cathodes_out[5]
    T11                                                               r  cathodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.309ns  (logic 4.732ns (45.903%)  route 5.577ns (54.097%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.444     9.449    orologio/min_cntr/sel0[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     9.573 r  orologio/min_cntr/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.509    12.082    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.632 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.632    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.784ns (46.756%)  route 5.447ns (53.244%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 f  display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.849     6.691    display/counter_instance/c_reg[0]_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.124     6.815 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_8/O
                         net (fo=2, routed)           0.844     7.659    orologio/h_cntr/cathodes_out_OBUF[6]_inst_i_5
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.153     7.812 r  orologio/h_cntr/cathodes_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.812     8.625    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_2
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.331     8.956 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835     9.791    orologio/min_cntr/sel0[2]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.915 r  orologio/min_cntr/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.106    12.021    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.555 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.555    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 4.719ns (47.711%)  route 5.172ns (52.289%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.834     9.839    orologio/min_cntr/sel0[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.963 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.714    11.677    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.214 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.214    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 4.675ns (47.697%)  route 5.127ns (52.303%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.720     5.323    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  orologio/sec_cntr/cntr_reg[5]/Q
                         net (fo=8, routed)           1.053     6.832    orologio/sec_cntr/cntr_reg_n_0_[5]
    SLICE_X3Y85          LUT4 (Prop_lut4_I0_O)        0.152     6.984 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.738     7.721    display/counter_instance/cathodes_out_OBUF[6]_inst_i_7
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.326     8.047 r  display/counter_instance/cathodes_out_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.834     8.881    orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1_5
    SLICE_X2Y86          LUT6 (Prop_lut6_I4_O)        0.124     9.005 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.440     9.445    orologio/min_cntr/sel0[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.124     9.569 r  orologio/min_cntr/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.062    11.631    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.124 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.124    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.576ns (56.409%)  route 3.536ns (43.591%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.770     6.572    display/counter_instance/c_reg[2]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.320     6.892 r  display/counter_instance/anodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.766     9.658    anodes_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    13.437 r  anodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.437    anodes_out[2]
    T9                                                                r  anodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.634ns  (logic 4.181ns (54.768%)  route 3.453ns (45.232%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  display/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          1.003     6.845    display/counter_instance/c_reg[1]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.124     6.969 r  display/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.450     9.419    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    12.957 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.957    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.614ns  (logic 4.430ns (58.176%)  route 3.185ns (41.824%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.721     5.324    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  display/counter_instance/c_reg[1]/Q
                         net (fo=18, routed)          0.929     6.770    display/counter_instance/c_reg[1]_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.152     6.922 r  display/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.256     9.178    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.760    12.938 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.938    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.460ns (70.098%)  route 0.623ns (29.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.275     1.960    display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     2.005 r  display/counter_instance/anodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.347     2.352    anodes_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.603 r  anodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.603    anodes_out[4]
    P14                                                               r  anodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/h_cntr/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.469ns (65.920%)  route 0.760ns (34.080%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    orologio/h_cntr/CLK
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  orologio/h_cntr/cntr_reg[3]/Q
                         net (fo=7, routed)           0.179     1.841    orologio/h_cntr/cntr_reg_n_0_[3]
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.886 r  orologio/h_cntr/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.223     2.109    orologio/min_cntr/cathodes_out[6]
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.045     2.154 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.512    cathodes_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.750 r  cathodes_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.750    cathodes_out[6]
    L18                                                               r  cathodes_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.498ns (65.364%)  route 0.794ns (34.636%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 f  display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.244     1.913    display/counter_instance/c_reg[2]_0
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.098     2.011 r  display/counter_instance/anodes_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.560    anodes_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.813 r  anodes_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.813    anodes_out[5]
    T14                                                               r  anodes_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/sec_cntr/cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.425ns (62.065%)  route 0.871ns (37.935%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  orologio/sec_cntr/cntr_reg[4]/Q
                         net (fo=9, routed)           0.099     1.760    orologio/sec_cntr/cntr_reg_n_0_[4]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  orologio/sec_cntr/cathodes_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.285     2.089    orologio/min_cntr/cathodes_out[6]_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     2.134 r  orologio/min_cntr/cathodes_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.621    cathodes_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.816 r  cathodes_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.816    cathodes_out[2]
    K16                                                               r  cathodes_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.558ns (67.271%)  route 0.758ns (32.729%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.182     1.851    display/counter_instance/c_reg[2]_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.101     1.952 r  display/counter_instance/anodes_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.576     2.527    anodes_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.837 r  anodes_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.837    anodes_out[0]
    J17                                                               r  anodes_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.551ns (66.585%)  route 0.779ns (33.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.242     1.911    display/counter_instance/c_reg[2]_0
    SLICE_X2Y88          LUT3 (Prop_lut3_I2_O)        0.101     2.012 r  display/counter_instance/anodes_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.548    anodes_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.302     3.850 r  anodes_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    anodes_out[1]
    J18                                                               r  anodes_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.499ns (64.139%)  route 0.838ns (35.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  display/counter_instance/c_reg[2]/Q
                         net (fo=17, routed)          0.178     1.847    display/counter_instance/c_reg[2]_0
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.098     1.945 r  display/counter_instance/anodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.660     2.604    anodes_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.857 r  anodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.857    anodes_out[3]
    J14                                                               r  anodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.449ns (60.901%)  route 0.930ns (39.099%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.601     1.520    display/counter_instance/CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  display/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  display/counter_instance/c_reg[0]/Q
                         net (fo=19, routed)          0.274     1.959    display/counter_instance/c_reg[0]_0
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.045     2.004 r  display/counter_instance/cathodes_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.656     2.659    cathodes_out_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.899 r  cathodes_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.899    cathodes_out[7]
    H15                                                               r  cathodes_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/h_cntr/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.465ns (60.689%)  route 0.949ns (39.311%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.602     1.521    orologio/h_cntr/CLK
    SLICE_X0Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  orologio/h_cntr/cntr_reg[3]/Q
                         net (fo=7, routed)           0.179     1.841    orologio/h_cntr/cntr_reg_n_0_[3]
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.045     1.886 f  orologio/h_cntr/cathodes_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.236     2.122    orologio/min_cntr/cathodes_out[6]
    SLICE_X0Y86          LUT6 (Prop_lut6_I0_O)        0.045     2.167 r  orologio/min_cntr/cathodes_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.702    cathodes_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.936 r  cathodes_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.936    cathodes_out[4]
    P15                                                               r  cathodes_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 orologio/min_cntr/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathodes_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.482ns (57.591%)  route 1.091ns (42.409%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.600     1.519    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  orologio/min_cntr/cntr_reg[1]/Q
                         net (fo=10, routed)          0.235     1.895    orologio/min_cntr/cntr_reg_n_0_[1]
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.940 r  orologio/min_cntr/cathodes_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.173     2.113    orologio/min_cntr/sel0[1]
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.045     2.158 r  orologio/min_cntr/cathodes_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.684     2.842    cathodes_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.093 r  cathodes_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.093    cathodes_out[3]
    K13                                                               r  cathodes_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.435ns  (logic 1.659ns (25.779%)  route 4.776ns (74.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.842     6.435    display/clk_filter/SR[0]
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            display/clk_filter/count_for_division.counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.297ns  (logic 1.659ns (26.346%)  route 4.638ns (73.654%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.704     6.297    display/clk_filter/SR[0]
    SLICE_X7Y85          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.598     5.021    display/clk_filter/CLK_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  display/clk_filter/count_for_division.counter_reg[1]/C

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            orologio/min_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.241ns  (logic 2.112ns (33.839%)  route 4.129ns (66.161%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  SEL_IBUF[1]_inst/O
                         net (fo=6, routed)           2.397     3.907    orologio/min_cntr/SEL_IBUF[0]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.152     4.059 f  orologio/min_cntr/cntr[5]_i_5__0/O
                         net (fo=3, routed)           0.673     4.731    orologio/min_cntr/SEL_clrd[1]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.326     5.057 r  orologio/min_cntr/cntr[5]_i_3__0/O
                         net (fo=6, routed)           1.060     6.117    orologio/min_cntr/cntr[5]_i_3__0_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I2_O)        0.124     6.241 r  orologio/min_cntr/cntr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.241    orologio/min_cntr/cntr[4]_i_1__1_n_0
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.599     5.022    orologio/min_cntr/CLK
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            orologio/min_cntr/cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.659ns (27.629%)  route 4.346ns (72.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.412     6.005    orologio/min_cntr/SR[0]
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.599     5.022    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            orologio/min_cntr/cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.659ns (27.629%)  route 4.346ns (72.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=5, routed)           2.934     4.441    display/clk_filter/RST_IBUF
    SLICE_X1Y91          LUT1 (Prop_lut1_I0_O)        0.152     4.593 r  display/clk_filter/BTN_state_i_1/O
                         net (fo=39, routed)          1.412     6.005    orologio/min_cntr/SR[0]
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.599     5.022    orologio/min_cntr/CLK
    SLICE_X3Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN
                            (input port)
  Destination:            en_debouncer/BTN_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.299ns (47.147%)  route 0.335ns (52.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  EN (IN)
                         net (fo=0)                   0.000     0.000    EN
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  EN_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.588    en_debouncer/EN_IBUF
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.045     0.633 r  en_debouncer/BTN_state_i_2/O
                         net (fo=1, routed)           0.000     0.633    en_debouncer/BTN_state_i_2_n_0
    SLICE_X0Y91          FDRE                                         r  en_debouncer/BTN_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.876     2.041    en_debouncer/CLK_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  en_debouncer/BTN_state_reg/C

Slack:                    inf
  Source:                 parallel_in[5]
                            (input port)
  Destination:            orologio/min_cntr/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.310ns (44.602%)  route 0.385ns (55.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  parallel_in[5] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  parallel_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.385     0.650    orologio/min_cntr/parallel_in_IBUF[5]
    SLICE_X2Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.695 r  orologio/min_cntr/cntr[5]_i_2__0/O
                         net (fo=1, routed)           0.000     0.695    orologio/min_cntr/cntr[5]_i_2__0_n_0
    SLICE_X2Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/min_cntr/CLK
    SLICE_X2Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[5]/C

Slack:                    inf
  Source:                 SET
                            (input port)
  Destination:            orologio/min_cntr/cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.289ns (40.855%)  route 0.419ns (59.145%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  SET (IN)
                         net (fo=0)                   0.000     0.000    SET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SET_IBUF_inst/O
                         net (fo=16, routed)          0.419     0.664    orologio/min_cntr/SET_IBUF
    SLICE_X1Y84          LUT6 (Prop_lut6_I4_O)        0.045     0.709 r  orologio/min_cntr/cntr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.709    orologio/min_cntr/cntr[4]_i_1__1_n_0
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/min_cntr/CLK
    SLICE_X1Y84          FDRE                                         r  orologio/min_cntr/cntr_reg[4]/C

Slack:                    inf
  Source:                 parallel_in[1]
                            (input port)
  Destination:            orologio/h_cntr/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.292ns (38.082%)  route 0.475ns (61.918%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  parallel_in[1] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  parallel_in_IBUF[1]_inst/O
                         net (fo=3, routed)           0.475     0.723    orologio/h_cntr/parallel_in_IBUF[1]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.045     0.768 r  orologio/h_cntr/cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.768    orologio/h_cntr/cntr[1]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.873     2.038    orologio/h_cntr/CLK
    SLICE_X1Y87          FDRE                                         r  orologio/h_cntr/cntr_reg[1]/C

Slack:                    inf
  Source:                 parallel_in[5]
                            (input port)
  Destination:            orologio/sec_cntr/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.310ns (39.500%)  route 0.475ns (60.500%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  parallel_in[5] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  parallel_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.475     0.740    orologio/sec_cntr/parallel_in_IBUF[5]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  orologio/sec_cntr/cntr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.785    orologio/sec_cntr/p_1_in[5]
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[5]/C

Slack:                    inf
  Source:                 parallel_in[2]
                            (input port)
  Destination:            orologio/sec_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.298ns (37.642%)  route 0.494ns (62.358%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  parallel_in[2] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  parallel_in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.494     0.746    orologio/sec_cntr/parallel_in_IBUF[2]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.045     0.791 r  orologio/sec_cntr/cntr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.791    orologio/sec_cntr/p_1_in[2]
    SLICE_X0Y84          FDRE                                         r  orologio/sec_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/sec_cntr/CLK
    SLICE_X0Y84          FDRE                                         r  orologio/sec_cntr/cntr_reg[2]/C

Slack:                    inf
  Source:                 SET
                            (input port)
  Destination:            orologio/sec_cntr/cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.289ns (36.571%)  route 0.502ns (63.429%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  SET (IN)
                         net (fo=0)                   0.000     0.000    SET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SET_IBUF_inst/O
                         net (fo=16, routed)          0.502     0.746    orologio/sec_cntr/SET_IBUF
    SLICE_X1Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.791 r  orologio/sec_cntr/cntr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.791    orologio/sec_cntr/p_1_in[1]
    SLICE_X1Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    orologio/sec_cntr/CLK
    SLICE_X1Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[1]/C

Slack:                    inf
  Source:                 SET
                            (input port)
  Destination:            orologio/sec_cntr/cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.289ns (36.390%)  route 0.506ns (63.610%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  SET (IN)
                         net (fo=0)                   0.000     0.000    SET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SET_IBUF_inst/O
                         net (fo=16, routed)          0.506     0.750    orologio/sec_cntr/SET_IBUF
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045     0.795 r  orologio/sec_cntr/cntr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.795    orologio/sec_cntr/p_1_in[0]
    SLICE_X0Y84          FDRE                                         r  orologio/sec_cntr/cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.871     2.036    orologio/sec_cntr/CLK
    SLICE_X0Y84          FDRE                                         r  orologio/sec_cntr/cntr_reg[0]/C

Slack:                    inf
  Source:                 parallel_in[2]
                            (input port)
  Destination:            orologio/h_cntr/cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.298ns (37.066%)  route 0.506ns (62.934%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  parallel_in[2] (IN)
                         net (fo=0)                   0.000     0.000    parallel_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  parallel_in_IBUF[2]_inst/O
                         net (fo=3, routed)           0.506     0.759    orologio/h_cntr/parallel_in_IBUF[2]
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.804 r  orologio/h_cntr/cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.804    orologio/h_cntr/cntr[2]_i_1_n_0
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.875     2.040    orologio/h_cntr/CLK
    SLICE_X1Y88          FDRE                                         r  orologio/h_cntr/cntr_reg[2]/C

Slack:                    inf
  Source:                 SET
                            (input port)
  Destination:            orologio/sec_cntr/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.289ns (35.901%)  route 0.517ns (64.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  SET (IN)
                         net (fo=0)                   0.000     0.000    SET
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  SET_IBUF_inst/O
                         net (fo=16, routed)          0.517     0.761    orologio/sec_cntr/SET_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I4_O)        0.045     0.806 r  orologio/sec_cntr/cntr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.806    orologio/sec_cntr/p_1_in[3]
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.872     2.037    orologio/sec_cntr/CLK
    SLICE_X0Y85          FDRE                                         r  orologio/sec_cntr/cntr_reg[3]/C





