# (OPEN DESIGN)

open_design "C:/Users/rozen/Dropbox/EE_BSC_2017/G8/vhdl/CU_Droptest/designer/impl1/CU_TOP.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/Users/rozen/Dropbox/EE_BSC_2017/G8/vhdl/CU_Droptest/designer/impl1/CU_TOP.pdb}
save_design "C:/Users/rozen/Dropbox/EE_BSC_2017/G8/vhdl/CU_Droptest/designer/impl1/CU_TOP.adb"

