INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass4_2/ass4_2.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
WARNING: [VRFC 10-1315] redeclaration of ansi port y_out is not allowed [C:/Users/10341/ass4_2/ass4_2.srcs/sources_1/new/fsm.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/10341/ass4_2/ass4_2.srcs/sim_1/new/fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_sim
