regslice_core
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layerbkb
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpinhbi
myproject_mul_mul_16s_6s_21_1_0
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layerlbW
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpinbnm
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_layerbrm
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr
pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8bYs
pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layerb1s
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layec7D
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_tmpifbY
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_layeffY
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_tmpigh9
pooling2d_large_cl_nopad_pad_me_layer_in_V_6
dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s_w17_V
sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s_sigmoid_tgi9
regslice_core
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
fifo_w16_d1_A
start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgj9
start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configk9
start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgl9
start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configm9
start_for_pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixgnb
start_for_zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0
start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgob
start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configpb
start_for_conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_confgqb
start_for_relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_configrb
start_for_pooling2d_large_cl_nopad_pad_me_U0
start_for_dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0
start_for_sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0
regslice_core
Block_proc
zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s
product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s
relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s
pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s
zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s
relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s
cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s
pooling2d_large_cl_nopad_pad_me
dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s
sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s
myproject
