<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5416_xmit.c source code [netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416_xmit.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416_xmit.c'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5416</a>/<a href='ar5416_xmit.c.html'>ar5416_xmit.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5416_xmit.c,v 1.1.1.1 2008/12/11 04:46:50 alc Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../ic/opt_ah.h.html">"opt_ah.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ah.h.html">"ah.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ah_desc.h.html">"ah_desc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../ah_internal.h.html">"ah_internal.h"</a></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="ar5416.h.html">"ar5416/ar5416.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="ar5416reg.h.html">"ar5416/ar5416reg.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="ar5416phy.h.html">"ar5416/ar5416phy.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="ar5416desc.h.html">"ar5416/ar5416desc.h"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/*</i></td></tr>
<tr><th id="31">31</th><td><i> * Stop transmit on the specified queue</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a></td></tr>
<tr><th id="34">34</th><td><dfn class="decl def fn" id="ar5416StopTxDma" title='ar5416StopTxDma' data-ref="ar5416StopTxDma" data-ref-filename="ar5416StopTxDma">ar5416StopTxDma</dfn>(<b>struct</b> <a class="type" href="../ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *<dfn class="local col1 decl" id="1ah" title='ah' data-type='struct ath_hal *' data-ref="1ah" data-ref-filename="1ah">ah</dfn>, <a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col2 decl" id="2q" title='q' data-type='u_int' data-ref="2q" data-ref-filename="2q">q</dfn>)</td></tr>
<tr><th id="35">35</th><td>{</td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/STOP_DMA_TIMEOUT" data-ref="_M/STOP_DMA_TIMEOUT">STOP_DMA_TIMEOUT</dfn>	4000	/* us */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/STOP_DMA_ITER" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</dfn>		100	/* us */</u></td></tr>
<tr><th id="38">38</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col3 decl" id="3i" title='i' data-type='u_int' data-ref="3i" data-ref-filename="3i">i</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(q &lt; AH_PRIVATE(ah)-&gt;ah_caps.halTotalQueues);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(AH5212(ah)-&gt;ah_txq[q].tqi_type != HAL_TX_QUEUE_INACTIVE);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>	<a class="macro" href="../../ic/ah_osdep.h.html#125" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x0880), (1 &lt;&lt; q))" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#97" title="0x0880" data-ref="_M/AR_Q_TXD">AR_Q_TXD</a>, <var>1</var> &lt;&lt; <a class="local col2 ref" href="#2q" title='q' data-ref="2q" data-ref-filename="2q">q</a>);</td></tr>
<tr><th id="45">45</th><td>	<b>for</b> (<a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> = <a class="macro" href="#36" title="4000" data-ref="_M/STOP_DMA_TIMEOUT">STOP_DMA_TIMEOUT</a>/<a class="macro" href="#37" title="100" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</a>; <a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> != <var>0</var>; <a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a>--) {</td></tr>
<tr><th id="46">46</th><td>		<b>if</b> (<a class="ref fn" href="../ar5212/ar5212.h.html#ar5212NumTxPending" title='ar5212NumTxPending' data-ref="ar5212NumTxPending" data-ref-filename="ar5212NumTxPending">ar5212NumTxPending</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="local col2 ref" href="#2q" title='q' data-ref="2q" data-ref-filename="2q">q</a>) == <var>0</var>)</td></tr>
<tr><th id="47">47</th><td>			<b>break</b>;</td></tr>
<tr><th id="48">48</th><td>		<a class="macro" href="../../ic/ah_osdep.h.html#46" title="ath_hal_delay(100)" data-ref="_M/OS_DELAY">OS_DELAY</a>(<a class="macro" href="#37" title="100" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</a>);</td></tr>
<tr><th id="49">49</th><td>	}</td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">ifdef</span> <span class="macro" data-ref="_M/AH_DEBUG">AH_DEBUG</span></u></td></tr>
<tr><th id="51">51</th><td>	<b>if</b> (i == <var>0</var>) {</td></tr>
<tr><th id="52">52</th><td>		HALDEBUG(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="53">53</th><td>		    <q>"%s: queue %u DMA did not stop in 400 msec\n"</q>, <b>__func__</b>, q);</td></tr>
<tr><th id="54">54</th><td>		HALDEBUG(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="55">55</th><td>		    <q>"%s: QSTS 0x%x Q_TXE 0x%x Q_TXD 0x%x Q_CBR 0x%x\n"</q>, <b>__func__</b>,</td></tr>
<tr><th id="56">56</th><td>		    OS_REG_READ(ah, AR_QSTS(q)), OS_REG_READ(ah, AR_Q_TXE),</td></tr>
<tr><th id="57">57</th><td>		    OS_REG_READ(ah, AR_Q_TXD), OS_REG_READ(ah, AR_QCBRCFG(q)));</td></tr>
<tr><th id="58">58</th><td>		HALDEBUG(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="59">59</th><td>		    <q>"%s: Q_MISC 0x%x Q_RDYTIMECFG 0x%x Q_RDYTIMESHDN 0x%x\n"</q>,</td></tr>
<tr><th id="60">60</th><td>		    <b>__func__</b>, OS_REG_READ(ah, AR_QMISC(q)),</td></tr>
<tr><th id="61">61</th><td>		    OS_REG_READ(ah, AR_QRDYTIMECFG(q)),</td></tr>
<tr><th id="62">62</th><td>		    OS_REG_READ(ah, AR_Q_RDYTIMESHDN));</td></tr>
<tr><th id="63">63</th><td>	}</td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="50">endif</span> /* AH_DEBUG */</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>	<i>/* ar5416 and up can kill packets at the PCU level */</i></td></tr>
<tr><th id="67">67</th><td>	<b>if</b> (<a class="ref fn" href="../ar5212/ar5212.h.html#ar5212NumTxPending" title='ar5212NumTxPending' data-ref="ar5212NumTxPending" data-ref-filename="ar5212NumTxPending">ar5212NumTxPending</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="local col2 ref" href="#2q" title='q' data-ref="2q" data-ref-filename="2q">q</a>)) {</td></tr>
<tr><th id="68">68</th><td>		<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="4j" title='j' data-type='uint32_t' data-ref="4j" data-ref-filename="4j">j</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>		<a class="macro" href="../ah_internal.h.html#578" title="" data-ref="_M/HALDEBUG">HALDEBUG</a>(ah, HAL_DEBUG_TXQUEUE,</td></tr>
<tr><th id="71">71</th><td>		    <q>"%s: Num of pending TX Frames %d on Q %d\n"</q>,</td></tr>
<tr><th id="72">72</th><td>		    <b>__func__</b>, ar5212NumTxPending(ah, q), q);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>		<i>/* Kill last PCU Tx Frame */</i></td></tr>
<tr><th id="75">75</th><td>		<i>/* TODO - save off and restore current values of Q1/Q2? */</i></td></tr>
<tr><th id="76">76</th><td>		<b>for</b> (<a class="local col4 ref" href="#4j" title='j' data-ref="4j" data-ref-filename="4j">j</a> = <var>0</var>; <a class="local col4 ref" href="#4j" title='j' data-ref="4j" data-ref-filename="4j">j</a> &lt; <var>2</var>; <a class="local col4 ref" href="#4j" title='j' data-ref="4j" data-ref-filename="4j">j</a>++) {</td></tr>
<tr><th id="77">77</th><td>			<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="5tsfLow" title='tsfLow' data-type='uint32_t' data-ref="5tsfLow" data-ref-filename="5tsfLow">tsfLow</dfn> = <a class="macro" href="../../ic/ah_osdep.h.html#127" title="((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x804c)))" data-ref="_M/OS_REG_READ">OS_REG_READ</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#270" title="0x804c" data-ref="_M/AR_TSF_L32">AR_TSF_L32</a>);</td></tr>
<tr><th id="78">78</th><td>			<a class="macro" href="../../ic/ah_osdep.h.html#125" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8100), ((((10) &lt;&lt; 16) &amp; (0xffff0000))))" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#304" title="0x8100" data-ref="_M/AR_QUIET2">AR_QUIET2</a>,</td></tr>
<tr><th id="79">79</th><td>			    <a class="macro" href="../ah_internal.h.html#507" title="(((10) &lt;&lt; 16) &amp; (0xffff0000))" data-ref="_M/SM">SM</a>(<var>10</var>, <a class="macro" href="../ar5212/ar5212reg.h.html#308" title="0xffff0000" data-ref="_M/AR_QUIET2_QUIET_DUR">AR_QUIET2_QUIET_DUR</a>));</td></tr>
<tr><th id="80">80</th><td>			<a class="macro" href="../../ic/ah_osdep.h.html#125" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8238), (100))" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="ar5416reg.h.html#117" title="0x8238" data-ref="_M/AR_QUIET_PERIOD">AR_QUIET_PERIOD</a>, <var>100</var>);</td></tr>
<tr><th id="81">81</th><td>			<a class="macro" href="../../ic/ah_osdep.h.html#125" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8218), (tsfLow &gt;&gt; 10))" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="ar5416reg.h.html#109" title="0x8218" data-ref="_M/AR_NEXT_QUIET">AR_NEXT_QUIET</a>, <a class="local col5 ref" href="#5tsfLow" title='tsfLow' data-ref="5tsfLow" data-ref-filename="5tsfLow">tsfLow</a> &gt;&gt; <var>10</var>);</td></tr>
<tr><th id="82">82</th><td>			<a class="macro" href="../ah_internal.h.html#512" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8240), (((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8240))) | (0x00000040)))" data-ref="_M/OS_REG_SET_BIT">OS_REG_SET_BIT</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="ar5416reg.h.html#119" title="0x8240" data-ref="_M/AR_TIMER_MODE">AR_TIMER_MODE</a>, <a class="macro" href="ar5416reg.h.html#482" title="0x00000040" data-ref="_M/AR_TIMER_MODE_QUIET">AR_TIMER_MODE_QUIET</a>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>			<b>if</b> ((<a class="macro" href="../../ic/ah_osdep.h.html#127" title="((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x804c)))" data-ref="_M/OS_REG_READ">OS_REG_READ</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#270" title="0x804c" data-ref="_M/AR_TSF_L32">AR_TSF_L32</a>)&gt;&gt;<var>10</var>) == (<a class="local col5 ref" href="#5tsfLow" title='tsfLow' data-ref="5tsfLow" data-ref-filename="5tsfLow">tsfLow</a>&gt;&gt;<var>10</var>))</td></tr>
<tr><th id="85">85</th><td>				<b>break</b>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>			<a class="macro" href="../ah_internal.h.html#578" title="" data-ref="_M/HALDEBUG">HALDEBUG</a>(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="88">88</th><td>			    <q>"%s: TSF moved while trying to set quiet time "</q></td></tr>
<tr><th id="89">89</th><td>			    <q>"TSF: 0x%08x\n"</q>, <b>__func__</b>, tsfLow);</td></tr>
<tr><th id="90">90</th><td>			<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(j &lt; <var>1</var>); <i>/* TSF shouldn't count twice or reg access is taking forever */</i></td></tr>
<tr><th id="91">91</th><td>		}</td></tr>
<tr><th id="92">92</th><td>		</td></tr>
<tr><th id="93">93</th><td>		<a class="macro" href="../ah_internal.h.html#512" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8048), (((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8048))) | (0x00400000)))" data-ref="_M/OS_REG_SET_BIT">OS_REG_SET_BIT</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#269" title="0x8048" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#929" title="0x00400000" data-ref="_M/AR_DIAG_CHAN_IDLE">AR_DIAG_CHAN_IDLE</a>);</td></tr>
<tr><th id="94">94</th><td>		</td></tr>
<tr><th id="95">95</th><td>		<i>/* Allow the quiet mechanism to do its work */</i></td></tr>
<tr><th id="96">96</th><td>		<a class="macro" href="../../ic/ah_osdep.h.html#46" title="ath_hal_delay(200)" data-ref="_M/OS_DELAY">OS_DELAY</a>(<var>200</var>);</td></tr>
<tr><th id="97">97</th><td>		<a class="macro" href="../ah_internal.h.html#514" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8240), (((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8240))) &amp;~ (0x00000040)))" data-ref="_M/OS_REG_CLR_BIT">OS_REG_CLR_BIT</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="ar5416reg.h.html#119" title="0x8240" data-ref="_M/AR_TIMER_MODE">AR_TIMER_MODE</a>, <a class="macro" href="ar5416reg.h.html#482" title="0x00000040" data-ref="_M/AR_TIMER_MODE_QUIET">AR_TIMER_MODE_QUIET</a>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>		<i>/* Verify the transmit q is empty */</i></td></tr>
<tr><th id="100">100</th><td>		<b>for</b> (<a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> = <a class="macro" href="#36" title="4000" data-ref="_M/STOP_DMA_TIMEOUT">STOP_DMA_TIMEOUT</a>/<a class="macro" href="#37" title="100" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</a>; <a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> != <var>0</var>; <a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a>--) {</td></tr>
<tr><th id="101">101</th><td>			<b>if</b> (<a class="ref fn" href="../ar5212/ar5212.h.html#ar5212NumTxPending" title='ar5212NumTxPending' data-ref="ar5212NumTxPending" data-ref-filename="ar5212NumTxPending">ar5212NumTxPending</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="local col2 ref" href="#2q" title='q' data-ref="2q" data-ref-filename="2q">q</a>) == <var>0</var>)</td></tr>
<tr><th id="102">102</th><td>				<b>break</b>;</td></tr>
<tr><th id="103">103</th><td>			<a class="macro" href="../../ic/ah_osdep.h.html#46" title="ath_hal_delay(100)" data-ref="_M/OS_DELAY">OS_DELAY</a>(<a class="macro" href="#37" title="100" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</a>);</td></tr>
<tr><th id="104">104</th><td>		}</td></tr>
<tr><th id="105">105</th><td>		<b>if</b> (<a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> == <var>0</var>) {</td></tr>
<tr><th id="106">106</th><td>			<a class="macro" href="../ah_internal.h.html#578" title="" data-ref="_M/HALDEBUG">HALDEBUG</a>(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="107">107</th><td>			    <q>"%s: Failed to stop Tx DMA in %d msec after killing"</q></td></tr>
<tr><th id="108">108</th><td>			    <q>" last frame\n"</q>, <b>__func__</b>, STOP_DMA_TIMEOUT / <var>1000</var>);</td></tr>
<tr><th id="109">109</th><td>		}</td></tr>
<tr><th id="110">110</th><td>		<a class="macro" href="../ah_internal.h.html#514" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8048), (((u_int32_t) bus_space_read_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x8048))) &amp;~ (0x00400000)))" data-ref="_M/OS_REG_CLR_BIT">OS_REG_CLR_BIT</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#269" title="0x8048" data-ref="_M/AR_DIAG_SW">AR_DIAG_SW</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#929" title="0x00400000" data-ref="_M/AR_DIAG_CHAN_IDLE">AR_DIAG_CHAN_IDLE</a>);</td></tr>
<tr><th id="111">111</th><td>	}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>	<a class="macro" href="../../ic/ah_osdep.h.html#125" title="bus_space_write_4((ah)-&gt;ah_st, (ah)-&gt;ah_sh, (0x0880), (0))" data-ref="_M/OS_REG_WRITE">OS_REG_WRITE</a>(<a class="local col1 ref" href="#1ah" title='ah' data-ref="1ah" data-ref-filename="1ah">ah</a>, <a class="macro" href="../ar5212/ar5212reg.h.html#97" title="0x0880" data-ref="_M/AR_Q_TXD">AR_Q_TXD</a>, <var>0</var>);</td></tr>
<tr><th id="114">114</th><td>	<b>return</b> (<a class="local col3 ref" href="#3i" title='i' data-ref="3i" data-ref-filename="3i">i</a> != <var>0</var>);</td></tr>
<tr><th id="115">115</th><td><u>#undef <a class="macro" href="#37" data-ref="_M/STOP_DMA_ITER">STOP_DMA_ITER</a></u></td></tr>
<tr><th id="116">116</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/STOP_DMA_TIMEOUT">STOP_DMA_TIMEOUT</a></u></td></tr>
<tr><th id="117">117</th><td>}</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/VALID_KEY_TYPES" data-ref="_M/VALID_KEY_TYPES">VALID_KEY_TYPES</dfn> \</u></td></tr>
<tr><th id="120">120</th><td><u>        ((1 &lt;&lt; HAL_KEY_TYPE_CLEAR) | (1 &lt;&lt; HAL_KEY_TYPE_WEP)|\</u></td></tr>
<tr><th id="121">121</th><td><u>         (1 &lt;&lt; HAL_KEY_TYPE_AES)   | (1 &lt;&lt; HAL_KEY_TYPE_TKIP))</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/isValidKeyType" data-ref="_M/isValidKeyType">isValidKeyType</dfn>(_t)      ((1 &lt;&lt; (_t)) &amp; VALID_KEY_TYPES)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/set11nTries" data-ref="_M/set11nTries">set11nTries</dfn>(_series, _index) \</u></td></tr>
<tr><th id="125">125</th><td><u>        (SM((_series)[_index].Tries, AR_XmitDataTries##_index))</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/set11nRate" data-ref="_M/set11nRate">set11nRate</dfn>(_series, _index) \</u></td></tr>
<tr><th id="128">128</th><td><u>        (SM((_series)[_index].Rate, AR_XmitRate##_index))</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/set11nPktDurRTSCTS" data-ref="_M/set11nPktDurRTSCTS">set11nPktDurRTSCTS</dfn>(_series, _index) \</u></td></tr>
<tr><th id="131">131</th><td><u>        (SM((_series)[_index].PktDuration, AR_PacketDur##_index) |\</u></td></tr>
<tr><th id="132">132</th><td><u>         ((_series)[_index].RateFlags &amp; HAL_RATESERIES_RTS_CTS   ?\</u></td></tr>
<tr><th id="133">133</th><td><u>         AR_RTSCTSQual##_index : 0))</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/set11nRateFlags" data-ref="_M/set11nRateFlags">set11nRateFlags</dfn>(_series, _index) \</u></td></tr>
<tr><th id="136">136</th><td><u>        ((_series)[_index].RateFlags &amp; HAL_RATESERIES_2040 ? AR_2040_##_index : 0) \</u></td></tr>
<tr><th id="137">137</th><td><u>        |((_series)[_index].RateFlags &amp; HAL_RATESERIES_HALFGI ? AR_GI##_index : 0) \</u></td></tr>
<tr><th id="138">138</th><td><u>        |SM((_series)[_index].ChSel, AR_ChainSel##_index)</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/*</i></td></tr>
<tr><th id="141">141</th><td><i> * Descriptor Access Functions</i></td></tr>
<tr><th id="142">142</th><td><i> */</i></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/VALID_PKT_TYPES" data-ref="_M/VALID_PKT_TYPES">VALID_PKT_TYPES</dfn> \</u></td></tr>
<tr><th id="145">145</th><td><u>        ((1&lt;&lt;HAL_PKT_TYPE_NORMAL)|(1&lt;&lt;HAL_PKT_TYPE_ATIM)|\</u></td></tr>
<tr><th id="146">146</th><td><u>         (1&lt;&lt;HAL_PKT_TYPE_PSPOLL)|(1&lt;&lt;HAL_PKT_TYPE_PROBE_RESP)|\</u></td></tr>
<tr><th id="147">147</th><td><u>         (1&lt;&lt;HAL_PKT_TYPE_BEACON)|(1&lt;&lt;HAL_PKT_TYPE_AMPDU))</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/isValidPktType" data-ref="_M/isValidPktType">isValidPktType</dfn>(_t)      ((1&lt;&lt;(_t)) &amp; VALID_PKT_TYPES)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/VALID_TX_RATES" data-ref="_M/VALID_TX_RATES">VALID_TX_RATES</dfn> \</u></td></tr>
<tr><th id="150">150</th><td><u>        ((1&lt;&lt;0x0b)|(1&lt;&lt;0x0f)|(1&lt;&lt;0x0a)|(1&lt;&lt;0x0e)|(1&lt;&lt;0x09)|(1&lt;&lt;0x0d)|\</u></td></tr>
<tr><th id="151">151</th><td><u>         (1&lt;&lt;0x08)|(1&lt;&lt;0x0c)|(1&lt;&lt;0x1b)|(1&lt;&lt;0x1a)|(1&lt;&lt;0x1e)|(1&lt;&lt;0x19)|\</u></td></tr>
<tr><th id="152">152</th><td><u>         (1&lt;&lt;0x1d)|(1&lt;&lt;0x18)|(1&lt;&lt;0x1c))</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/isValidTxRate" data-ref="_M/isValidTxRate">isValidTxRate</dfn>(_r)       ((1&lt;&lt;(_r)) &amp; VALID_TX_RATES)</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a></td></tr>
<tr><th id="156">156</th><td><dfn class="decl def fn" id="ar5416SetupTxDesc" title='ar5416SetupTxDesc' data-ref="ar5416SetupTxDesc" data-ref-filename="ar5416SetupTxDesc">ar5416SetupTxDesc</dfn>(<b>struct</b> <a class="type" href="../ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *<dfn class="local col6 decl" id="6ah" title='ah' data-type='struct ath_hal *' data-ref="6ah" data-ref-filename="6ah">ah</dfn>, <b>struct</b> <a class="type" href="../ah_desc.h.html#ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</a> *<dfn class="local col7 decl" id="7ds" title='ds' data-type='struct ath_desc *' data-ref="7ds" data-ref-filename="7ds">ds</dfn>,</td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col8 decl" id="8pktLen" title='pktLen' data-type='u_int' data-ref="8pktLen" data-ref-filename="8pktLen">pktLen</dfn>,</td></tr>
<tr><th id="158">158</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col9 decl" id="9hdrLen" title='hdrLen' data-type='u_int' data-ref="9hdrLen" data-ref-filename="9hdrLen">hdrLen</dfn>,</td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../ah.h.html#HAL_PKT_TYPE" title='HAL_PKT_TYPE' data-type='enum HAL_PKT_TYPE' data-ref="HAL_PKT_TYPE" data-ref-filename="HAL_PKT_TYPE">HAL_PKT_TYPE</a> <dfn class="local col0 decl" id="10type" title='type' data-type='HAL_PKT_TYPE' data-ref="10type" data-ref-filename="10type">type</dfn>,</td></tr>
<tr><th id="160">160</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col1 decl" id="11txPower" title='txPower' data-type='u_int' data-ref="11txPower" data-ref-filename="11txPower">txPower</dfn>,</td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col2 decl" id="12txRate0" title='txRate0' data-type='u_int' data-ref="12txRate0" data-ref-filename="12txRate0">txRate0</dfn>, <a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col3 decl" id="13txTries0" title='txTries0' data-type='u_int' data-ref="13txTries0" data-ref-filename="13txTries0">txTries0</dfn>,</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col4 decl" id="14keyIx" title='keyIx' data-type='u_int' data-ref="14keyIx" data-ref-filename="14keyIx">keyIx</dfn>,</td></tr>
<tr><th id="163">163</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col5 decl" id="15antMode" title='antMode' data-type='u_int' data-ref="15antMode" data-ref-filename="15antMode">antMode</dfn>,</td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col6 decl" id="16flags" title='flags' data-type='u_int' data-ref="16flags" data-ref-filename="16flags">flags</dfn>,</td></tr>
<tr><th id="165">165</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col7 decl" id="17rtsctsRate" title='rtsctsRate' data-type='u_int' data-ref="17rtsctsRate" data-ref-filename="17rtsctsRate">rtsctsRate</dfn>,</td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col8 decl" id="18rtsctsDuration" title='rtsctsDuration' data-type='u_int' data-ref="18rtsctsDuration" data-ref-filename="18rtsctsDuration">rtsctsDuration</dfn>,</td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col9 decl" id="19compicvLen" title='compicvLen' data-type='u_int' data-ref="19compicvLen" data-ref-filename="19compicvLen">compicvLen</dfn>,</td></tr>
<tr><th id="168">168</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col0 decl" id="20compivLen" title='compivLen' data-type='u_int' data-ref="20compivLen" data-ref-filename="20compivLen">compivLen</dfn>,</td></tr>
<tr><th id="169">169</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col1 decl" id="21comp" title='comp' data-type='u_int' data-ref="21comp" data-ref-filename="21comp">comp</dfn>)</td></tr>
<tr><th id="170">170</th><td>{</td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/RTSCTS" data-ref="_M/RTSCTS">RTSCTS</dfn>	(HAL_TXDESC_RTSENA|HAL_TXDESC_CTSENA)</u></td></tr>
<tr><th id="172">172</th><td>	<b>struct</b> <a class="type" href="ar5416desc.h.html#ar5416_desc" title='ar5416_desc' data-ref="ar5416_desc" data-ref-filename="ar5416_desc">ar5416_desc</a> *<dfn class="local col2 decl" id="22ads" title='ads' data-type='struct ar5416_desc *' data-ref="22ads" data-ref-filename="22ads">ads</dfn> = <a class="macro" href="ar5416desc.h.html#77" title="((struct ar5416_desc *)(ds))" data-ref="_M/AR5416DESC">AR5416DESC</a>(<a class="local col7 ref" href="#7ds" title='ds' data-ref="7ds" data-ref-filename="7ds">ds</a>);</td></tr>
<tr><th id="173">173</th><td>	<b>struct</b> <a class="type" href="ar5416.h.html#ath_hal_5416" title='ath_hal_5416' data-ref="ath_hal_5416" data-ref-filename="ath_hal_5416">ath_hal_5416</a> *<dfn class="local col3 decl" id="23ahp" title='ahp' data-type='struct ath_hal_5416 *' data-ref="23ahp" data-ref-filename="23ahp">ahp</dfn> = <a class="macro" href="ar5416.h.html#86" title="((struct ath_hal_5416 *)(ah))" data-ref="_M/AH5416">AH5416</a>(<a class="local col6 ref" href="#6ah" title='ah' data-ref="6ah" data-ref-filename="6ah">ah</a>);</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>	(<em>void</em>) <a class="local col9 ref" href="#9hdrLen" title='hdrLen' data-ref="9hdrLen" data-ref-filename="9hdrLen">hdrLen</a>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(txTries0 != <var>0</var>);</td></tr>
<tr><th id="178">178</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(isValidPktType(type));</td></tr>
<tr><th id="179">179</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(isValidTxRate(txRate0));</td></tr>
<tr><th id="180">180</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>((flags &amp; RTSCTS) != RTSCTS);</td></tr>
<tr><th id="181">181</th><td>	<i>/* XXX validate antMode */</i></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>        <a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> = (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> + <a class="macro" href="../ar5212/ar5212.h.html#335" title="((struct ath_hal_5212 *)(ah))" data-ref="_M/AH5212">AH5212</a>(<a class="local col6 ref" href="#6ah" title='ah' data-ref="6ah" data-ref-filename="6ah">ah</a>)-&gt;<a class="ref field" href="../ar5212/ar5212.h.html#ath_hal_5212::ah_txPowerIndexOffset" title='ath_hal_5212::ah_txPowerIndexOffset' data-ref="ath_hal_5212::ah_txPowerIndexOffset" data-ref-filename="ath_hal_5212..ah_txPowerIndexOffset">ah_txPowerIndexOffset</a>);</td></tr>
<tr><th id="184">184</th><td>        <b>if</b> (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> &gt; <var>63</var>)</td></tr>
<tr><th id="185">185</th><td>		<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> = <var>63</var>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</a> = (<a class="local col8 ref" href="#8pktLen" title='pktLen' data-ref="8pktLen" data-ref-filename="8pktLen">pktLen</a> &amp; <a class="macro" href="ar5416desc.h.html#106" title="0x00000fff" data-ref="_M/AR_FrameLen">AR_FrameLen</a>)</td></tr>
<tr><th id="188">188</th><td>		     | (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#110" title="16" data-ref="_M/AR_XmitPower_S">AR_XmitPower_S</a>)</td></tr>
<tr><th id="189">189</th><td>		     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#208" title="0x0020" data-ref="_M/HAL_TXDESC_VEOL">HAL_TXDESC_VEOL</a> ? <a class="macro" href="ar5416desc.h.html#112" title="0x00800000" data-ref="_M/AR_VEOL">AR_VEOL</a> : <var>0</var>)</td></tr>
<tr><th id="190">190</th><td>		     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#203" title="0x0001" data-ref="_M/HAL_TXDESC_CLRDMASK">HAL_TXDESC_CLRDMASK</a> ? <a class="macro" href="ar5416desc.h.html#113" title="0x01000000" data-ref="_M/AR_ClrDestMask">AR_ClrDestMask</a> : <var>0</var>)</td></tr>
<tr><th id="191">191</th><td>		     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#207" title="0x0010" data-ref="_M/HAL_TXDESC_INTREQ">HAL_TXDESC_INTREQ</a> ? <a class="macro" href="ar5416desc.h.html#115" title="0x20000000" data-ref="_M/AR_TxIntrReq">AR_TxIntrReq</a> : <var>0</var>)</td></tr>
<tr><th id="192">192</th><td>		     ;</td></tr>
<tr><th id="193">193</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a> = (<a class="local col0 ref" href="#10type" title='type' data-ref="10type" data-ref-filename="10type">type</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#125" title="20" data-ref="_M/AR_FrameType_S">AR_FrameType_S</a>)</td></tr>
<tr><th id="194">194</th><td>		     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#204" title="0x0002" data-ref="_M/HAL_TXDESC_NOACK">HAL_TXDESC_NOACK</a> ? <a class="macro" href="ar5416desc.h.html#126" title="0x01000000" data-ref="_M/AR_NoAck">AR_NoAck</a> : <var>0</var>)</td></tr>
<tr><th id="195">195</th><td>                     ;</td></tr>
<tr><th id="196">196</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> = <a class="macro" href="../ah_internal.h.html#507" title="(((txTries0) &lt;&lt; 16) &amp; (0x000f0000))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#13txTries0" title='txTries0' data-ref="13txTries0" data-ref-filename="13txTries0">txTries0</a>, <a class="macro" href="ar5416desc.h.html#139" title="0x000f0000" data-ref="_M/AR_XmitDataTries0">AR_XmitDataTries0</a>)</td></tr>
<tr><th id="197">197</th><td>		     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#210" title="0x0040" data-ref="_M/HAL_TXDESC_DURENA">HAL_TXDESC_DURENA</a> ? <a class="macro" href="ar5416desc.h.html#138" title="0x00008000" data-ref="_M/AR_DurUpdateEn">AR_DurUpdateEn</a> : <var>0</var>)</td></tr>
<tr><th id="198">198</th><td>		     ;</td></tr>
<tr><th id="199">199</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> = (<a class="local col2 ref" href="#12txRate0" title='txRate0' data-ref="12txRate0" data-ref-filename="12txRate0">txRate0</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#150" title="0" data-ref="_M/AR_XmitRate0_S">AR_XmitRate0_S</a>)</td></tr>
<tr><th id="200">200</th><td>		     ;</td></tr>
<tr><th id="201">201</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#82" title="u.tx.ctl4" data-ref="_M/ds_ctl4">ds_ctl4</a> = <var>0</var>;</td></tr>
<tr><th id="202">202</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#83" title="u.tx.ctl5" data-ref="_M/ds_ctl5">ds_ctl5</a> = <var>0</var>;</td></tr>
<tr><th id="203">203</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#84" title="u.tx.ctl6" data-ref="_M/ds_ctl6">ds_ctl6</a> = <var>0</var>;</td></tr>
<tr><th id="204">204</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#85" title="u.tx.ctl7" data-ref="_M/ds_ctl7">ds_ctl7</a> = <a class="macro" href="../ah_internal.h.html#507" title="(((ahp-&gt;ah_tx_chainmask) &lt;&lt; 2) &amp; (0x0000001c))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#23ahp" title='ahp' data-ref="23ahp" data-ref-filename="23ahp">ahp</a>-&gt;<a class="ref field" href="ar5416.h.html#ath_hal_5416::ah_tx_chainmask" title='ath_hal_5416::ah_tx_chainmask' data-ref="ath_hal_5416::ah_tx_chainmask" data-ref-filename="ath_hal_5416..ah_tx_chainmask">ah_tx_chainmask</a>, <a class="macro" href="ar5416desc.h.html#187" title="0x0000001c" data-ref="_M/AR_ChainSel0">AR_ChainSel0</a>) </td></tr>
<tr><th id="205">205</th><td>		     | <a class="macro" href="../ah_internal.h.html#507" title="(((ahp-&gt;ah_tx_chainmask) &lt;&lt; 7) &amp; (0x00000380))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#23ahp" title='ahp' data-ref="23ahp" data-ref-filename="23ahp">ahp</a>-&gt;<a class="ref field" href="ar5416.h.html#ath_hal_5416::ah_tx_chainmask" title='ath_hal_5416::ah_tx_chainmask' data-ref="ath_hal_5416::ah_tx_chainmask" data-ref-filename="ath_hal_5416..ah_tx_chainmask">ah_tx_chainmask</a>, <a class="macro" href="ar5416desc.h.html#191" title="0x00000380" data-ref="_M/AR_ChainSel1">AR_ChainSel1</a>)</td></tr>
<tr><th id="206">206</th><td>		     | <a class="macro" href="../ah_internal.h.html#507" title="(((ahp-&gt;ah_tx_chainmask) &lt;&lt; 12) &amp; (0x00007000))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#23ahp" title='ahp' data-ref="23ahp" data-ref-filename="23ahp">ahp</a>-&gt;<a class="ref field" href="ar5416.h.html#ath_hal_5416::ah_tx_chainmask" title='ath_hal_5416::ah_tx_chainmask' data-ref="ath_hal_5416::ah_tx_chainmask" data-ref-filename="ath_hal_5416..ah_tx_chainmask">ah_tx_chainmask</a>, <a class="macro" href="ar5416desc.h.html#195" title="0x00007000" data-ref="_M/AR_ChainSel2">AR_ChainSel2</a>) </td></tr>
<tr><th id="207">207</th><td>		     | <a class="macro" href="../ah_internal.h.html#507" title="(((ahp-&gt;ah_tx_chainmask) &lt;&lt; 17) &amp; (0x000e0000))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#23ahp" title='ahp' data-ref="23ahp" data-ref-filename="23ahp">ahp</a>-&gt;<a class="ref field" href="ar5416.h.html#ath_hal_5416::ah_tx_chainmask" title='ath_hal_5416::ah_tx_chainmask' data-ref="ath_hal_5416::ah_tx_chainmask" data-ref-filename="ath_hal_5416..ah_tx_chainmask">ah_tx_chainmask</a>, <a class="macro" href="ar5416desc.h.html#199" title="0x000e0000" data-ref="_M/AR_ChainSel3">AR_ChainSel3</a>)</td></tr>
<tr><th id="208">208</th><td>		     ;</td></tr>
<tr><th id="209">209</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#86" title="u.tx.ctl8" data-ref="_M/ds_ctl8">ds_ctl8</a> = <var>0</var>;</td></tr>
<tr><th id="210">210</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#87" title="u.tx.ctl9" data-ref="_M/ds_ctl9">ds_ctl9</a> = (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> &lt;&lt; <var>24</var>);		<i>/* XXX? */</i></td></tr>
<tr><th id="211">211</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#88" title="u.tx.ctl10" data-ref="_M/ds_ctl10">ds_ctl10</a> = (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> &lt;&lt; <var>24</var>);	<i>/* XXX? */</i></td></tr>
<tr><th id="212">212</th><td>	<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#89" title="u.tx.ctl11" data-ref="_M/ds_ctl11">ds_ctl11</a> = (<a class="local col1 ref" href="#11txPower" title='txPower' data-ref="11txPower" data-ref-filename="11txPower">txPower</a> &lt;&lt; <var>24</var>);	<i>/* XXX? */</i></td></tr>
<tr><th id="213">213</th><td>	<b>if</b> (<a class="local col4 ref" href="#14keyIx" title='keyIx' data-ref="14keyIx" data-ref-filename="14keyIx">keyIx</a> != <a class="macro" href="../ah_desc.h.html#164" title="((u_int) -1)" data-ref="_M/HAL_TXKEYIX_INVALID">HAL_TXKEYIX_INVALID</a>) {</td></tr>
<tr><th id="214">214</th><td>		<i>/* XXX validate key index */</i></td></tr>
<tr><th id="215">215</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((keyIx) &lt;&lt; 13) &amp; (0x000fe000))" data-ref="_M/SM">SM</a>(<a class="local col4 ref" href="#14keyIx" title='keyIx' data-ref="14keyIx" data-ref-filename="14keyIx">keyIx</a>, <a class="macro" href="ar5416desc.h.html#122" title="0x000fe000" data-ref="_M/AR_DestIdx">AR_DestIdx</a>);</td></tr>
<tr><th id="216">216</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</a> |= <a class="macro" href="ar5416desc.h.html#116" title="0x40000000" data-ref="_M/AR_DestIdxValid">AR_DestIdxValid</a>;</td></tr>
<tr><th id="217">217</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#84" title="u.tx.ctl6" data-ref="_M/ds_ctl6">ds_ctl6</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((ahp-&gt;ah_keytype[keyIx]) &lt;&lt; 26) &amp; (0x0c000000))" data-ref="_M/SM">SM</a>(<a class="local col3 ref" href="#23ahp" title='ahp' data-ref="23ahp" data-ref-filename="23ahp">ahp</a>-&gt;<a class="ref field" href="ar5416.h.html#ath_hal_5416::ah_keytype" title='ath_hal_5416::ah_keytype' data-ref="ath_hal_5416::ah_keytype" data-ref-filename="ath_hal_5416..ah_keytype">ah_keytype</a>[<a class="local col4 ref" href="#14keyIx" title='keyIx' data-ref="14keyIx" data-ref-filename="14keyIx">keyIx</a>], <a class="macro" href="ar5416desc.h.html#180" title="0x0c000000" data-ref="_M/AR_EncrType">AR_EncrType</a>);</td></tr>
<tr><th id="218">218</th><td>	}</td></tr>
<tr><th id="219">219</th><td>	<b>if</b> (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="#171" title="(0x0004|0x0008)" data-ref="_M/RTSCTS">RTSCTS</a>) {</td></tr>
<tr><th id="220">220</th><td>		<b>if</b> (!<a class="macro" href="#153" title="((1&lt;&lt;(rtsctsRate)) &amp; ((1&lt;&lt;0x0b)|(1&lt;&lt;0x0f)|(1&lt;&lt;0x0a)|(1&lt;&lt;0x0e)|(1&lt;&lt;0x09)|(1&lt;&lt;0x0d)| (1&lt;&lt;0x08)|(1&lt;&lt;0x0c)|(1&lt;&lt;0x1b)|(1&lt;&lt;0x1a)|(1&lt;&lt;0x1e)|(1&lt;&lt;0x19)| (1&lt;&lt;0x1d)|(1&lt;&lt;0x18)|(1&lt;&lt;0x1c)))" data-ref="_M/isValidTxRate">isValidTxRate</a>(<a class="local col7 ref" href="#17rtsctsRate" title='rtsctsRate' data-ref="17rtsctsRate" data-ref-filename="17rtsctsRate">rtsctsRate</a>)) {</td></tr>
<tr><th id="221">221</th><td>			<a class="macro" href="../ah_internal.h.html#578" title="" data-ref="_M/HALDEBUG">HALDEBUG</a>(ah, HAL_DEBUG_ANY,</td></tr>
<tr><th id="222">222</th><td>			    <q>"%s: invalid rts/cts rate 0x%x\n"</q>,</td></tr>
<tr><th id="223">223</th><td>			    <b>__func__</b>, rtsctsRate);</td></tr>
<tr><th id="224">224</th><td>			<b>return</b> <a class="enum" href="../ah.h.html#AH_FALSE" title='AH_FALSE' data-ref="AH_FALSE" data-ref-filename="AH_FALSE">AH_FALSE</a>;</td></tr>
<tr><th id="225">225</th><td>		}</td></tr>
<tr><th id="226">226</th><td>		<i>/* XXX validate rtsctsDuration */</i></td></tr>
<tr><th id="227">227</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</a> |= (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#206" title="0x0008" data-ref="_M/HAL_TXDESC_CTSENA">HAL_TXDESC_CTSENA</a> ? <a class="macro" href="ar5416desc.h.html#117" title="0x80000000" data-ref="_M/AR_CTSEnable">AR_CTSEnable</a> : <var>0</var>)</td></tr>
<tr><th id="228">228</th><td>			     | (<a class="local col6 ref" href="#16flags" title='flags' data-ref="16flags" data-ref-filename="16flags">flags</a> &amp; <a class="macro" href="../ah_desc.h.html#205" title="0x0004" data-ref="_M/HAL_TXDESC_RTSENA">HAL_TXDESC_RTSENA</a> ? <a class="macro" href="ar5416desc.h.html#111" title="0x00400000" data-ref="_M/AR_RTSEnable">AR_RTSEnable</a> : <var>0</var>)</td></tr>
<tr><th id="229">229</th><td>			     ;</td></tr>
<tr><th id="230">230</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((rtsctsDuration) &lt;&lt; 0) &amp; (0x00007fff))" data-ref="_M/SM">SM</a>(<a class="local col8 ref" href="#18rtsctsDuration" title='rtsctsDuration' data-ref="18rtsctsDuration" data-ref-filename="18rtsctsDuration">rtsctsDuration</a>, <a class="macro" href="ar5416desc.h.html#136" title="0x00007fff" data-ref="_M/AR_BurstDur">AR_BurstDur</a>);</td></tr>
<tr><th id="231">231</th><td>		<a class="local col2 ref" href="#22ads" title='ads' data-ref="22ads" data-ref-filename="22ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#85" title="u.tx.ctl7" data-ref="_M/ds_ctl7">ds_ctl7</a> |= (<a class="local col7 ref" href="#17rtsctsRate" title='rtsctsRate' data-ref="17rtsctsRate" data-ref-filename="17rtsctsRate">rtsctsRate</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#202" title="20" data-ref="_M/AR_RTSCTSRate_S">AR_RTSCTSRate_S</a>);</td></tr>
<tr><th id="232">232</th><td>	}</td></tr>
<tr><th id="233">233</th><td>	<b>return</b> <a class="enum" href="../ah.h.html#AH_TRUE" title='AH_TRUE' data-ref="AH_TRUE" data-ref-filename="AH_TRUE">AH_TRUE</a>;</td></tr>
<tr><th id="234">234</th><td><u>#undef <a class="macro" href="#171" data-ref="_M/RTSCTS">RTSCTS</a></u></td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a></td></tr>
<tr><th id="238">238</th><td><dfn class="decl def fn" id="ar5416SetupXTxDesc" title='ar5416SetupXTxDesc' data-ref="ar5416SetupXTxDesc" data-ref-filename="ar5416SetupXTxDesc">ar5416SetupXTxDesc</dfn>(<b>struct</b> <a class="type" href="../ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *<dfn class="local col4 decl" id="24ah" title='ah' data-type='struct ath_hal *' data-ref="24ah" data-ref-filename="24ah">ah</dfn>, <b>struct</b> <a class="type" href="../ah_desc.h.html#ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</a> *<dfn class="local col5 decl" id="25ds" title='ds' data-type='struct ath_desc *' data-ref="25ds" data-ref-filename="25ds">ds</dfn>,</td></tr>
<tr><th id="239">239</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col6 decl" id="26txRate1" title='txRate1' data-type='u_int' data-ref="26txRate1" data-ref-filename="26txRate1">txRate1</dfn>, <a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col7 decl" id="27txTries1" title='txTries1' data-type='u_int' data-ref="27txTries1" data-ref-filename="27txTries1">txTries1</dfn>,</td></tr>
<tr><th id="240">240</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col8 decl" id="28txRate2" title='txRate2' data-type='u_int' data-ref="28txRate2" data-ref-filename="28txRate2">txRate2</dfn>, <a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col9 decl" id="29txTries2" title='txTries2' data-type='u_int' data-ref="29txTries2" data-ref-filename="29txTries2">txTries2</dfn>,</td></tr>
<tr><th id="241">241</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col0 decl" id="30txRate3" title='txRate3' data-type='u_int' data-ref="30txRate3" data-ref-filename="30txRate3">txRate3</dfn>, <a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col1 decl" id="31txTries3" title='txTries3' data-type='u_int' data-ref="31txTries3" data-ref-filename="31txTries3">txTries3</dfn>)</td></tr>
<tr><th id="242">242</th><td>{</td></tr>
<tr><th id="243">243</th><td>	<b>struct</b> <a class="type" href="ar5416desc.h.html#ar5416_desc" title='ar5416_desc' data-ref="ar5416_desc" data-ref-filename="ar5416_desc">ar5416_desc</a> *<dfn class="local col2 decl" id="32ads" title='ads' data-type='struct ar5416_desc *' data-ref="32ads" data-ref-filename="32ads">ads</dfn> = <a class="macro" href="ar5416desc.h.html#77" title="((struct ar5416_desc *)(ds))" data-ref="_M/AR5416DESC">AR5416DESC</a>(<a class="local col5 ref" href="#25ds" title='ds' data-ref="25ds" data-ref-filename="25ds">ds</a>);</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>	<b>if</b> (<a class="local col7 ref" href="#27txTries1" title='txTries1' data-ref="27txTries1" data-ref-filename="27txTries1">txTries1</a>) {</td></tr>
<tr><th id="246">246</th><td>		<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(isValidTxRate(txRate1));</td></tr>
<tr><th id="247">247</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((txTries1) &lt;&lt; 20) &amp; (0x00f00000))" data-ref="_M/SM">SM</a>(<a class="local col7 ref" href="#27txTries1" title='txTries1' data-ref="27txTries1" data-ref-filename="27txTries1">txTries1</a>, <a class="macro" href="ar5416desc.h.html#141" title="0x00f00000" data-ref="_M/AR_XmitDataTries1">AR_XmitDataTries1</a>);</td></tr>
<tr><th id="248">248</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> |= (<a class="local col6 ref" href="#26txRate1" title='txRate1' data-ref="26txRate1" data-ref-filename="26txRate1">txRate1</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#152" title="8" data-ref="_M/AR_XmitRate1_S">AR_XmitRate1_S</a>);</td></tr>
<tr><th id="249">249</th><td>	}</td></tr>
<tr><th id="250">250</th><td>	<b>if</b> (<a class="local col9 ref" href="#29txTries2" title='txTries2' data-ref="29txTries2" data-ref-filename="29txTries2">txTries2</a>) {</td></tr>
<tr><th id="251">251</th><td>		<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(isValidTxRate(txRate2));</td></tr>
<tr><th id="252">252</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((txTries2) &lt;&lt; 24) &amp; (0x0f000000))" data-ref="_M/SM">SM</a>(<a class="local col9 ref" href="#29txTries2" title='txTries2' data-ref="29txTries2" data-ref-filename="29txTries2">txTries2</a>, <a class="macro" href="ar5416desc.h.html#143" title="0x0f000000" data-ref="_M/AR_XmitDataTries2">AR_XmitDataTries2</a>);</td></tr>
<tr><th id="253">253</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> |= (<a class="local col8 ref" href="#28txRate2" title='txRate2' data-ref="28txRate2" data-ref-filename="28txRate2">txRate2</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#154" title="16" data-ref="_M/AR_XmitRate2_S">AR_XmitRate2_S</a>);</td></tr>
<tr><th id="254">254</th><td>	}</td></tr>
<tr><th id="255">255</th><td>	<b>if</b> (<a class="local col1 ref" href="#31txTries3" title='txTries3' data-ref="31txTries3" data-ref-filename="31txTries3">txTries3</a>) {</td></tr>
<tr><th id="256">256</th><td>		<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>(isValidTxRate(txRate3));</td></tr>
<tr><th id="257">257</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> |= <a class="macro" href="../ah_internal.h.html#507" title="(((txTries3) &lt;&lt; 28) &amp; (0xf0000000))" data-ref="_M/SM">SM</a>(<a class="local col1 ref" href="#31txTries3" title='txTries3' data-ref="31txTries3" data-ref-filename="31txTries3">txTries3</a>, <a class="macro" href="ar5416desc.h.html#145" title="0xf0000000" data-ref="_M/AR_XmitDataTries3">AR_XmitDataTries3</a>);</td></tr>
<tr><th id="258">258</th><td>		<a class="local col2 ref" href="#32ads" title='ads' data-ref="32ads" data-ref-filename="32ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> |= (<a class="local col0 ref" href="#30txRate3" title='txRate3' data-ref="30txRate3" data-ref-filename="30txRate3">txRate3</a> &lt;&lt; <a class="macro" href="ar5416desc.h.html#156" title="24" data-ref="_M/AR_XmitRate3_S">AR_XmitRate3_S</a>);</td></tr>
<tr><th id="259">259</th><td>	}</td></tr>
<tr><th id="260">260</th><td>	<b>return</b> <a class="enum" href="../ah.h.html#AH_TRUE" title='AH_TRUE' data-ref="AH_TRUE" data-ref-filename="AH_TRUE">AH_TRUE</a>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a></td></tr>
<tr><th id="264">264</th><td><dfn class="decl def fn" id="ar5416FillTxDesc" title='ar5416FillTxDesc' data-ref="ar5416FillTxDesc" data-ref-filename="ar5416FillTxDesc">ar5416FillTxDesc</dfn>(<b>struct</b> <a class="type" href="../ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *<dfn class="local col3 decl" id="33ah" title='ah' data-type='struct ath_hal *' data-ref="33ah" data-ref-filename="33ah">ah</dfn>, <b>struct</b> <a class="type" href="../ah_desc.h.html#ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</a> *<dfn class="local col4 decl" id="34ds" title='ds' data-type='struct ath_desc *' data-ref="34ds" data-ref-filename="34ds">ds</dfn>,</td></tr>
<tr><th id="265">265</th><td>	<a class="typedef" href="../../../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> <dfn class="local col5 decl" id="35segLen" title='segLen' data-type='u_int' data-ref="35segLen" data-ref-filename="35segLen">segLen</dfn>, <a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a> <dfn class="local col6 decl" id="36firstSeg" title='firstSeg' data-type='HAL_BOOL' data-ref="36firstSeg" data-ref-filename="36firstSeg">firstSeg</dfn>, <a class="typedef" href="../ah.h.html#HAL_BOOL" title='HAL_BOOL' data-type='enum HAL_BOOL' data-ref="HAL_BOOL" data-ref-filename="HAL_BOOL">HAL_BOOL</a> <dfn class="local col7 decl" id="37lastSeg" title='lastSeg' data-type='HAL_BOOL' data-ref="37lastSeg" data-ref-filename="37lastSeg">lastSeg</dfn>,</td></tr>
<tr><th id="266">266</th><td>	<em>const</em> <b>struct</b> <a class="type" href="../ah_desc.h.html#ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</a> *<dfn class="local col8 decl" id="38ds0" title='ds0' data-type='const struct ath_desc *' data-ref="38ds0" data-ref-filename="38ds0">ds0</dfn>)</td></tr>
<tr><th id="267">267</th><td>{</td></tr>
<tr><th id="268">268</th><td>	<b>struct</b> <a class="type" href="ar5416desc.h.html#ar5416_desc" title='ar5416_desc' data-ref="ar5416_desc" data-ref-filename="ar5416_desc">ar5416_desc</a> *<dfn class="local col9 decl" id="39ads" title='ads' data-type='struct ar5416_desc *' data-ref="39ads" data-ref-filename="39ads">ads</dfn> = <a class="macro" href="ar5416desc.h.html#77" title="((struct ar5416_desc *)(ds))" data-ref="_M/AR5416DESC">AR5416DESC</a>(<a class="local col4 ref" href="#34ds" title='ds' data-ref="34ds" data-ref-filename="34ds">ds</a>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>	<a class="macro" href="../ah_internal.h.html#603" title="" data-ref="_M/HALASSERT">HALASSERT</a>((segLen &amp;~ AR_BufLen) == <var>0</var>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>	<b>if</b> (<a class="local col6 ref" href="#36firstSeg" title='firstSeg' data-ref="36firstSeg" data-ref-filename="36firstSeg">firstSeg</a>) {</td></tr>
<tr><th id="273">273</th><td>		<i>/*</i></td></tr>
<tr><th id="274">274</th><td><i>		 * First descriptor, don't clobber xmit control data</i></td></tr>
<tr><th id="275">275</th><td><i>		 * setup by ar5212SetupTxDesc.</i></td></tr>
<tr><th id="276">276</th><td><i>		 */</i></td></tr>
<tr><th id="277">277</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a> |= <a class="local col5 ref" href="#35segLen" title='segLen' data-ref="35segLen" data-ref-filename="35segLen">segLen</a> | (<a class="local col7 ref" href="#37lastSeg" title='lastSeg' data-ref="37lastSeg" data-ref-filename="37lastSeg">lastSeg</a> ? <var>0</var> : <a class="macro" href="ar5416desc.h.html#121" title="0x00001000" data-ref="_M/AR_TxMore">AR_TxMore</a>);</td></tr>
<tr><th id="278">278</th><td>	} <b>else</b> <b>if</b> (<a class="local col7 ref" href="#37lastSeg" title='lastSeg' data-ref="37lastSeg" data-ref-filename="37lastSeg">lastSeg</a>) {		<i>/* !firstSeg &amp;&amp; lastSeg */</i></td></tr>
<tr><th id="279">279</th><td>		<i>/*</i></td></tr>
<tr><th id="280">280</th><td><i>		 * Last descriptor in a multi-descriptor frame,</i></td></tr>
<tr><th id="281">281</th><td><i>		 * copy the multi-rate transmit parameters from</i></td></tr>
<tr><th id="282">282</th><td><i>		 * the first frame for processing on completion. </i></td></tr>
<tr><th id="283">283</th><td><i>		 */</i></td></tr>
<tr><th id="284">284</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</a> = <var>0</var>;</td></tr>
<tr><th id="285">285</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a> = <a class="local col5 ref" href="#35segLen" title='segLen' data-ref="35segLen" data-ref-filename="35segLen">segLen</a>;</td></tr>
<tr><th id="286">286</th><td><u>#<span data-ppcond="286">ifdef</span> <span class="macro" data-ref="_M/AH_NEED_DESC_SWAP">AH_NEED_DESC_SWAP</span></u></td></tr>
<tr><th id="287">287</th><td>		ads-&gt;ds_ctl2 = __bswap32(AR5416DESC_CONST(ds0)-&gt;ds_ctl2);</td></tr>
<tr><th id="288">288</th><td>		ads-&gt;ds_ctl3 = __bswap32(AR5416DESC_CONST(ds0)-&gt;ds_ctl3);</td></tr>
<tr><th id="289">289</th><td><u>#<span data-ppcond="286">else</span></u></td></tr>
<tr><th id="290">290</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> = <a class="macro" href="ar5416desc.h.html#78" title="((const struct ar5416_desc *)(ds0))" data-ref="_M/AR5416DESC_CONST">AR5416DESC_CONST</a>(<a class="local col8 ref" href="#38ds0" title='ds0' data-ref="38ds0" data-ref-filename="38ds0">ds0</a>)-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a>;</td></tr>
<tr><th id="291">291</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> = <a class="macro" href="ar5416desc.h.html#78" title="((const struct ar5416_desc *)(ds0))" data-ref="_M/AR5416DESC_CONST">AR5416DESC_CONST</a>(<a class="local col8 ref" href="#38ds0" title='ds0' data-ref="38ds0" data-ref-filename="38ds0">ds0</a>)-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a>;</td></tr>
<tr><th id="292">292</th><td><u>#<span data-ppcond="286">endif</span></u></td></tr>
<tr><th id="293">293</th><td>	} <b>else</b> {			<i>/* !firstSeg &amp;&amp; !lastSeg */</i></td></tr>
<tr><th id="294">294</th><td>		<i>/*</i></td></tr>
<tr><th id="295">295</th><td><i>		 * Intermediate descriptor in a multi-descriptor frame.</i></td></tr>
<tr><th id="296">296</th><td><i>		 */</i></td></tr>
<tr><th id="297">297</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl0" title='ar5416_desc::ds_ctl0' data-ref="ar5416_desc::ds_ctl0" data-ref-filename="ar5416_desc..ds_ctl0">ds_ctl0</a> = <var>0</var>;</td></tr>
<tr><th id="298">298</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a> = <a class="local col5 ref" href="#35segLen" title='segLen' data-ref="35segLen" data-ref-filename="35segLen">segLen</a> | <a class="macro" href="ar5416desc.h.html#121" title="0x00001000" data-ref="_M/AR_TxMore">AR_TxMore</a>;</td></tr>
<tr><th id="299">299</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a> = <var>0</var>;</td></tr>
<tr><th id="300">300</th><td>		<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a> = <var>0</var>;</td></tr>
<tr><th id="301">301</th><td>	}</td></tr>
<tr><th id="302">302</th><td>	<i>/* XXX only on last descriptor? */</i></td></tr>
<tr><th id="303">303</th><td>	<a class="macro" href="../../ic/ah_osdep.h.html#49" title="ath_hal_memzero((ads-&gt;u.tx.status), (sizeof(ads-&gt;u.tx.status)))" data-ref="_M/OS_MEMZERO">OS_MEMZERO</a>(<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::u" title='ar5416_desc::u' data-ref="ar5416_desc::u" data-ref-filename="ar5416_desc..u">u</a>.<a class="ref field" href="ar5416desc.h.html#ar5416_desc::(anonymous)::tx" title='ar5416_desc::(anonymous union)::tx' data-ref="ar5416_desc::(anonymous)::tx" data-ref-filename="ar5416_desc..(anonymous)..tx">tx</a>.<a class="ref field" href="ar5416desc.h.html#ar5416_tx_desc::status" title='ar5416_tx_desc::status' data-ref="ar5416_tx_desc::status" data-ref-filename="ar5416_tx_desc..status">status</a>, <b>sizeof</b>(<a class="local col9 ref" href="#39ads" title='ads' data-ref="39ads" data-ref-filename="39ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::u" title='ar5416_desc::u' data-ref="ar5416_desc::u" data-ref-filename="ar5416_desc..u">u</a>.<a class="ref field" href="ar5416desc.h.html#ar5416_desc::(anonymous)::tx" title='ar5416_desc::(anonymous union)::tx' data-ref="ar5416_desc::(anonymous)::tx" data-ref-filename="ar5416_desc..(anonymous)..tx">tx</a>.<a class="ref field" href="ar5416desc.h.html#ar5416_tx_desc::status" title='ar5416_tx_desc::status' data-ref="ar5416_tx_desc::status" data-ref-filename="ar5416_tx_desc..status">status</a>));</td></tr>
<tr><th id="304">304</th><td>	<b>return</b> <a class="enum" href="../ah.h.html#AH_TRUE" title='AH_TRUE' data-ref="AH_TRUE" data-ref-filename="AH_TRUE">AH_TRUE</a>;</td></tr>
<tr><th id="305">305</th><td>}</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><u>#<span data-ppcond="307">if</span> 0</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>HAL_BOOL</td></tr>
<tr><th id="310">310</th><td>ar5416ChainTxDesc(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds,</td></tr>
<tr><th id="311">311</th><td>	u_int pktLen,</td></tr>
<tr><th id="312">312</th><td>	u_int hdrLen,</td></tr>
<tr><th id="313">313</th><td>	HAL_PKT_TYPE type,</td></tr>
<tr><th id="314">314</th><td>	u_int keyIx,</td></tr>
<tr><th id="315">315</th><td>	HAL_CIPHER cipher,</td></tr>
<tr><th id="316">316</th><td>	uint8_t delims,</td></tr>
<tr><th id="317">317</th><td>	u_int segLen,</td></tr>
<tr><th id="318">318</th><td>	HAL_BOOL firstSeg,</td></tr>
<tr><th id="319">319</th><td>	HAL_BOOL lastSeg)</td></tr>
<tr><th id="320">320</th><td>{</td></tr>
<tr><th id="321">321</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="322">322</th><td>	uint32_t *ds_txstatus = AR5416_DS_TXSTATUS(ah,ads);</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>	<em>int</em> isaggr = <var>0</var>;</td></tr>
<tr><th id="325">325</th><td>	</td></tr>
<tr><th id="326">326</th><td>	(<em>void</em>) hdrLen;</td></tr>
<tr><th id="327">327</th><td>	(<em>void</em>) ah;</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>	HALASSERT((segLen &amp;~ AR_BufLen) == <var>0</var>);</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>	HALASSERT(isValidPktType(type));</td></tr>
<tr><th id="332">332</th><td>	<b>if</b> (type == HAL_PKT_TYPE_AMPDU) {</td></tr>
<tr><th id="333">333</th><td>		type = HAL_PKT_TYPE_NORMAL;</td></tr>
<tr><th id="334">334</th><td>		isaggr = <var>1</var>;</td></tr>
<tr><th id="335">335</th><td>	}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>	<b>if</b> (!firstSeg) {</td></tr>
<tr><th id="338">338</th><td>		ath_hal_memzero(ds-&gt;ds_hw, AR5416_DESC_TX_CTL_SZ);</td></tr>
<tr><th id="339">339</th><td>	}</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>	ads-&gt;ds_ctl0 = (pktLen &amp; AR_FrameLen);</td></tr>
<tr><th id="342">342</th><td>	ads-&gt;ds_ctl1 = (type &lt;&lt; AR_FrameType_S)</td></tr>
<tr><th id="343">343</th><td>			| (isaggr ? (AR_IsAggr | AR_MoreAggr) : <var>0</var>);</td></tr>
<tr><th id="344">344</th><td>	ads-&gt;ds_ctl2 = <var>0</var>;</td></tr>
<tr><th id="345">345</th><td>	ads-&gt;ds_ctl3 = <var>0</var>;</td></tr>
<tr><th id="346">346</th><td>	<b>if</b> (keyIx != HAL_TXKEYIX_INVALID) {</td></tr>
<tr><th id="347">347</th><td>		<i>/* XXX validate key index */</i></td></tr>
<tr><th id="348">348</th><td>		ads-&gt;ds_ctl1 |= SM(keyIx, AR_DestIdx);</td></tr>
<tr><th id="349">349</th><td>		ads-&gt;ds_ctl0 |= AR_DestIdxValid;</td></tr>
<tr><th id="350">350</th><td>	}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>	ads-&gt;ds_ctl6 = SM(keyType[cipher], AR_EncrType);</td></tr>
<tr><th id="353">353</th><td>	<b>if</b> (isaggr) {</td></tr>
<tr><th id="354">354</th><td>		ads-&gt;ds_ctl6 |= SM(delims, AR_PadDelim);</td></tr>
<tr><th id="355">355</th><td>	}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>	<b>if</b> (firstSeg) {</td></tr>
<tr><th id="358">358</th><td>		ads-&gt;ds_ctl1 |= segLen | (lastSeg ? <var>0</var> : AR_TxMore);</td></tr>
<tr><th id="359">359</th><td>	} <b>else</b> <b>if</b> (lastSeg) {           <i>/* !firstSeg &amp;&amp; lastSeg */</i></td></tr>
<tr><th id="360">360</th><td>		ads-&gt;ds_ctl0 = <var>0</var>;</td></tr>
<tr><th id="361">361</th><td>		ads-&gt;ds_ctl1 |= segLen;</td></tr>
<tr><th id="362">362</th><td>	} <b>else</b> {                        <i>/* !firstSeg &amp;&amp; !lastSeg */</i></td></tr>
<tr><th id="363">363</th><td>		<i>/*</i></td></tr>
<tr><th id="364">364</th><td><i>		 * Intermediate descriptor in a multi-descriptor frame.</i></td></tr>
<tr><th id="365">365</th><td><i>		 */</i></td></tr>
<tr><th id="366">366</th><td>		ads-&gt;ds_ctl0 = <var>0</var>;</td></tr>
<tr><th id="367">367</th><td>		ads-&gt;ds_ctl1 |= segLen | AR_TxMore;</td></tr>
<tr><th id="368">368</th><td>	}</td></tr>
<tr><th id="369">369</th><td>	ds_txstatus[<var>0</var>] = ds_txstatus[<var>1</var>] = <var>0</var>;</td></tr>
<tr><th id="370">370</th><td>	ds_txstatus[<var>9</var>] &amp;= ~AR_TxDone;</td></tr>
<tr><th id="371">371</th><td>	</td></tr>
<tr><th id="372">372</th><td>	<b>return</b> AH_TRUE;</td></tr>
<tr><th id="373">373</th><td>}</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>HAL_BOOL</td></tr>
<tr><th id="376">376</th><td>ar5416SetupFirstTxDesc(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds,</td></tr>
<tr><th id="377">377</th><td>	u_int aggrLen, u_int flags, u_int txPower,</td></tr>
<tr><th id="378">378</th><td>	u_int txRate0, u_int txTries0, u_int antMode,</td></tr>
<tr><th id="379">379</th><td>	u_int rtsctsRate, u_int rtsctsDuration)</td></tr>
<tr><th id="380">380</th><td>{</td></tr>
<tr><th id="381">381</th><td><u>#define RTSCTS  (HAL_TXDESC_RTSENA|HAL_TXDESC_CTSENA)</u></td></tr>
<tr><th id="382">382</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="383">383</th><td>	<b>struct</b> ath_hal_5212 *ahp = AH5212(ah);</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	HALASSERT(txTries0 != <var>0</var>);</td></tr>
<tr><th id="386">386</th><td>	HALASSERT(isValidTxRate(txRate0));</td></tr>
<tr><th id="387">387</th><td>	HALASSERT((flags &amp; RTSCTS) != RTSCTS);</td></tr>
<tr><th id="388">388</th><td>	<i>/* XXX validate antMode */</i></td></tr>
<tr><th id="389">389</th><td>	</td></tr>
<tr><th id="390">390</th><td>	txPower = (txPower + ahp-&gt;ah_txPowerIndexOffset );</td></tr>
<tr><th id="391">391</th><td>	<b>if</b>(txPower &gt; <var>63</var>)  txPower=<var>63</var>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>	ads-&gt;ds_ctl0 |= (txPower &lt;&lt; AR_XmitPower_S)</td></tr>
<tr><th id="394">394</th><td>		| (flags &amp; HAL_TXDESC_VEOL ? AR_VEOL : <var>0</var>)</td></tr>
<tr><th id="395">395</th><td>		| (flags &amp; HAL_TXDESC_CLRDMASK ? AR_ClrDestMask : <var>0</var>)</td></tr>
<tr><th id="396">396</th><td>		| (flags &amp; HAL_TXDESC_INTREQ ? AR_TxIntrReq : <var>0</var>);</td></tr>
<tr><th id="397">397</th><td>	ads-&gt;ds_ctl1 |= (flags &amp; HAL_TXDESC_NOACK ? AR_NoAck : <var>0</var>);</td></tr>
<tr><th id="398">398</th><td>	ads-&gt;ds_ctl2 |= SM(txTries0, AR_XmitDataTries0);</td></tr>
<tr><th id="399">399</th><td>	ads-&gt;ds_ctl3 |= (txRate0 &lt;&lt; AR_XmitRate0_S);</td></tr>
<tr><th id="400">400</th><td>	ads-&gt;ds_ctl7 = SM(AH5416(ah)-&gt;ah_tx_chainmask, AR_ChainSel0) </td></tr>
<tr><th id="401">401</th><td>		| SM(AH5416(ah)-&gt;ah_tx_chainmask, AR_ChainSel1)</td></tr>
<tr><th id="402">402</th><td>		| SM(AH5416(ah)-&gt;ah_tx_chainmask, AR_ChainSel2) </td></tr>
<tr><th id="403">403</th><td>		| SM(AH5416(ah)-&gt;ah_tx_chainmask, AR_ChainSel3);</td></tr>
<tr><th id="404">404</th><td>	</td></tr>
<tr><th id="405">405</th><td>	<i>/* NB: no V1 WAR */</i></td></tr>
<tr><th id="406">406</th><td>	ads-&gt;ds_ctl8 = <var>0</var>;</td></tr>
<tr><th id="407">407</th><td>	ads-&gt;ds_ctl9 = (txPower &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="408">408</th><td>	ads-&gt;ds_ctl10 = (txPower &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="409">409</th><td>	ads-&gt;ds_ctl11 = (txPower &lt;&lt; <var>24</var>);</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>	ads-&gt;ds_ctl6 &amp;= ~(<var>0xffff</var>);</td></tr>
<tr><th id="412">412</th><td>	ads-&gt;ds_ctl6 |= SM(aggrLen, AR_AggrLen);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>	<b>if</b> (flags &amp; RTSCTS) {</td></tr>
<tr><th id="415">415</th><td>		<i>/* XXX validate rtsctsDuration */</i></td></tr>
<tr><th id="416">416</th><td>		ads-&gt;ds_ctl0 |= (flags &amp; HAL_TXDESC_CTSENA ? AR_CTSEnable : <var>0</var>)</td></tr>
<tr><th id="417">417</th><td>			| (flags &amp; HAL_TXDESC_RTSENA ? AR_RTSEnable : <var>0</var>);</td></tr>
<tr><th id="418">418</th><td>		ads-&gt;ds_ctl2 |= SM(rtsctsDuration, AR_BurstDur);</td></tr>
<tr><th id="419">419</th><td>	}</td></tr>
<tr><th id="420">420</th><td>	</td></tr>
<tr><th id="421">421</th><td>	<b>return</b> AH_TRUE;</td></tr>
<tr><th id="422">422</th><td><u>#undef RTSCTS</u></td></tr>
<tr><th id="423">423</th><td>}</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>HAL_BOOL</td></tr>
<tr><th id="426">426</th><td>ar5416SetupLastTxDesc(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds,</td></tr>
<tr><th id="427">427</th><td>		<em>const</em> <b>struct</b> ath_desc *ds0)</td></tr>
<tr><th id="428">428</th><td>{</td></tr>
<tr><th id="429">429</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>	ads-&gt;ds_ctl1 &amp;= ~AR_MoreAggr;</td></tr>
<tr><th id="432">432</th><td>	ads-&gt;ds_ctl6 &amp;= ~AR_PadDelim;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>	<i>/* hack to copy rate info to last desc for later processing */</i></td></tr>
<tr><th id="435">435</th><td><u>#ifdef AH_NEED_DESC_SWAP</u></td></tr>
<tr><th id="436">436</th><td>	ads-&gt;ds_ctl2 = __bswap32(AR5416DESC_CONST(ds0)-&gt;ds_ctl2);</td></tr>
<tr><th id="437">437</th><td>	ads-&gt;ds_ctl3 = __bswap32(AR5416DESC_CONST(ds0)-&gt;ds_ctl3);</td></tr>
<tr><th id="438">438</th><td><u>#else</u></td></tr>
<tr><th id="439">439</th><td>	ads-&gt;ds_ctl2 = AR5416DESC_CONST(ds0)-&gt;ds_ctl2;</td></tr>
<tr><th id="440">440</th><td>	ads-&gt;ds_ctl3 = AR5416DESC_CONST(ds0)-&gt;ds_ctl3;</td></tr>
<tr><th id="441">441</th><td><u>#endif</u></td></tr>
<tr><th id="442">442</th><td>	</td></tr>
<tr><th id="443">443</th><td>	<b>return</b> AH_TRUE;</td></tr>
<tr><th id="444">444</th><td>}</td></tr>
<tr><th id="445">445</th><td><u>#<span data-ppcond="307">endif</span> /* 0 */</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#<span data-ppcond="447">ifdef</span> <span class="macro" data-ref="_M/AH_NEED_DESC_SWAP">AH_NEED_DESC_SWAP</span></u></td></tr>
<tr><th id="448">448</th><td><i>/* Swap transmit descriptor */</i></td></tr>
<tr><th id="449">449</th><td><em>static</em> <b>__inline</b> <em>void</em></td></tr>
<tr><th id="450">450</th><td>ar5416SwapTxDesc(<b>struct</b> ath_desc *ds)</td></tr>
<tr><th id="451">451</th><td>{</td></tr>
<tr><th id="452">452</th><td>	ds-&gt;ds_data = __bswap32(ds-&gt;ds_data);</td></tr>
<tr><th id="453">453</th><td>	ds-&gt;ds_ctl0 = __bswap32(ds-&gt;ds_ctl0);</td></tr>
<tr><th id="454">454</th><td>	ds-&gt;ds_ctl1 = __bswap32(ds-&gt;ds_ctl1);</td></tr>
<tr><th id="455">455</th><td>	ds-&gt;ds_hw[<var>0</var>] = __bswap32(ds-&gt;ds_hw[<var>0</var>]);</td></tr>
<tr><th id="456">456</th><td>	ds-&gt;ds_hw[<var>1</var>] = __bswap32(ds-&gt;ds_hw[<var>1</var>]);</td></tr>
<tr><th id="457">457</th><td>	ds-&gt;ds_hw[<var>2</var>] = __bswap32(ds-&gt;ds_hw[<var>2</var>]);</td></tr>
<tr><th id="458">458</th><td>	ds-&gt;ds_hw[<var>3</var>] = __bswap32(ds-&gt;ds_hw[<var>3</var>]);</td></tr>
<tr><th id="459">459</th><td>}</td></tr>
<tr><th id="460">460</th><td><u>#<span data-ppcond="447">endif</span></u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/*</i></td></tr>
<tr><th id="463">463</th><td><i> * Processing of HW TX descriptor.</i></td></tr>
<tr><th id="464">464</th><td><i> */</i></td></tr>
<tr><th id="465">465</th><td><a class="typedef" href="../ah.h.html#HAL_STATUS" title='HAL_STATUS' data-type='enum HAL_STATUS' data-ref="HAL_STATUS" data-ref-filename="HAL_STATUS">HAL_STATUS</a></td></tr>
<tr><th id="466">466</th><td><dfn class="decl def fn" id="ar5416ProcTxDesc" title='ar5416ProcTxDesc' data-ref="ar5416ProcTxDesc" data-ref-filename="ar5416ProcTxDesc">ar5416ProcTxDesc</dfn>(<b>struct</b> <a class="type" href="../ah.h.html#ath_hal" title='ath_hal' data-ref="ath_hal" data-ref-filename="ath_hal">ath_hal</a> *<dfn class="local col0 decl" id="40ah" title='ah' data-type='struct ath_hal *' data-ref="40ah" data-ref-filename="40ah">ah</dfn>,</td></tr>
<tr><th id="467">467</th><td>	<b>struct</b> <a class="type" href="../ah_desc.h.html#ath_desc" title='ath_desc' data-ref="ath_desc" data-ref-filename="ath_desc">ath_desc</a> *<dfn class="local col1 decl" id="41ds" title='ds' data-type='struct ath_desc *' data-ref="41ds" data-ref-filename="41ds">ds</dfn>, <b>struct</b> <a class="type" href="../ah_desc.h.html#ath_tx_status" title='ath_tx_status' data-ref="ath_tx_status" data-ref-filename="ath_tx_status">ath_tx_status</a> *<dfn class="local col2 decl" id="42ts" title='ts' data-type='struct ath_tx_status *' data-ref="42ts" data-ref-filename="42ts">ts</dfn>)</td></tr>
<tr><th id="468">468</th><td>{</td></tr>
<tr><th id="469">469</th><td>	<b>struct</b> <a class="type" href="ar5416desc.h.html#ar5416_desc" title='ar5416_desc' data-ref="ar5416_desc" data-ref-filename="ar5416_desc">ar5416_desc</a> *<dfn class="local col3 decl" id="43ads" title='ads' data-type='struct ar5416_desc *' data-ref="43ads" data-ref-filename="43ads">ads</dfn> = <a class="macro" href="ar5416desc.h.html#77" title="((struct ar5416_desc *)(ds))" data-ref="_M/AR5416DESC">AR5416DESC</a>(<a class="local col1 ref" href="#41ds" title='ds' data-ref="41ds" data-ref-filename="41ds">ds</a>);</td></tr>
<tr><th id="470">470</th><td>	<a class="typedef" href="../../../../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="local col4 decl" id="44ds_txstatus" title='ds_txstatus' data-type='uint32_t *' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</dfn> = <a class="macro" href="ar5416desc.h.html#31" title="((uint32_t*)(&amp;(ads)-&gt;u.tx.status[( ((ah)-&gt;ah_macRev == 0x08) ? -4 : 0 )]))" data-ref="_M/AR5416_DS_TXSTATUS">AR5416_DS_TXSTATUS</a>(<a class="local col0 ref" href="#40ah" title='ah' data-ref="40ah" data-ref-filename="40ah">ah</a>,<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#<span data-ppcond="472">ifdef</span> <span class="macro" data-ref="_M/AH_NEED_DESC_SWAP">AH_NEED_DESC_SWAP</span></u></td></tr>
<tr><th id="473">473</th><td>	<b>if</b> ((ds_txstatus[<var>9</var>] &amp; __bswap32(AR_TxDone)) == <var>0</var>)</td></tr>
<tr><th id="474">474</th><td>		<b>return</b> HAL_EINPROGRESS;</td></tr>
<tr><th id="475">475</th><td>	ar5416SwapTxDesc(ds);</td></tr>
<tr><th id="476">476</th><td><u>#<span data-ppcond="472">else</span></u></td></tr>
<tr><th id="477">477</th><td>	<b>if</b> ((<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>9</var>] &amp; <a class="macro" href="ar5416desc.h.html#272" title="0x00000001" data-ref="_M/AR_TxDone">AR_TxDone</a>) == <var>0</var>)</td></tr>
<tr><th id="478">478</th><td>		<b>return</b> <a class="enum" href="../ah.h.html#HAL_EINPROGRESS" title='HAL_EINPROGRESS' data-ref="HAL_EINPROGRESS" data-ref-filename="HAL_EINPROGRESS">HAL_EINPROGRESS</a>;</td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="472">endif</span></u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>	<i>/* Update software copies of the HW status */</i></td></tr>
<tr><th id="482">482</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_seqnum" title='ath_tx_status::ts_seqnum' data-ref="ath_tx_status::ts_seqnum" data-ref-filename="ath_tx_status..ts_seqnum">ts_seqnum</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[9]) &amp; (0x00001ffe)) &gt;&gt; 1)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>9</var>], <a class="macro" href="ar5416desc.h.html#273" title="0x00001ffe" data-ref="_M/AR_SeqNum">AR_SeqNum</a>);</td></tr>
<tr><th id="483">483</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_tstamp" title='ath_tx_status::ts_tstamp' data-ref="ath_tx_status::ts_tstamp" data-ref-filename="ath_tx_status..ts_tstamp">ts_tstamp</a> = <a class="macro" href="ar5416desc.h.html#244" title="(ds_txstatus)[2]" data-ref="_M/AR_SendTimestamp">AR_SendTimestamp</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> = <var>0</var>;</td></tr>
<tr><th id="486">486</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#225" title="0x00000002" data-ref="_M/AR_ExcessiveRetries">AR_ExcessiveRetries</a>)</td></tr>
<tr><th id="487">487</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> |= <a class="macro" href="../ah_desc.h.html#61" title="0x01" data-ref="_M/HAL_TXERR_XRETRY">HAL_TXERR_XRETRY</a>;</td></tr>
<tr><th id="488">488</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#227" title="0x00000008" data-ref="_M/AR_Filtered">AR_Filtered</a>)</td></tr>
<tr><th id="489">489</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> |= <a class="macro" href="../ah_desc.h.html#62" title="0x02" data-ref="_M/HAL_TXERR_FILT">HAL_TXERR_FILT</a>;</td></tr>
<tr><th id="490">490</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#226" title="0x00000004" data-ref="_M/AR_FIFOUnderrun">AR_FIFOUnderrun</a>)</td></tr>
<tr><th id="491">491</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> |= <a class="macro" href="../ah_desc.h.html#63" title="0x04" data-ref="_M/HAL_TXERR_FIFO">HAL_TXERR_FIFO</a>;</td></tr>
<tr><th id="492">492</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>9</var>] &amp; <a class="macro" href="ar5416desc.h.html#276" title="0x00020000" data-ref="_M/AR_TxOpExceeded">AR_TxOpExceeded</a>)</td></tr>
<tr><th id="493">493</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> |= <a class="macro" href="../ah_desc.h.html#64" title="0x08" data-ref="_M/HAL_TXERR_XTXOP">HAL_TXERR_XTXOP</a>;</td></tr>
<tr><th id="494">494</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#240" title="0x00080000" data-ref="_M/AR_TxTimerExpired">AR_TxTimerExpired</a>)</td></tr>
<tr><th id="495">495</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> |= <a class="macro" href="../ah_desc.h.html#65" title="0x10" data-ref="_M/HAL_TXERR_TIMER_EXPIRED">HAL_TXERR_TIMER_EXPIRED</a>;</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a>  = <var>0</var>;</td></tr>
<tr><th id="498">498</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>0</var>] &amp; <a class="macro" href="ar5416desc.h.html#220" title="0x40000000" data-ref="_M/AR_TxBaStatus">AR_TxBaStatus</a>) {</td></tr>
<tr><th id="499">499</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> |= <a class="macro" href="../ah_desc.h.html#68" title="0x01" data-ref="_M/HAL_TX_BA">HAL_TX_BA</a>;</td></tr>
<tr><th id="500">500</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_ba_low" title='ath_tx_status::ts_ba_low' data-ref="ath_tx_status::ts_ba_low" data-ref-filename="ath_tx_status..ts_ba_low">ts_ba_low</a> = <a class="macro" href="ar5416desc.h.html#247" title="(ds_txstatus)[3]" data-ref="_M/AR_BaBitmapLow">AR_BaBitmapLow</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="501">501</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_ba_high" title='ath_tx_status::ts_ba_high' data-ref="ath_tx_status::ts_ba_high" data-ref-filename="ath_tx_status..ts_ba_high">ts_ba_high</a> = <a class="macro" href="ar5416desc.h.html#250" title="(ds_txstatus)[4]" data-ref="_M/AR_BaBitmapHigh">AR_BaBitmapHigh</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="502">502</th><td>	}</td></tr>
<tr><th id="503">503</th><td>	<b>if</b> (<a class="local col1 ref" href="#41ds" title='ds' data-ref="41ds" data-ref-filename="41ds">ds</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_desc::ds_ctl1" title='ath_desc::ds_ctl1' data-ref="ath_desc::ds_ctl1" data-ref-filename="ath_desc..ds_ctl1">ds_ctl1</a> &amp; <a class="macro" href="ar5416desc.h.html#132" title="0x40000000" data-ref="_M/AR_IsAggr">AR_IsAggr</a>)</td></tr>
<tr><th id="504">504</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> |= <a class="macro" href="../ah_desc.h.html#69" title="0x02" data-ref="_M/HAL_TX_AGGR">HAL_TX_AGGR</a>;</td></tr>
<tr><th id="505">505</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#238" title="0x00040000" data-ref="_M/AR_DescCfgErr">AR_DescCfgErr</a>)</td></tr>
<tr><th id="506">506</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> |= <a class="macro" href="../ah_desc.h.html#70" title="0x10" data-ref="_M/HAL_TX_DESC_CFG_ERR">HAL_TX_DESC_CFG_ERR</a>;</td></tr>
<tr><th id="507">507</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#236" title="0x00020000" data-ref="_M/AR_TxDataUnderrun">AR_TxDataUnderrun</a>)</td></tr>
<tr><th id="508">508</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> |= <a class="macro" href="../ah_desc.h.html#71" title="0x20" data-ref="_M/HAL_TX_DATA_UNDERRUN">HAL_TX_DATA_UNDERRUN</a>;</td></tr>
<tr><th id="509">509</th><td>	<b>if</b> (<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>] &amp; <a class="macro" href="ar5416desc.h.html#234" title="0x00010000" data-ref="_M/AR_TxDelimUnderrun">AR_TxDelimUnderrun</a>)</td></tr>
<tr><th id="510">510</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> |= <a class="macro" href="../ah_desc.h.html#72" title="0x40" data-ref="_M/HAL_TX_DELIM_UNDERRUN">HAL_TX_DELIM_UNDERRUN</a>;</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>	<i>/*</i></td></tr>
<tr><th id="513">513</th><td><i>	 * Extract the transmit rate used and mark the rate as</i></td></tr>
<tr><th id="514">514</th><td><i>	 * ``alternate'' if it wasn't the series 0 rate.</i></td></tr>
<tr><th id="515">515</th><td><i>	 */</i></td></tr>
<tr><th id="516">516</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_finaltsi" title='ath_tx_status::ts_finaltsi' data-ref="ath_tx_status::ts_finaltsi" data-ref-filename="ath_tx_status..ts_finaltsi">ts_finaltsi</a> =  <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[9]) &amp; (0x00600000)) &gt;&gt; 21)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>9</var>], <a class="macro" href="ar5416desc.h.html#278" title="0x00600000" data-ref="_M/AR_FinalTxIdx">AR_FinalTxIdx</a>);</td></tr>
<tr><th id="517">517</th><td>	<b>switch</b> (<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_finaltsi" title='ath_tx_status::ts_finaltsi' data-ref="ath_tx_status::ts_finaltsi" data-ref-filename="ath_tx_status..ts_finaltsi">ts_finaltsi</a>) {</td></tr>
<tr><th id="518">518</th><td>	<b>case</b> <var>0</var>:</td></tr>
<tr><th id="519">519</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rate" title='ath_tx_status::ts_rate' data-ref="ath_tx_status::ts_rate" data-ref-filename="ath_tx_status..ts_rate">ts_rate</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl3) &amp; (0x000000ff)) &gt;&gt; 0)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a>, <a class="macro" href="ar5416desc.h.html#149" title="0x000000ff" data-ref="_M/AR_XmitRate0">AR_XmitRate0</a>);</td></tr>
<tr><th id="520">520</th><td>		<b>break</b>;</td></tr>
<tr><th id="521">521</th><td>	<b>case</b> <var>1</var>:</td></tr>
<tr><th id="522">522</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rate" title='ath_tx_status::ts_rate' data-ref="ath_tx_status::ts_rate" data-ref-filename="ath_tx_status..ts_rate">ts_rate</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl3) &amp; (0x0000ff00)) &gt;&gt; 8)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a>, <a class="macro" href="ar5416desc.h.html#151" title="0x0000ff00" data-ref="_M/AR_XmitRate1">AR_XmitRate1</a>) |</td></tr>
<tr><th id="523">523</th><td>			<a class="macro" href="../ah_desc.h.html#39" title="0x80" data-ref="_M/HAL_TXSTAT_ALTRATE">HAL_TXSTAT_ALTRATE</a>;</td></tr>
<tr><th id="524">524</th><td>		<b>break</b>;</td></tr>
<tr><th id="525">525</th><td>	<b>case</b> <var>2</var>:</td></tr>
<tr><th id="526">526</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rate" title='ath_tx_status::ts_rate' data-ref="ath_tx_status::ts_rate" data-ref-filename="ath_tx_status..ts_rate">ts_rate</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl3) &amp; (0x00ff0000)) &gt;&gt; 16)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a>, <a class="macro" href="ar5416desc.h.html#153" title="0x00ff0000" data-ref="_M/AR_XmitRate2">AR_XmitRate2</a>) |</td></tr>
<tr><th id="527">527</th><td>			<a class="macro" href="../ah_desc.h.html#39" title="0x80" data-ref="_M/HAL_TXSTAT_ALTRATE">HAL_TXSTAT_ALTRATE</a>;</td></tr>
<tr><th id="528">528</th><td>		<b>break</b>;</td></tr>
<tr><th id="529">529</th><td>	<b>case</b> <var>3</var>:</td></tr>
<tr><th id="530">530</th><td>		<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rate" title='ath_tx_status::ts_rate' data-ref="ath_tx_status::ts_rate" data-ref-filename="ath_tx_status..ts_rate">ts_rate</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl3) &amp; (0xff000000)) &gt;&gt; 24)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#81" title="u.tx.ctl3" data-ref="_M/ds_ctl3">ds_ctl3</a>, <a class="macro" href="ar5416desc.h.html#155" title="0xff000000" data-ref="_M/AR_XmitRate3">AR_XmitRate3</a>) |</td></tr>
<tr><th id="531">531</th><td>			<a class="macro" href="../ah_desc.h.html#39" title="0x80" data-ref="_M/HAL_TXSTAT_ALTRATE">HAL_TXSTAT_ALTRATE</a>;</td></tr>
<tr><th id="532">532</th><td>		<b>break</b>;</td></tr>
<tr><th id="533">533</th><td>	}</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi" title='ath_tx_status::ts_rssi' data-ref="ath_tx_status::ts_rssi" data-ref-filename="ath_tx_status..ts_rssi">ts_rssi</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[5]) &amp; (0xff000000)) &gt;&gt; 24)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>5</var>], <a class="macro" href="ar5416desc.h.html#259" title="0xff000000" data-ref="_M/AR_TxRSSICombined">AR_TxRSSICombined</a>);</td></tr>
<tr><th id="536">536</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ctl" title='ath_tx_status::ts_rssi_ctl' data-ref="ath_tx_status::ts_rssi_ctl" data-ref-filename="ath_tx_status..ts_rssi_ctl">ts_rssi_ctl</a>[<var>0</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[0]) &amp; (0x000000ff)) &gt;&gt; 0)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>0</var>], <a class="macro" href="ar5416desc.h.html#213" title="0x000000ff" data-ref="_M/AR_TxRSSIAnt00">AR_TxRSSIAnt00</a>);</td></tr>
<tr><th id="537">537</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ctl" title='ath_tx_status::ts_rssi_ctl' data-ref="ath_tx_status::ts_rssi_ctl" data-ref-filename="ath_tx_status..ts_rssi_ctl">ts_rssi_ctl</a>[<var>1</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[0]) &amp; (0x0000ff00)) &gt;&gt; 8)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>0</var>], <a class="macro" href="ar5416desc.h.html#215" title="0x0000ff00" data-ref="_M/AR_TxRSSIAnt01">AR_TxRSSIAnt01</a>);</td></tr>
<tr><th id="538">538</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ctl" title='ath_tx_status::ts_rssi_ctl' data-ref="ath_tx_status::ts_rssi_ctl" data-ref-filename="ath_tx_status..ts_rssi_ctl">ts_rssi_ctl</a>[<var>2</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[0]) &amp; (0x00ff0000)) &gt;&gt; 16)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>0</var>], <a class="macro" href="ar5416desc.h.html#217" title="0x00ff0000" data-ref="_M/AR_TxRSSIAnt02">AR_TxRSSIAnt02</a>);</td></tr>
<tr><th id="539">539</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ext" title='ath_tx_status::ts_rssi_ext' data-ref="ath_tx_status::ts_rssi_ext" data-ref-filename="ath_tx_status..ts_rssi_ext">ts_rssi_ext</a>[<var>0</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[5]) &amp; (0x000000ff)) &gt;&gt; 0)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>5</var>], <a class="macro" href="ar5416desc.h.html#253" title="0x000000ff" data-ref="_M/AR_TxRSSIAnt10">AR_TxRSSIAnt10</a>);</td></tr>
<tr><th id="540">540</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ext" title='ath_tx_status::ts_rssi_ext' data-ref="ath_tx_status::ts_rssi_ext" data-ref-filename="ath_tx_status..ts_rssi_ext">ts_rssi_ext</a>[<var>1</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[5]) &amp; (0x0000ff00)) &gt;&gt; 8)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>5</var>], <a class="macro" href="ar5416desc.h.html#255" title="0x0000ff00" data-ref="_M/AR_TxRSSIAnt11">AR_TxRSSIAnt11</a>);</td></tr>
<tr><th id="541">541</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_rssi_ext" title='ath_tx_status::ts_rssi_ext' data-ref="ath_tx_status::ts_rssi_ext" data-ref-filename="ath_tx_status..ts_rssi_ext">ts_rssi_ext</a>[<var>2</var>] = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[5]) &amp; (0x00ff0000)) &gt;&gt; 16)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>5</var>], <a class="macro" href="ar5416desc.h.html#257" title="0x00ff0000" data-ref="_M/AR_TxRSSIAnt12">AR_TxRSSIAnt12</a>);</td></tr>
<tr><th id="542">542</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_evm0" title='ath_tx_status::ts_evm0' data-ref="ath_tx_status::ts_evm0" data-ref-filename="ath_tx_status..ts_evm0">ts_evm0</a> = <a class="macro" href="ar5416desc.h.html#263" title="(ds_txstatus)[6]" data-ref="_M/AR_TxEVM0">AR_TxEVM0</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="543">543</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_evm1" title='ath_tx_status::ts_evm1' data-ref="ath_tx_status::ts_evm1" data-ref-filename="ath_tx_status..ts_evm1">ts_evm1</a> = <a class="macro" href="ar5416desc.h.html#266" title="(ds_txstatus)[7]" data-ref="_M/AR_TxEVM1">AR_TxEVM1</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="544">544</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_evm2" title='ath_tx_status::ts_evm2' data-ref="ath_tx_status::ts_evm2" data-ref-filename="ath_tx_status..ts_evm2">ts_evm2</a> = <a class="macro" href="ar5416desc.h.html#269" title="(ds_txstatus)[8]" data-ref="_M/AR_TxEVM2">AR_TxEVM2</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>);</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_shortretry" title='ath_tx_status::ts_shortretry' data-ref="ath_tx_status::ts_shortretry" data-ref-filename="ath_tx_status..ts_shortretry">ts_shortretry</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[1]) &amp; (0x000000f0)) &gt;&gt; 4)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>], <a class="macro" href="ar5416desc.h.html#228" title="0x000000f0" data-ref="_M/AR_RTSFailCnt">AR_RTSFailCnt</a>);</td></tr>
<tr><th id="547">547</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_longretry" title='ath_tx_status::ts_longretry' data-ref="ath_tx_status::ts_longretry" data-ref-filename="ath_tx_status..ts_longretry">ts_longretry</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ds_txstatus[1]) &amp; (0x00000f00)) &gt;&gt; 8)" data-ref="_M/MS">MS</a>(<a class="local col4 ref" href="#44ds_txstatus" title='ds_txstatus' data-ref="44ds_txstatus" data-ref-filename="44ds_txstatus">ds_txstatus</a>[<var>1</var>], <a class="macro" href="ar5416desc.h.html#230" title="0x00000f00" data-ref="_M/AR_DataFailCnt">AR_DataFailCnt</a>);</td></tr>
<tr><th id="548">548</th><td>	<i>/*</i></td></tr>
<tr><th id="549">549</th><td><i>	 * The retry count has the number of un-acked tries for the</i></td></tr>
<tr><th id="550">550</th><td><i>	 * final series used.  When doing multi-rate retry we must</i></td></tr>
<tr><th id="551">551</th><td><i>	 * fixup the retry count by adding in the try counts for</i></td></tr>
<tr><th id="552">552</th><td><i>	 * each series that was fully-processed.  Beware that this</i></td></tr>
<tr><th id="553">553</th><td><i>	 * takes values from the try counts in the final descriptor.</i></td></tr>
<tr><th id="554">554</th><td><i>	 * These are not required by the hardware.  We assume they</i></td></tr>
<tr><th id="555">555</th><td><i>	 * are placed there by the driver as otherwise we have no</i></td></tr>
<tr><th id="556">556</th><td><i>	 * access and the driver can't do the calculation because it</i></td></tr>
<tr><th id="557">557</th><td><i>	 * doesn't know the descriptor format.</i></td></tr>
<tr><th id="558">558</th><td><i>	 */</i></td></tr>
<tr><th id="559">559</th><td>	<b>switch</b> (<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_finaltsi" title='ath_tx_status::ts_finaltsi' data-ref="ath_tx_status::ts_finaltsi" data-ref-filename="ath_tx_status..ts_finaltsi">ts_finaltsi</a>) {</td></tr>
<tr><th id="560">560</th><td>	<b>case</b> <var>3</var>: <a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_longretry" title='ath_tx_status::ts_longretry' data-ref="ath_tx_status::ts_longretry" data-ref-filename="ath_tx_status..ts_longretry">ts_longretry</a> += <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl2) &amp; (0x0f000000)) &gt;&gt; 24)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a>, <a class="macro" href="ar5416desc.h.html#143" title="0x0f000000" data-ref="_M/AR_XmitDataTries2">AR_XmitDataTries2</a>);</td></tr>
<tr><th id="561">561</th><td>	<b>case</b> <var>2</var>: <a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_longretry" title='ath_tx_status::ts_longretry' data-ref="ath_tx_status::ts_longretry" data-ref-filename="ath_tx_status..ts_longretry">ts_longretry</a> += <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl2) &amp; (0x00f00000)) &gt;&gt; 20)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a>, <a class="macro" href="ar5416desc.h.html#141" title="0x00f00000" data-ref="_M/AR_XmitDataTries1">AR_XmitDataTries1</a>);</td></tr>
<tr><th id="562">562</th><td>	<b>case</b> <var>1</var>: <a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_longretry" title='ath_tx_status::ts_longretry' data-ref="ath_tx_status::ts_longretry" data-ref-filename="ath_tx_status..ts_longretry">ts_longretry</a> += <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;u.tx.ctl2) &amp; (0x000f0000)) &gt;&gt; 16)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="macro" href="ar5416desc.h.html#80" title="u.tx.ctl2" data-ref="_M/ds_ctl2">ds_ctl2</a>, <a class="macro" href="ar5416desc.h.html#139" title="0x000f0000" data-ref="_M/AR_XmitDataTries0">AR_XmitDataTries0</a>);</td></tr>
<tr><th id="563">563</th><td>	}</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>	<i>/*</i></td></tr>
<tr><th id="566">566</th><td><i>	 * These fields are not used. Zero these to preserve compatability</i></td></tr>
<tr><th id="567">567</th><td><i>	 * with existing drivers.</i></td></tr>
<tr><th id="568">568</th><td><i>	 */</i></td></tr>
<tr><th id="569">569</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_virtcol" title='ath_tx_status::ts_virtcol' data-ref="ath_tx_status::ts_virtcol" data-ref-filename="ath_tx_status..ts_virtcol">ts_virtcol</a> = <a class="macro" href="../ah_internal.h.html#508" title="(((ads-&gt;ds_ctl1) &amp; (0x0000f000)) &gt;&gt; 12)" data-ref="_M/MS">MS</a>(<a class="local col3 ref" href="#43ads" title='ads' data-ref="43ads" data-ref-filename="43ads">ads</a>-&gt;<a class="ref field" href="ar5416desc.h.html#ar5416_desc::ds_ctl1" title='ar5416_desc::ds_ctl1' data-ref="ar5416_desc::ds_ctl1" data-ref-filename="ar5416_desc..ds_ctl1">ds_ctl1</a>, <a class="macro" href="ar5416desc.h.html#232" title="0x0000f000" data-ref="_M/AR_VirtRetryCnt">AR_VirtRetryCnt</a>);</td></tr>
<tr><th id="570">570</th><td>	<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_antenna" title='ath_tx_status::ts_antenna' data-ref="ath_tx_status::ts_antenna" data-ref-filename="ath_tx_status..ts_antenna">ts_antenna</a> = <var>0</var>; <i>/* We don't switch antennas on Owl*/</i></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>	<i>/* handle tx trigger level changes internally */</i></td></tr>
<tr><th id="573">573</th><td>	<b>if</b> ((<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_status" title='ath_tx_status::ts_status' data-ref="ath_tx_status::ts_status" data-ref-filename="ath_tx_status..ts_status">ts_status</a> &amp; <a class="macro" href="../ah_desc.h.html#63" title="0x04" data-ref="_M/HAL_TXERR_FIFO">HAL_TXERR_FIFO</a>) ||</td></tr>
<tr><th id="574">574</th><td>	    (<a class="local col2 ref" href="#42ts" title='ts' data-ref="42ts" data-ref-filename="42ts">ts</a>-&gt;<a class="ref field" href="../ah_desc.h.html#ath_tx_status::ts_flags" title='ath_tx_status::ts_flags' data-ref="ath_tx_status::ts_flags" data-ref-filename="ath_tx_status..ts_flags">ts_flags</a> &amp; (<a class="macro" href="../ah_desc.h.html#71" title="0x20" data-ref="_M/HAL_TX_DATA_UNDERRUN">HAL_TX_DATA_UNDERRUN</a> | <a class="macro" href="../ah_desc.h.html#72" title="0x40" data-ref="_M/HAL_TX_DELIM_UNDERRUN">HAL_TX_DELIM_UNDERRUN</a>)))</td></tr>
<tr><th id="575">575</th><td>		<a class="ref fn" href="../ar5212/ar5212.h.html#ar5212UpdateTxTrigLevel" title='ar5212UpdateTxTrigLevel' data-ref="ar5212UpdateTxTrigLevel" data-ref-filename="ar5212UpdateTxTrigLevel">ar5212UpdateTxTrigLevel</a>(<a class="local col0 ref" href="#40ah" title='ah' data-ref="40ah" data-ref-filename="40ah">ah</a>, <a class="enum" href="../ah.h.html#AH_TRUE" title='AH_TRUE' data-ref="AH_TRUE" data-ref-filename="AH_TRUE">AH_TRUE</a>);</td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td>	<b>return</b> <a class="enum" href="../ah.h.html#HAL_OK" title='HAL_OK' data-ref="HAL_OK" data-ref-filename="HAL_OK">HAL_OK</a>;</td></tr>
<tr><th id="578">578</th><td>}</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#<span data-ppcond="580">if</span> 0</u></td></tr>
<tr><th id="581">581</th><td>HAL_BOOL</td></tr>
<tr><th id="582">582</th><td>ar5416SetGlobalTxTimeout(<b>struct</b> ath_hal *ah, u_int tu)</td></tr>
<tr><th id="583">583</th><td>{</td></tr>
<tr><th id="584">584</th><td>	<b>struct</b> ath_hal_5416 *ahp = AH5416(ah);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>	<b>if</b> (tu &gt; <var>0xFFFF</var>) {</td></tr>
<tr><th id="587">587</th><td>		HALDEBUG(ah, HAL_DEBUG_ANY, <q>"%s: bad global tx timeout %u\n"</q>,</td></tr>
<tr><th id="588">588</th><td>		    <b>__func__</b>, tu);</td></tr>
<tr><th id="589">589</th><td>		<i>/* restore default handling */</i></td></tr>
<tr><th id="590">590</th><td>		ahp-&gt;ah_globaltxtimeout = (u_int) -<var>1</var>;</td></tr>
<tr><th id="591">591</th><td>		<b>return</b> AH_FALSE;</td></tr>
<tr><th id="592">592</th><td>	}</td></tr>
<tr><th id="593">593</th><td>	OS_REG_RMW_FIELD(ah, AR_GTXTO, AR_GTXTO_TIMEOUT_LIMIT, tu);</td></tr>
<tr><th id="594">594</th><td>	ahp-&gt;ah_globaltxtimeout = tu;</td></tr>
<tr><th id="595">595</th><td>	<b>return</b> AH_TRUE;</td></tr>
<tr><th id="596">596</th><td>}</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>u_int</td></tr>
<tr><th id="599">599</th><td>ar5416GetGlobalTxTimeout(<b>struct</b> ath_hal *ah)</td></tr>
<tr><th id="600">600</th><td>{</td></tr>
<tr><th id="601">601</th><td>	<b>return</b> MS(OS_REG_READ(ah, AR_GTXTO), AR_GTXTO_TIMEOUT_LIMIT);</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><em>void</em></td></tr>
<tr><th id="605">605</th><td>ar5416Set11nRateScenario(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds,</td></tr>
<tr><th id="606">606</th><td>        u_int durUpdateEn, u_int rtsctsRate,</td></tr>
<tr><th id="607">607</th><td>	HAL_11N_RATE_SERIES series[], u_int nseries)</td></tr>
<tr><th id="608">608</th><td>{</td></tr>
<tr><th id="609">609</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>	HALASSERT(nseries == <var>4</var>);</td></tr>
<tr><th id="612">612</th><td>	(<em>void</em>)nseries;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>	ads-&gt;ds_ctl2 = set11nTries(series, <var>0</var>)</td></tr>
<tr><th id="616">616</th><td>		     | set11nTries(series, <var>1</var>)</td></tr>
<tr><th id="617">617</th><td>		     | set11nTries(series, <var>2</var>)</td></tr>
<tr><th id="618">618</th><td>		     | set11nTries(series, <var>3</var>)</td></tr>
<tr><th id="619">619</th><td>		     | (durUpdateEn ? AR_DurUpdateEn : <var>0</var>);</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>	ads-&gt;ds_ctl3 = set11nRate(series, <var>0</var>)</td></tr>
<tr><th id="622">622</th><td>		     | set11nRate(series, <var>1</var>)</td></tr>
<tr><th id="623">623</th><td>		     | set11nRate(series, <var>2</var>)</td></tr>
<tr><th id="624">624</th><td>		     | set11nRate(series, <var>3</var>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>	ads-&gt;ds_ctl4 = set11nPktDurRTSCTS(series, <var>0</var>)</td></tr>
<tr><th id="627">627</th><td>		     | set11nPktDurRTSCTS(series, <var>1</var>);</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td>	ads-&gt;ds_ctl5 = set11nPktDurRTSCTS(series, <var>2</var>)</td></tr>
<tr><th id="630">630</th><td>		     | set11nPktDurRTSCTS(series, <var>3</var>);</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>	ads-&gt;ds_ctl7 = set11nRateFlags(series, <var>0</var>)</td></tr>
<tr><th id="633">633</th><td>		     | set11nRateFlags(series, <var>1</var>)</td></tr>
<tr><th id="634">634</th><td>		     | set11nRateFlags(series, <var>2</var>)</td></tr>
<tr><th id="635">635</th><td>		     | set11nRateFlags(series, <var>3</var>)</td></tr>
<tr><th id="636">636</th><td>		     | SM(rtsctsRate, AR_RTSCTSRate);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>	<i>/*</i></td></tr>
<tr><th id="639">639</th><td><i>	 * Enable RTSCTS if any of the series is flagged for RTSCTS,</i></td></tr>
<tr><th id="640">640</th><td><i>	 * but only if CTS is not enabled.</i></td></tr>
<tr><th id="641">641</th><td><i>	 */</i></td></tr>
<tr><th id="642">642</th><td>	<i>/*</i></td></tr>
<tr><th id="643">643</th><td><i>	 * FIXME : the entire RTS/CTS handling should be moved to this</i></td></tr>
<tr><th id="644">644</th><td><i>	 * function (by passing the global RTS/CTS flags to this function).</i></td></tr>
<tr><th id="645">645</th><td><i>	 * currently it is split between this function and the</i></td></tr>
<tr><th id="646">646</th><td><i>	 * setupFiirstDescriptor. with this current implementation there</i></td></tr>
<tr><th id="647">647</th><td><i>	 * is an implicit assumption that setupFirstDescriptor is called</i></td></tr>
<tr><th id="648">648</th><td><i>	 * before this function. </i></td></tr>
<tr><th id="649">649</th><td><i>	 */</i></td></tr>
<tr><th id="650">650</th><td>	<b>if</b> (((series[<var>0</var>].RateFlags &amp; HAL_RATESERIES_RTS_CTS) ||</td></tr>
<tr><th id="651">651</th><td>	     (series[<var>1</var>].RateFlags &amp; HAL_RATESERIES_RTS_CTS) ||</td></tr>
<tr><th id="652">652</th><td>	     (series[<var>2</var>].RateFlags &amp; HAL_RATESERIES_RTS_CTS) ||</td></tr>
<tr><th id="653">653</th><td>	     (series[<var>3</var>].RateFlags &amp; HAL_RATESERIES_RTS_CTS) )  &amp;&amp;</td></tr>
<tr><th id="654">654</th><td>	    (ads-&gt;ds_ctl0 &amp; AR_CTSEnable) == <var>0</var>) {</td></tr>
<tr><th id="655">655</th><td>		ads-&gt;ds_ctl0 |= AR_RTSEnable;</td></tr>
<tr><th id="656">656</th><td>		ads-&gt;ds_ctl0 &amp;= ~AR_CTSEnable;</td></tr>
<tr><th id="657">657</th><td>	}</td></tr>
<tr><th id="658">658</th><td>}</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td><em>void</em></td></tr>
<tr><th id="661">661</th><td>ar5416Set11nAggrMiddle(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds, u_int numDelims)</td></tr>
<tr><th id="662">662</th><td>{</td></tr>
<tr><th id="663">663</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="664">664</th><td>	uint32_t *ds_txstatus = AR5416_DS_TXSTATUS(ah,ads);</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>	ads-&gt;ds_ctl1 |= (AR_IsAggr | AR_MoreAggr);</td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td>	ads-&gt;ds_ctl6 &amp;= ~AR_PadDelim;</td></tr>
<tr><th id="669">669</th><td>	ads-&gt;ds_ctl6 |= SM(numDelims, AR_PadDelim);</td></tr>
<tr><th id="670">670</th><td>	ads-&gt;ds_ctl6 &amp;= ~AR_AggrLen;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>	<i>/*</i></td></tr>
<tr><th id="673">673</th><td><i>	 * Clear the TxDone status here, may need to change</i></td></tr>
<tr><th id="674">674</th><td><i>	 * func name to reflect this</i></td></tr>
<tr><th id="675">675</th><td><i>	 */</i></td></tr>
<tr><th id="676">676</th><td>	ds_txstatus[<var>9</var>] &amp;= ~AR_TxDone;</td></tr>
<tr><th id="677">677</th><td>}</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><em>void</em></td></tr>
<tr><th id="680">680</th><td>ar5416Clr11nAggr(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds)</td></tr>
<tr><th id="681">681</th><td>{</td></tr>
<tr><th id="682">682</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td>	ads-&gt;ds_ctl1 &amp;= (~AR_IsAggr &amp; ~AR_MoreAggr);</td></tr>
<tr><th id="685">685</th><td>	ads-&gt;ds_ctl6 &amp;= ~AR_PadDelim;</td></tr>
<tr><th id="686">686</th><td>	ads-&gt;ds_ctl6 &amp;= ~AR_AggrLen;</td></tr>
<tr><th id="687">687</th><td>}</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><em>void</em></td></tr>
<tr><th id="690">690</th><td>ar5416Set11nBurstDuration(<b>struct</b> ath_hal *ah, <b>struct</b> ath_desc *ds,</td></tr>
<tr><th id="691">691</th><td>                                                  u_int burstDuration)</td></tr>
<tr><th id="692">692</th><td>{</td></tr>
<tr><th id="693">693</th><td>	<b>struct</b> ar5416_desc *ads = AR5416DESC(ds);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>	ads-&gt;ds_ctl2 &amp;= ~AR_BurstDur;</td></tr>
<tr><th id="696">696</th><td>	ads-&gt;ds_ctl2 |= SM(burstDuration, AR_BurstDur);</td></tr>
<tr><th id="697">697</th><td>}</td></tr>
<tr><th id="698">698</th><td><u>#<span data-ppcond="580">endif</span></u></td></tr>
<tr><th id="699">699</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
