# //  ModelSim SE-64 10.5b May 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 10:55:38 on Oct 18,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Error: ../../src/top.vhd(23): near ")": (vcom-1576) expecting IDENTIFIER.
# End time: 10:55:38 on Oct 18,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 10:56:04 on Oct 18,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Error: ../../src/top.vhd(52): near "seven_seg": (vcom-1576) expecting COMPONENT.
# ** Error: ../../src/top.vhd(59): (vcom-1436) Actual expression (infix expression) of formal "oper" is not globally static.
# ** Error: ../../src/top.vhd(64): (vcom-1484) Unknown formal identifier "input1".
# ** Error: ../../src/top.vhd(65): (vcom-1484) Unknown formal identifier "input2".
# ** Error: ../../src/top.vhd(66): (vcom-1484) Unknown formal identifier "input3".
# ** Error: ../../src/top.vhd(67): (vcom-1484) Unknown formal identifier "reset".
# ** Error: ../../src/top.vhd(68): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../../src/top.vhd(69): (vcom-1484) Unknown formal identifier "hex0".
# ** Error: ../../src/top.vhd(70): (vcom-1484) Unknown formal identifier "hex1".
# ** Error: ../../src/top.vhd(71): (vcom-1484) Unknown formal identifier "hex2".
# ** Error: ../../src/top.vhd(78): Signal "a" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(79): Signal "asig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(85): Signal "b" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(86): Signal "bsig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(103): near "EOF": syntax error
# End time: 10:56:04 on Oct 18,2016, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 10:58:37 on Oct 18,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Error: ../../src/top.vhd(59): (vcom-1436) Actual expression (infix expression) of formal "oper" is not globally static.
# ** Error: ../../src/top.vhd(64): (vcom-1436) Actual expression (infix expression) of formal "input1" is not globally static.
# ** Error: ../../src/top.vhd(65): (vcom-1436) Actual expression (infix expression) of formal "input2" is not globally static.
# ** Error: ../../src/top.vhd(66): (vcom-1436) Actual expression (infix expression) of formal "input3" is not globally static.
# ** Error: ../../src/top.vhd(78): Signal "a" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(79): Signal "asig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(85): Signal "b" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(86): Signal "bsig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(103): near "EOF": syntax error
# End time: 10:58:37 on Oct 18,2016, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 10:59:08 on Oct 18,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Error: ../../src/top.vhd(59): (vcom-1436) Actual expression (infix expression) of formal "oper" is not globally static.
# ** Error: ../../src/top.vhd(64): (vcom-1436) Actual expression (infix expression) of formal "input1" is not globally static.
# ** Error: ../../src/top.vhd(65): (vcom-1436) Actual expression (infix expression) of formal "input2" is not globally static.
# ** Error: ../../src/top.vhd(66): (vcom-1436) Actual expression (infix expression) of formal "input3" is not globally static.
# ** Error: ../../src/top.vhd(78): Signal "a" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(79): Signal "asig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(85): Signal "b" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(86): Signal "bsig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(103): near "EOF": syntax error
# End time: 10:59:08 on Oct 18,2016, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5b Compiler 2016.05 May 21 2016
# Start time: 11:05:44 on Oct 18,2016
# vcom -reportprogress 300 -93 -work work ../../src/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top
# -- Compiling architecture arch of top
# ** Error: ../../src/top.vhd(56): Type error resolving infix expression "&" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(61): Signal "opersig" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../../src/top.vhd(66): (vcom-1436) Actual expression (infix expression) of formal "input1" is not globally static.
# ** Error: ../../src/top.vhd(67): (vcom-1436) Actual expression (infix expression) of formal "input2" is not globally static.
# ** Error: ../../src/top.vhd(68): (vcom-1436) Actual expression (infix expression) of formal "input3" is not globally static.
# ** Error: ../../src/top.vhd(80): Signal "a" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(81): Signal "asig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(87): Signal "b" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(88): Signal "bsig" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../../src/top.vhd(95): (vcom-1136) Unknown identifier "addsig".
# ** Error: ../../src/top.vhd(102): (vcom-1136) Unknown identifier "subsig".
# ** Error: ../../src/top.vhd(105): near "EOF": syntax error
# End time: 11:05:45 on Oct 18,2016, Elapsed time: 0:00:01
# Errors: 12, Warnings: 0
# ** Error: c:/software/mentorgraphics/win64/vcom failed.
# Error in macro ./sim.do line 2
# c:/software/mentorgraphics/win64/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/top.vhd"
