# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-09-27 13:54+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../arch/xtensa/mmu.rst:3
msgid "MMUv3 initialization sequence"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:5
msgid ""
"The code in the initialize_mmu macro sets up MMUv3 memory mapping "
"identically to MMUv2 fixed memory mapping. Depending on "
"CONFIG_INITIALIZE_XTENSA_MMU_INSIDE_VMLINUX symbol this code is located in "
"addresses it was linked for (symbol undefined), or not (symbol defined), so "
"it needs to be position-independent."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:11
msgid "The code has the following assumptions:"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:13
msgid "This code fragment is run only on an MMU v3."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:14
msgid "TLBs are in their reset state."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:15
msgid "ITLBCFG and DTLBCFG are zero (reset state)."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:16
msgid "RASID is 0x04030201 (reset state)."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:17
msgid "PS.RING is zero (reset state)."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:18
msgid ""
"LITBASE is zero (reset state, PC-relative literals); required to be PIC."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:20
msgid "TLB setup proceeds along the following steps."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:22
msgid "Legend:"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:24
msgid "VA = virtual address (two upper nibbles of it);"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:25
msgid "PA = physical address (two upper nibbles of it);"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:26
msgid "pc = physical range that contains this code;"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:28
msgid ""
"After step 2, we jump to virtual address in the range 0x40000000..0x5fffffff "
"or 0x00000000..0x1fffffff, depending on whether the kernel was loaded below "
"0x40000000 or above. That address corresponds to next instruction to execute "
"in this code. After step 4, we jump to intended (linked) address of this "
"code. The scheme below assumes that the kernel is loaded below 0x40000000."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step0"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step1"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step2"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step3"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step4"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:35
msgid "Step5"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:37
msgid "VA"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:37
msgid "PA"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:39
msgid "E0..FF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:39
msgid "-> E0"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:39
msgid "F0..FF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:39 ../../../arch/xtensa/mmu.rst:40
msgid "-> F0"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:40
msgid "C0..DF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:40
msgid "-> C0"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:40
msgid "E0..EF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:41
msgid "A0..BF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:41
msgid "-> A0"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:41
msgid "D8..DF"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:41 ../../../arch/xtensa/mmu.rst:42
#: ../../../arch/xtensa/mmu.rst:46
msgid "-> 00"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:42
msgid "80..9F"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:42
msgid "-> 80"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:42
msgid "D0..D7"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:43
msgid "60..7F"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:43
msgid "-> 60"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:44
msgid "40..5F"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:44
msgid "-> 40"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:44
msgid "-> pc"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:45
msgid "20..3F"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:45
msgid "-> 20"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:46
msgid "00..1F"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:49
msgid ""
"The default location of IO peripherals is above 0xf0000000. This may be "
"changed using a \"ranges\" property in a device tree simple-bus node. See "
"the Devicetree Specification, section 4.5 for details on the syntax and "
"semantics of simple-bus nodes. The following limitations apply:"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:54
msgid "Only top level simple-bus nodes are considered"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:56
msgid "Only one (first) simple-bus node is considered"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:58
msgid "Empty \"ranges\" properties are not supported"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:60
msgid "Only the first triplet in the \"ranges\" property is considered"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:62
msgid ""
"The parent-bus-address value is rounded down to the nearest 256MB boundary"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:64
msgid ""
"The IO area covers the entire 256MB segment of parent-bus-address; the "
"\"ranges\" triplet length field is ignored"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:69
msgid "MMUv3 address space layouts."
msgstr ""

#: ../../../arch/xtensa/mmu.rst:71
msgid "Default MMUv2-compatible layout::"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:114
msgid "256MB cached + 256MB uncached layout::"
msgstr ""

#: ../../../arch/xtensa/mmu.rst:158
msgid "512MB cached + 512MB uncached layout::"
msgstr ""
