
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.0.18.0

// backanno -o FFT_fft_vo.vo -sp High-Performance_1.2V -w -neg -gui FFT_fft.udb 
// Netlist created on Fri Nov 18 17:11:14 2022
// Netlist written on Fri Nov 18 17:11:24 2022
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module fft_controller ( reset, data_in, start, load, load_address, data_out, 
                        done, clk );
  input  reset;
  input  [7:0] data_in;
  input  start, load;
  input  [5:0] load_address;
  input  clk;
  output [7:0] data_out;
  output done;
  wire   n31_adj_204, n5297, n2279, \out_address[5] , processing_N_15, reset_c, 
         slow_clk, \counter.n5015 , VCC_net, \butterfly_iter[0] , n36, 
         \counter.n2282 , \counter.n37_c[5] , \counter.n5279 , \counter.n2310 , 
         \fft_level[5] , n1843, \counter.n37_c[4] , \counter.n37_c[3] , 
         \counter.n5276 , \fft_level[4] , \counter.n2308 , \fft_level[3] , 
         \counter.n37_c[2] , \counter.n37_c[1] , \counter.n5273 , 
         \fft_level[2] , \counter.n2306 , \fft_level[1] , \counter.n37_c[0] , 
         \counter.n5270 , \fft_level[0] , \counter.n5288 , \counter.n2286 , 
         \butterfly_iter[5] , n31, \counter.n5285 , \butterfly_iter[4] , 
         \counter.n2284 , \butterfly_iter[3] , n33, n32, \counter.n5282 , 
         \butterfly_iter[2] , \butterfly_iter[1] , n35, n34, 
         \address_generator.standard_logic.n5024 , n6, 
         \address_generator.standard_logic.n2267 , n7, 
         \address_generator.standard_logic.address_a_5__N_73[1] , 
         \address_generator.standard_logic.address_a_5__N_73[2] , 
         \address_generator.standard_logic.n2269 , 
         \address_generator.standard_logic.n5030 , 
         \address_generator.standard_logic.n2271 , 
         \address_generator.standard_logic.n1_c[5] , 
         \address_generator.standard_logic.address_a_5__N_73[5] , 
         \address_generator.standard_logic.address_a_5__N_73[6] , 
         \address_generator.standard_logic.n5021 , 
         \address_generator.standard_logic.fft_level_0__N_18 , 
         \address_a_5__N_73[0] , \address_generator.standard_logic.n5027 , 
         \address_generator.standard_logic.n1_c[4] , 
         \address_generator.standard_logic.n1_c[3] , 
         \address_generator.standard_logic.address_a_5__N_73[3] , 
         \address_generator.standard_logic.address_a_5__N_73[4] , n34_adj_207, 
         n35_adj_208, n5291, \out_address[2] , n2275, \out_address[1] , n2277, 
         n32_adj_205, n33_adj_206, n5294, \out_address[4] , \out_address[3] , 
         n36_adj_209, n5018, \out_address[0] , \butt.n5198 , \butt.n1[5] , 
         data_out_c_5, \butt.n2315 , \butt.n1[4] , data_out_c_4, \b_out[4] , 
         \b_out[5] , \butt.n2317 , \butt.n5150 , \butt.n1_adj_177[15] , 
         \a[31] , \butt.n2375 , \butt.n1_adj_177[14] , \a[30] , \b_out[30] , 
         \b_out[31] , \butt.n5135 , \butt.n1_adj_177[13] , \a[29] , 
         \butt.n2373 , \butt.n1_adj_177[12] , \a[28] , \b_out[28] , 
         \b_out[29] , \butt.n5120 , \butt.n1_adj_177[11] , \a[27] , 
         \butt.n2371 , \butt.n1_adj_177[10] , \a[26] , \b_out[26] , 
         \b_out[27] , \butt.n5105 , \butt.n1_adj_177[9] , \a[25] , 
         \butt.n2369 , \butt.n1_adj_177[8] , \a[24] , \b_out[24] , \b_out[25] , 
         \butt.n5090 , \butt.n1_adj_177[7] , \a[23] , \butt.n2367 , 
         \butt.n1_adj_177[6] , \a[22] , \b_out[22] , \b_out[23] , \butt.n5075 , 
         \butt.n1_adj_177[5] , \a[21] , \butt.n2365 , \butt.n1_adj_177[4] , 
         \a[20] , \b_out[20] , \b_out[21] , \butt.n5060 , \butt.n1_adj_177[3] , 
         \a[19] , \butt.n2363 , \butt.n1_adj_177[2] , \a[18] , \b_out[18] , 
         \b_out[19] , \butt.n5036 , \butt.n1_adj_177[1] , \a[17] , 
         \butt.n1_adj_177[0] , \a[16] , \b_out[16] , \b_out[17] , \butt.n5162 , 
         \butt.n2360 , n2116, n2115, \a_out[31] , \butt.n5147 , n2118, n2117, 
         \butt.n2358 , n2120, n2119, \a_out[29] , \a_out[30] , \butt.n5132 , 
         n2122, n2121, \butt.n2356 , n2124, n2123, \a_out[27] , \a_out[28] , 
         \butt.n5117 , n2126, n2125, \butt.n2354 , n2128, n2127, \a_out[25] , 
         \a_out[26] , \butt.n5102 , n2130, n2129, \butt.n2352 , n2132, n2131, 
         \a_out[23] , \a_out[24] , \butt.n5087 , n2134, n2133, \butt.n2350 , 
         n2136, n2135, \a_out[21] , \a_out[22] , \butt.n5072 , n2138, n2137, 
         \butt.n2348 , n2140, n2139, \a_out[19] , \a_out[20] , \butt.n5057 , 
         n2142, n2141, \butt.n2346 , n2144, n2143, \a_out[17] , \a_out[18] , 
         \butt.n5033 , n2146, n2145, \a_out[16] , \butt.n5258 , \butt.n1[15] , 
         \a[15] , \butt.n2325 , \butt.n1[14] , \a[14] , \b_out[14] , 
         \b_out[15] , \butt.n5186 , \butt.n1[3] , data_out_c_3, \butt.n2313 , 
         \butt.n1[2] , data_out_c_2, \b_out[2] , \b_out[3] , \butt.n5168 , 
         \butt.n1[1] , data_out_c_1, \butt.n1[0] , data_out_c_0, \b_out[0] , 
         \b_out[1] , \butt.n5267 , \butt.n2303 , n2083, n2082, \a_out[15] , 
         \butt.n5255 , n2085, n2084, \butt.n2301 , n2087, n2086, \a_out[13] , 
         \a_out[14] , \butt.n5243 , n2089, n2088, \butt.n2299 , n2091, n2090, 
         \a_out[11] , \a_out[12] , \butt.n5231 , n2093, n2092, \butt.n2297 , 
         n2095, n2094, \a_out[9] , \a_out[10] , \butt.n5219 , n2097, n2096, 
         \butt.n2295 , n2099, n2098, \a_out[7] , \a_out[8] , \butt.n5207 , 
         n2101, n2100, \butt.n2293 , n2103, n2102, \a_out[5] , \a_out[6] , 
         \butt.n5195 , n2105, n2104, \butt.n2291 , n2107, n2106, \a_out[3] , 
         \a_out[4] , \butt.n5183 , n2109, n2108, \butt.n2289 , n2111, n2110, 
         \a_out[1] , \a_out[2] , \butt.n5165 , n2113, n2112, \a_out[0] , 
         \butt.n5246 , \butt.n1[13] , \a[13] , \butt.n2323 , \butt.n1[12] , 
         \a[12] , \b_out[12] , \b_out[13] , \butt.n5234 , \butt.n1[11] , 
         \a[11] , \butt.n2321 , \butt.n1[10] , \a[10] , \b_out[10] , 
         \b_out[11] , \butt.n5222 , \butt.n1[9] , \a[9] , \butt.n2319 , 
         \butt.n1[8] , \a[8] , \b_out[8] , \b_out[9] , \butt.n5210 , 
         \butt.n1[7] , data_out_c_7, \butt.n1[6] , data_out_c_6, \b_out[6] , 
         \b_out[7] , \butt.mult.m_real_twiddle.n5177 , 
         \butt.mult.m_real_twiddle.result[17]_2 , 
         \butt.mult.m_real_twiddle.n2[2] , \butt.mult.m_real_twiddle.n2413 , 
         \butt.mult.m_real_twiddle.result[16]_2 , 
         \butt.mult.m_real_twiddle.n2[1] , \imag_bmult[1] , \imag_bmult[2] , 
         \butt.mult.m_real_twiddle.n2415 , \butt.mult.m_real_twiddle.n5171 , 
         \butt.mult.m_real_twiddle.result[15]_2 , 
         \butt.mult.m_real_twiddle.n2[0] , \imag_bmult[0] , 
         \butt.mult.m_real_twiddle.n5264 , \butt.mult.m_real_twiddle.n2410 , 
         \butt.mult.result[30] , \butt.mult.m_real_twiddle.n2[15] , 
         \butt.mult.m_real_twiddle.n5252 , \butt.mult.result[29] , 
         \butt.mult.m_real_twiddle.n2408 , \butt.mult.result[28] , 
         \butt.mult.m_real_twiddle.n2[13] , \butt.mult.m_real_twiddle.n2[14] , 
         \butt.mult.m_real_twiddle.n5240 , \butt.mult.result[27] , 
         \butt.mult.m_real_twiddle.n2406 , \butt.mult.result[26] , 
         \butt.mult.m_real_twiddle.n2[11] , \butt.mult.m_real_twiddle.n2[12] , 
         \butt.mult.m_real_twiddle.n5228 , \butt.mult.result[25] , 
         \butt.mult.m_real_twiddle.n2404 , \butt.mult.result[24] , 
         \butt.mult.m_real_twiddle.n2[9] , \butt.mult.m_real_twiddle.n2[10] , 
         \butt.mult.m_real_twiddle.n5216 , \butt.mult.result[23] , 
         \butt.mult.m_real_twiddle.n2402 , \butt.mult.result[22] , 
         \butt.mult.m_real_twiddle.n2[7] , \butt.mult.m_real_twiddle.n2[8] , 
         \butt.mult.m_real_twiddle.n5204 , \butt.mult.result[21] , 
         \butt.mult.m_real_twiddle.n2400 , \butt.mult.result[20] , 
         \butt.mult.m_real_twiddle.n2[5] , \butt.mult.m_real_twiddle.n2[6] , 
         \butt.mult.m_real_twiddle.n5192 , \butt.mult.result[19] , 
         \butt.mult.m_real_twiddle.n2398 , \butt.mult.result[18] , 
         \butt.mult.m_real_twiddle.n2[3] , \butt.mult.m_real_twiddle.n2[4] , 
         \butt.mult.m_real_twiddle.n5180 , \butt.mult.result[17] , 
         \butt.mult.m_real_twiddle.n2396 , \butt.mult.result[16] , 
         \butt.mult.m_real_twiddle.n2253 , \butt.mult.m_real_twiddle.n5174 , 
         \butt.mult.result[15] , \butt.mult.m_real_twiddle.n1582[0] , 
         \butt.mult.m_real_twiddle.n5201 , 
         \butt.mult.m_real_twiddle.result[21]_2 , 
         \butt.mult.m_real_twiddle.n2417 , 
         \butt.mult.m_real_twiddle.result[20]_2 , \imag_bmult[5] , 
         \imag_bmult[6] , \butt.mult.m_real_twiddle.n2419 , 
         \butt.mult.m_real_twiddle.n5213 , 
         \butt.mult.m_real_twiddle.result[23]_2 , 
         \butt.mult.m_real_twiddle.result[22]_2 , \imag_bmult[7] , 
         \imag_bmult[8] , \butt.mult.m_real_twiddle.n2421 , 
         \butt.mult.m_real_twiddle.n5225 , 
         \butt.mult.m_real_twiddle.result[25]_2 , 
         \butt.mult.m_real_twiddle.result[24]_2 , \imag_bmult[9] , 
         \imag_bmult[10] , \butt.mult.m_real_twiddle.n2423 , 
         \butt.mult.m_real_twiddle.n5237 , 
         \butt.mult.m_real_twiddle.result[27]_2 , 
         \butt.mult.m_real_twiddle.result[26]_2 , \imag_bmult[11] , 
         \imag_bmult[12] , \butt.mult.m_real_twiddle.n2425 , 
         \butt.mult.m_real_twiddle.n5249 , 
         \butt.mult.m_real_twiddle.result[29]_2 , 
         \butt.mult.m_real_twiddle.result[28]_2 , \imag_bmult[13] , 
         \imag_bmult[14] , \butt.mult.m_real_twiddle.n2427 , 
         \butt.mult.m_real_twiddle.n5261 , 
         \butt.mult.m_real_twiddle.result[30]_2 , \imag_bmult[15] , 
         \butt.mult.m_real_twiddle.n5189 , 
         \butt.mult.m_real_twiddle.result[19]_2 , 
         \butt.mult.m_real_twiddle.result[18]_2 , \imag_bmult[3] , 
         \imag_bmult[4] , \butt.mult.m_real.n5156 , \butt.mult.m_real.n2393 , 
         \butt.mult.m_real.result[30] , \butt.mult.m_real.n2162 , 
         \butt.mult.m_real.n5141 , \butt.mult.m_real.result[29] , 
         \butt.mult.m_real.n2391 , \butt.mult.m_real.result[28] , 
         \butt.mult.m_real.n2160 , \butt.mult.m_real.n2161 , 
         \butt.mult.m_real.n5126 , \butt.mult.m_real.result[27] , 
         \butt.mult.m_real.n2389 , \butt.mult.m_real.result[26] , 
         \butt.mult.m_real.n2158 , \butt.mult.m_real.n2159 , 
         \butt.mult.m_real.n5111 , \butt.mult.m_real.result[25] , 
         \butt.mult.m_real.n2387 , \butt.mult.m_real.result[24] , 
         \butt.mult.m_real.n2156 , \butt.mult.m_real.n2157 , 
         \butt.mult.m_real.n5096 , \butt.mult.m_real.result[23] , 
         \butt.mult.m_real.n2385 , \butt.mult.m_real.result[22] , 
         \butt.mult.m_real.n2154 , \butt.mult.m_real.n2155 , 
         \butt.mult.m_real.n5081 , \butt.mult.m_real.result[21] , 
         \butt.mult.m_real.n2383 , \butt.mult.m_real.result[20] , 
         \butt.mult.m_real.n2152 , \butt.mult.m_real.n2153 , 
         \butt.mult.m_real.n5066 , \butt.mult.m_real.result[19] , 
         \butt.mult.m_real.n2381 , \butt.mult.m_real.result[18] , 
         \butt.mult.m_real.n2150 , \butt.mult.m_real.n2151 , 
         \butt.mult.m_real.n5051 , \butt.mult.m_real.result[17] , 
         \butt.mult.m_real.n2379 , \butt.mult.m_real.result[16] , 
         \butt.mult.m_real.result[14] , \butt.mult.m_real.n2148 , 
         \butt.mult.m_real.n2149 , \butt.mult.m_real.n5042 , 
         \butt.mult.m_real.result[15] , \butt.mult.m_real.n1621[0] , 
         \butt.mult.m_real.n2147 , \butt.mult.m_real.n5039 , \butt.mult.n1[0] , 
         \real_bmult[0] , \butt.mult.m_real.n2430 , \butt.mult.m_real.n5048 , 
         \butt.mult.n1[2] , \butt.mult.n1[1] , \real_bmult[1] , 
         \real_bmult[2] , \butt.mult.m_real.n2432 , \butt.mult.m_real.n5063 , 
         \butt.mult.n1[4] , \butt.mult.n1[3] , \real_bmult[3] , 
         \real_bmult[4] , \butt.mult.m_real.n2434 , \butt.mult.m_real.n5078 , 
         \butt.mult.n1[6] , \butt.mult.n1[5] , \real_bmult[5] , 
         \real_bmult[6] , \butt.mult.m_real.n2436 , \butt.mult.m_real.n5093 , 
         \butt.mult.n1[8] , \butt.mult.n1[7] , \real_bmult[7] , 
         \real_bmult[8] , \butt.mult.m_real.n2438 , \butt.mult.m_real.n5108 , 
         \butt.mult.n1[10] , \butt.mult.n1[9] , \real_bmult[9] , 
         \real_bmult[10] , \butt.mult.m_real.n2440 , \butt.mult.m_real.n5123 , 
         \butt.mult.n1[12] , \butt.mult.n1[11] , \real_bmult[11] , 
         \real_bmult[12] , \butt.mult.m_real.n2442 , \butt.mult.m_real.n5138 , 
         \butt.mult.n1[14] , \butt.mult.n1[13] , \real_bmult[13] , 
         \real_bmult[14] , \butt.mult.m_real.n2444 , \butt.mult.m_real.n5153 , 
         \butt.mult.n1[15] , \real_bmult[15] , \butt.mult.m_imag.n5159 , 
         \butt.mult.m_imag.n2343 , \butt.mult.m_imag.result[30] , 
         \butt.mult.imag_b_imag_twiddle[15] , \butt.mult.m_imag.n5144 , 
         \butt.mult.m_imag.result[29] , \butt.mult.m_imag.n2341 , 
         \butt.mult.m_imag.result[28] , \butt.mult.imag_b_imag_twiddle[13] , 
         \butt.mult.imag_b_imag_twiddle[14] , \butt.mult.m_imag.n5129 , 
         \butt.mult.m_imag.result[27] , \butt.mult.m_imag.n2339 , 
         \butt.mult.m_imag.result[26] , \butt.mult.imag_b_imag_twiddle[11] , 
         \butt.mult.imag_b_imag_twiddle[12] , \butt.mult.m_imag.n5114 , 
         \butt.mult.m_imag.result[25] , \butt.mult.m_imag.n2337 , 
         \butt.mult.m_imag.result[24] , \butt.mult.imag_b_imag_twiddle[9] , 
         \butt.mult.imag_b_imag_twiddle[10] , \butt.mult.m_imag.n5099 , 
         \butt.mult.m_imag.result[23] , \butt.mult.m_imag.n2335 , 
         \butt.mult.m_imag.result[22] , \butt.mult.imag_b_imag_twiddle[7] , 
         \butt.mult.imag_b_imag_twiddle[8] , \butt.mult.m_imag.n5084 , 
         \butt.mult.m_imag.result[21] , \butt.mult.m_imag.n2333 , 
         \butt.mult.m_imag.result[20] , \butt.mult.imag_b_imag_twiddle[5] , 
         \butt.mult.imag_b_imag_twiddle[6] , \butt.mult.m_imag.n5069 , 
         \butt.mult.m_imag.result[19] , \butt.mult.m_imag.n2331 , 
         \butt.mult.m_imag.result[18] , \butt.mult.imag_b_imag_twiddle[3] , 
         \butt.mult.imag_b_imag_twiddle[4] , \butt.mult.m_imag.n5054 , 
         \butt.mult.m_imag.result[17] , \butt.mult.m_imag.n2329 , 
         \butt.mult.m_imag.result[16] , \butt.mult.imag_b_imag_twiddle[1] , 
         \butt.mult.imag_b_imag_twiddle[2] , \butt.mult.m_imag.n5045 , 
         \butt.mult.m_imag.result[14] , \butt.mult.m_imag.result[15] , 
         \butt.mult.imag_b_imag_twiddle[0] , n14, ram_clk, clk_c, n29, n28, 
         n3049, n1856, n3056, n27, n24, n25, n3_adj_202, 
         \address_generator.standard_logic.n7_adj_189 , n3, 
         \address_generator.standard_logic.n9_adj_180 , n1_2, 
         \address_generator.standard_logic.n7_adj_181 , 
         \address_generator.standard_logic.n4_adj_182 , n23_2, 
         \address_generator.standard_logic.n1705 , 
         \address_generator.standard_logic.n13 , 
         \address_generator.standard_logic.n5_adj_183 , \address_1_b[5] , 
         n4361, n8, n5, \address_generator.standard_logic.n3764 , 
         \address_generator.standard_logic.address_a_5__N_55[2] , n4, 
         \address_generator.standard_logic.mask_shift[1] , 
         \address_generator.address_a[2] , load_c, \read_data_1_a[1] , 
         \read_data_0_a[1] , \address_generator.standard_logic.n10 , 
         n4_adj_203, \address_generator.standard_logic.address_a_5__N_55[3] , 
         n3167, \address_generator.standard_logic.n8_adj_190 , done_c, 
         \address_generator.address_0_a_5__N_43[1] , 
         \address_generator.address_a[1] , load_address_rev_c_1, 
         \address_0_a[1] , \address_generator.standard_logic.n11_adj_188 , 
         \address_generator.standard_logic.address_a_5__N_55[1] , 
         \address_generator.standard_logic.n75 , 
         \address_generator.address_0_a_5__N_43[2] , load_address_rev_c_2, 
         \address_0_a[2] , load_address_rev_c_3, 
         \address_generator.address_a[3] , 
         \address_generator.address_0_a_5__N_43[3] , \address_0_a[3] , 
         \address_0_b[3] , \write_address_0[3] , 
         \address_generator.address_0_a_5__N_43[5] , load_address_rev_c_5, 
         \address_generator.address_a[5] , \address_0_a[5] , 
         \address_generator.standard_logic.n13_adj_191 , \address_0_b[5] , 
         \write_address_0[5] , load_address_rev_c_4, \address_1_b[4] , 
         \address_0_b[4] , \address_0_a[4] , 
         \address_generator.address_0_a_5__N_43[4] , \write_address_0[4] , 
         \address_1_b[3] , \address_generator.standard_logic.n9 , 
         \address_1_b[2] , \address_0_b[2] , \address_1_b[1] , 
         \address_0_b[1] , \write_address_0[1] , load_address_rev_c_0, 
         \address_1_b[0] , \address_generator.standard_logic.n13_adj_187 , 
         \address_generator.standard_logic.mask_shift[4] , \address_0_b[0] , 
         \address_0_a[0] , \address_generator.address_0_a_5__N_43[0] , 
         \write_address_0[0] , \address_1_a[5] , \write_address_1[5] , 
         \address_1_a[4] , \address_generator.address_a[4] , 
         \write_address_1[4] , \address_1_a[3] , \write_address_1[3] , 
         \address_1_a[2] , \write_address_1[2] , \address_1_a[1] , 
         \write_address_1[1] , \address_1_a[0] , 
         \address_generator.address_a[0] , \write_address_1[0] , 
         \address_generator.standard_logic.n11 , 
         \address_generator.standard_logic.n14 , 
         \address_generator.standard_logic.n7_adj_186 , \twiddle_address[0] , 
         \twiddle_address[1] , \twiddle_address[3] , \twiddle_address[4] , 
         \twiddle_address[2] , \read_data_1_a[13] , \read_data_0_a[13] , 
         \read_data_0_a[5] , \read_data_1_a[5] , \read_data_0_a[4] , 
         \read_data_1_a[4] , \read_data_1_a[15] , \read_data_0_a[15] , 
         \read_data_0_a[14] , \read_data_1_a[14] , \read_data_0_a[7] , 
         \read_data_1_a[7] , \read_data_0_a[3] , \read_data_1_a[3] , 
         \read_data_1_a[6] , \read_data_0_a[6] , \read_data_0_a[0] , 
         \read_data_1_a[0] , \read_data_0_a[2] , \read_data_1_a[2] , n65, n9, 
         processing, \read_data_1_a[8] , \read_data_0_a[8] , 
         \read_data_0_a[10] , \read_data_1_a[10] , \read_data_0_a[9] , 
         \read_data_1_a[9] , \read_data_0_a[12] , \read_data_1_a[12] , 
         \read_data_1_a[11] , \read_data_0_a[11] , \read_data_1_a[16] , 
         \read_data_0_a[16] , \read_data_1_a[18] , \read_data_0_a[18] , 
         \read_data_0_a[17] , \read_data_1_a[17] , \read_data_0_a[20] , 
         \read_data_1_a[20] , \read_data_1_a[19] , \read_data_0_a[19] , 
         \read_data_0_a[22] , \read_data_1_a[22] , \read_data_1_a[21] , 
         \read_data_0_a[21] , \read_data_1_a[24] , \read_data_0_a[24] , 
         \read_data_0_a[23] , \read_data_1_a[23] , \read_data_0_a[26] , 
         \read_data_1_a[26] , \read_data_0_a[25] , \read_data_1_a[25] , 
         \read_data_0_a[28] , \read_data_1_a[28] , \read_data_1_a[27] , 
         \read_data_0_a[27] , \read_data_0_a[30] , \read_data_1_a[30] , 
         \read_data_1_a[29] , \read_data_0_a[29] , \read_data_0_a[31] , 
         \read_data_1_a[31] , n15, write_0, 
         \butt.mult.m_real_twiddle.result[14]_2 , \butt.mult.result[14] , 
         \write_data[31] , \write_data[30] , \write_data[29] , 
         \write_data[28] , \write_data[27] , \write_data[26] , 
         \start_c.sig_000.FeedThruLUT , start_c, n1788, write_1, 
         \write_data[25] , \write_data[24] , \write_data[23] , 
         \write_data[22] , \write_data[21] , \write_data[20] , 
         \write_data[15] , \write_data[19] , \write_data[18] , 
         \write_data[17] , \write_data[16] , \write_data[14] , 
         \write_address_0[2] , \write_data[13] , \write_data[12] , 
         \write_data[11] , \write_data[10] , \write_data[9] , \write_data[8] , 
         data_in_c_6, data_in_c_7, \write_data[7] , \write_data[6] , 
         data_in_c_4, data_in_c_5, \write_data[5] , \write_data[4] , 
         data_in_c_2, data_in_c_3, \write_data[3] , \write_data[2] , 
         data_in_c_0, data_in_c_1, \write_data[1] , \write_data[0] , 
         \read_data_0_b[14] , \read_data_1_b[14] , \read_data_1_b[15] , 
         \read_data_0_b[15] , \b[15] , \b[14] , \read_data_0_b[12] , 
         \read_data_1_b[12] , \read_data_1_b[13] , \read_data_0_b[13] , 
         \b[13] , \b[12] , \read_data_1_b[10] , \read_data_0_b[10] , 
         \read_data_0_b[11] , \read_data_1_b[11] , \b[11] , \b[10] , 
         \read_data_1_b[8] , \read_data_0_b[8] , \read_data_1_b[9] , 
         \read_data_0_b[9] , \b[9] , \b[8] , \read_data_0_b[6] , 
         \read_data_1_b[6] , \read_data_1_b[7] , \read_data_0_b[7] , \b[7] , 
         \b[6] , \read_data_0_b[4] , \read_data_1_b[4] , \read_data_1_b[5] , 
         \read_data_0_b[5] , \b[5] , \b[4] , \read_data_0_b[2] , 
         \read_data_1_b[2] , \read_data_1_b[3] , \read_data_0_b[3] , \b[3] , 
         \b[2] , \read_data_1_b[0] , \read_data_0_b[0] , \read_data_1_b[1] , 
         \read_data_0_b[1] , \b[1] , \b[0] , \read_data_0_b[30] , 
         \read_data_1_b[30] , \read_data_0_b[31] , \read_data_1_b[31] , 
         \b[31] , \b[30] , \read_data_1_b[28] , \read_data_0_b[28] , 
         \read_data_1_b[29] , \read_data_0_b[29] , \b[29] , \b[28] , 
         \read_data_0_b[26] , \read_data_1_b[26] , \read_data_0_b[27] , 
         \read_data_1_b[27] , \b[27] , \b[26] , \read_data_0_b[24] , 
         \read_data_1_b[24] , \read_data_0_b[25] , \read_data_1_b[25] , 
         \b[25] , \b[24] , \read_data_1_b[22] , \read_data_0_b[22] , 
         \read_data_0_b[23] , \read_data_1_b[23] , \b[23] , \b[22] , 
         \read_data_1_b[20] , \read_data_0_b[20] , \read_data_0_b[21] , 
         \read_data_1_b[21] , \b[21] , \b[20] , \read_data_0_b[18] , 
         \read_data_1_b[18] , \read_data_1_b[19] , \read_data_0_b[19] , 
         \b[19] , \b[18] , \read_data_0_b[16] , \read_data_1_b[16] , 
         \read_data_1_b[17] , \read_data_0_b[17] , \b[17] , \b[16] , 
         \twiddle[31] , \twiddle[30] , \twiddle[29] , \twiddle[28] , 
         \twiddle[27] , \twiddle[26] , \twiddle[25] , \twiddle[24] , 
         \twiddle[23] , \twiddle[22] , \twiddle[21] , \twiddle[20] , 
         \twiddle[19] , \twiddle[18] , \twiddle[17] , \twiddle[16] , 
         \twiddle[15] , \twiddle[14] , \twiddle[13] , \twiddle[12] , 
         \twiddle[11] , \twiddle[10] , \twiddle[9] , \twiddle[8] , 
         \twiddle[7] , \twiddle[6] , \twiddle[5] , \twiddle[4] , \twiddle[3] , 
         \twiddle[2] , \twiddle[1] , \twiddle[0] ;

  SLICE_0 SLICE_0( .DI0(n31_adj_204), .D1(n5297), .D0(n2279), 
    .B0(\out_address[5] ), .CE(processing_N_15), .LSR(reset_c), .CLK(slow_clk), 
    .CIN0(n2279), .CIN1(n5297), .Q0(\out_address[5] ), .F0(n31_adj_204), 
    .COUT0(n5297));
  counter_SLICE_1 \counter.SLICE_1 ( .D1(\counter.n5015 ), .C1(VCC_net), 
    .B1(\butterfly_iter[0] ), .CIN1(\counter.n5015 ), .F1(n36), 
    .COUT1(\counter.n2282 ), .COUT0(\counter.n5015 ));
  counter_SLICE_2 \counter.SLICE_2 ( .DI0(\counter.n37_c[5] ), 
    .D1(\counter.n5279 ), .D0(\counter.n2310 ), .B0(\fft_level[5] ), 
    .CE(n1843), .LSR(reset_c), .CLK(slow_clk), .CIN0(\counter.n2310 ), 
    .CIN1(\counter.n5279 ), .Q0(\fft_level[5] ), .F0(\counter.n37_c[5] ), 
    .COUT0(\counter.n5279 ));
  counter_SLICE_3 \counter.SLICE_3 ( .DI1(\counter.n37_c[4] ), 
    .DI0(\counter.n37_c[3] ), .D1(\counter.n5276 ), .B1(\fft_level[4] ), 
    .D0(\counter.n2308 ), .B0(\fft_level[3] ), .CE(n1843), .LSR(reset_c), 
    .CLK(slow_clk), .CIN0(\counter.n2308 ), .CIN1(\counter.n5276 ), 
    .Q0(\fft_level[3] ), .Q1(\fft_level[4] ), .F0(\counter.n37_c[3] ), 
    .F1(\counter.n37_c[4] ), .COUT1(\counter.n2310 ), .COUT0(\counter.n5276 ));
  counter_SLICE_4 \counter.SLICE_4 ( .DI1(\counter.n37_c[2] ), 
    .DI0(\counter.n37_c[1] ), .D1(\counter.n5273 ), .B1(\fft_level[2] ), 
    .D0(\counter.n2306 ), .B0(\fft_level[1] ), .CE(n1843), .LSR(reset_c), 
    .CLK(slow_clk), .CIN0(\counter.n2306 ), .CIN1(\counter.n5273 ), 
    .Q0(\fft_level[1] ), .Q1(\fft_level[2] ), .F0(\counter.n37_c[1] ), 
    .F1(\counter.n37_c[2] ), .COUT1(\counter.n2308 ), .COUT0(\counter.n5273 ));
  counter_SLICE_5 \counter.SLICE_5 ( .DI1(\counter.n37_c[0] ), 
    .D1(\counter.n5270 ), .C1(VCC_net), .B1(\fft_level[0] ), .CE(n1843), 
    .LSR(reset_c), .CLK(slow_clk), .CIN1(\counter.n5270 ), .Q1(\fft_level[0] ), 
    .F1(\counter.n37_c[0] ), .COUT1(\counter.n2306 ), .COUT0(\counter.n5270 ));
  counter_SLICE_6 \counter.SLICE_6 ( .D1(\counter.n5288 ), 
    .D0(\counter.n2286 ), .B0(\butterfly_iter[5] ), .CIN0(\counter.n2286 ), 
    .CIN1(\counter.n5288 ), .F0(n31), .COUT0(\counter.n5288 ));
  counter_SLICE_7 \counter.SLICE_7 ( .D1(\counter.n5285 ), 
    .B1(\butterfly_iter[4] ), .D0(\counter.n2284 ), .B0(\butterfly_iter[3] ), 
    .CIN0(\counter.n2284 ), .CIN1(\counter.n5285 ), .F0(n33), .F1(n32), 
    .COUT1(\counter.n2286 ), .COUT0(\counter.n5285 ));
  counter_SLICE_8 \counter.SLICE_8 ( .D1(\counter.n5282 ), 
    .B1(\butterfly_iter[2] ), .D0(\counter.n2282 ), .B0(\butterfly_iter[1] ), 
    .CIN0(\counter.n2282 ), .CIN1(\counter.n5282 ), .F0(n35), .F1(n34), 
    .COUT1(\counter.n2284 ), .COUT0(\counter.n5282 ));
  address_generator_standard_logic_SLICE_9 
    \address_generator.standard_logic.SLICE_9 ( 
    .D1(\address_generator.standard_logic.n5024 ), .C1(n6), .B1(VCC_net), 
    .D0(\address_generator.standard_logic.n2267 ), .C0(n7), .B0(VCC_net), 
    .CIN0(\address_generator.standard_logic.n2267 ), 
    .CIN1(\address_generator.standard_logic.n5024 ), 
    .F0(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .F1(\address_generator.standard_logic.address_a_5__N_73[2] ), 
    .COUT1(\address_generator.standard_logic.n2269 ), 
    .COUT0(\address_generator.standard_logic.n5024 ));
  address_generator_standard_logic_SLICE_10 
    \address_generator.standard_logic.SLICE_10 ( 
    .D1(\address_generator.standard_logic.n5030 ), .C1(VCC_net), 
    .D0(\address_generator.standard_logic.n2271 ), 
    .C0(\address_generator.standard_logic.n1_c[5] ), 
    .CIN0(\address_generator.standard_logic.n2271 ), 
    .CIN1(\address_generator.standard_logic.n5030 ), 
    .F0(\address_generator.standard_logic.address_a_5__N_73[5] ), 
    .F1(\address_generator.standard_logic.address_a_5__N_73[6] ), 
    .COUT0(\address_generator.standard_logic.n5030 ));
  address_generator_standard_logic_SLICE_11 
    \address_generator.standard_logic.SLICE_11 ( 
    .D1(\address_generator.standard_logic.n5021 ), 
    .C1(\address_generator.standard_logic.fft_level_0__N_18 ), .B1(VCC_net), 
    .CIN1(\address_generator.standard_logic.n5021 ), 
    .F1(\address_a_5__N_73[0] ), 
    .COUT1(\address_generator.standard_logic.n2267 ), 
    .COUT0(\address_generator.standard_logic.n5021 ));
  address_generator_standard_logic_SLICE_12 
    \address_generator.standard_logic.SLICE_12 ( 
    .D1(\address_generator.standard_logic.n5027 ), 
    .C1(\address_generator.standard_logic.n1_c[4] ), 
    .D0(\address_generator.standard_logic.n2269 ), 
    .C0(\address_generator.standard_logic.n1_c[3] ), 
    .CIN0(\address_generator.standard_logic.n2269 ), 
    .CIN1(\address_generator.standard_logic.n5027 ), 
    .F0(\address_generator.standard_logic.address_a_5__N_73[3] ), 
    .F1(\address_generator.standard_logic.address_a_5__N_73[4] ), 
    .COUT1(\address_generator.standard_logic.n2271 ), 
    .COUT0(\address_generator.standard_logic.n5027 ));
  SLICE_13 SLICE_13( .DI1(n34_adj_207), .DI0(n35_adj_208), .D1(n5291), 
    .B1(\out_address[2] ), .D0(n2275), .B0(\out_address[1] ), 
    .CE(processing_N_15), .LSR(reset_c), .CLK(slow_clk), .CIN0(n2275), 
    .CIN1(n5291), .Q0(\out_address[1] ), .Q1(\out_address[2] ), 
    .F0(n35_adj_208), .F1(n34_adj_207), .COUT1(n2277), .COUT0(n5291));
  SLICE_14 SLICE_14( .DI1(n32_adj_205), .DI0(n33_adj_206), .D1(n5294), 
    .B1(\out_address[4] ), .D0(n2277), .B0(\out_address[3] ), 
    .CE(processing_N_15), .LSR(reset_c), .CLK(slow_clk), .CIN0(n2277), 
    .CIN1(n5294), .Q0(\out_address[3] ), .Q1(\out_address[4] ), 
    .F0(n33_adj_206), .F1(n32_adj_205), .COUT1(n2279), .COUT0(n5294));
  SLICE_15 SLICE_15( .DI1(n36_adj_209), .D1(n5018), .C1(VCC_net), 
    .B1(\out_address[0] ), .CE(processing_N_15), .LSR(reset_c), .CLK(slow_clk), 
    .CIN1(n5018), .Q1(\out_address[0] ), .F1(n36_adj_209), .COUT1(n2275), 
    .COUT0(n5018));
  butt_SLICE_16 \butt.SLICE_16 ( .D1(\butt.n5198 ), .C1(\butt.n1[5] ), 
    .B1(data_out_c_5), .D0(\butt.n2315 ), .C0(\butt.n1[4] ), .B0(data_out_c_4), 
    .CIN0(\butt.n2315 ), .CIN1(\butt.n5198 ), .F0(\b_out[4] ), .F1(\b_out[5] ), 
    .COUT1(\butt.n2317 ), .COUT0(\butt.n5198 ));
  butt_SLICE_17 \butt.SLICE_17 ( .D1(\butt.n5150 ), .C1(\butt.n1_adj_177[15] ), 
    .B1(\a[31] ), .D0(\butt.n2375 ), .C0(\butt.n1_adj_177[14] ), .B0(\a[30] ), 
    .CIN0(\butt.n2375 ), .CIN1(\butt.n5150 ), .F0(\b_out[30] ), 
    .F1(\b_out[31] ), .COUT0(\butt.n5150 ));
  butt_SLICE_18 \butt.SLICE_18 ( .D1(\butt.n5135 ), .C1(\butt.n1_adj_177[13] ), 
    .B1(\a[29] ), .D0(\butt.n2373 ), .C0(\butt.n1_adj_177[12] ), .B0(\a[28] ), 
    .CIN0(\butt.n2373 ), .CIN1(\butt.n5135 ), .F0(\b_out[28] ), 
    .F1(\b_out[29] ), .COUT1(\butt.n2375 ), .COUT0(\butt.n5135 ));
  butt_SLICE_19 \butt.SLICE_19 ( .D1(\butt.n5120 ), .C1(\butt.n1_adj_177[11] ), 
    .B1(\a[27] ), .D0(\butt.n2371 ), .C0(\butt.n1_adj_177[10] ), .B0(\a[26] ), 
    .CIN0(\butt.n2371 ), .CIN1(\butt.n5120 ), .F0(\b_out[26] ), 
    .F1(\b_out[27] ), .COUT1(\butt.n2373 ), .COUT0(\butt.n5120 ));
  butt_SLICE_20 \butt.SLICE_20 ( .D1(\butt.n5105 ), .C1(\butt.n1_adj_177[9] ), 
    .B1(\a[25] ), .D0(\butt.n2369 ), .C0(\butt.n1_adj_177[8] ), .B0(\a[24] ), 
    .CIN0(\butt.n2369 ), .CIN1(\butt.n5105 ), .F0(\b_out[24] ), 
    .F1(\b_out[25] ), .COUT1(\butt.n2371 ), .COUT0(\butt.n5105 ));
  butt_SLICE_21 \butt.SLICE_21 ( .D1(\butt.n5090 ), .C1(\butt.n1_adj_177[7] ), 
    .B1(\a[23] ), .D0(\butt.n2367 ), .C0(\butt.n1_adj_177[6] ), .B0(\a[22] ), 
    .CIN0(\butt.n2367 ), .CIN1(\butt.n5090 ), .F0(\b_out[22] ), 
    .F1(\b_out[23] ), .COUT1(\butt.n2369 ), .COUT0(\butt.n5090 ));
  butt_SLICE_22 \butt.SLICE_22 ( .D1(\butt.n5075 ), .C1(\butt.n1_adj_177[5] ), 
    .B1(\a[21] ), .D0(\butt.n2365 ), .C0(\butt.n1_adj_177[4] ), .B0(\a[20] ), 
    .CIN0(\butt.n2365 ), .CIN1(\butt.n5075 ), .F0(\b_out[20] ), 
    .F1(\b_out[21] ), .COUT1(\butt.n2367 ), .COUT0(\butt.n5075 ));
  butt_SLICE_23 \butt.SLICE_23 ( .D1(\butt.n5060 ), .C1(\butt.n1_adj_177[3] ), 
    .B1(\a[19] ), .D0(\butt.n2363 ), .C0(\butt.n1_adj_177[2] ), .B0(\a[18] ), 
    .CIN0(\butt.n2363 ), .CIN1(\butt.n5060 ), .F0(\b_out[18] ), 
    .F1(\b_out[19] ), .COUT1(\butt.n2365 ), .COUT0(\butt.n5060 ));
  butt_SLICE_24 \butt.SLICE_24 ( .D1(\butt.n5036 ), .C1(\butt.n1_adj_177[1] ), 
    .B1(\a[17] ), .D0(VCC_net), .C0(\butt.n1_adj_177[0] ), .B0(\a[16] ), 
    .CIN1(\butt.n5036 ), .F0(\b_out[16] ), .F1(\b_out[17] ), 
    .COUT1(\butt.n2363 ), .COUT0(\butt.n5036 ));
  butt_SLICE_25 \butt.SLICE_25 ( .D1(\butt.n5162 ), .D0(\butt.n2360 ), 
    .C0(n2116), .B0(n2115), .CIN0(\butt.n2360 ), .CIN1(\butt.n5162 ), 
    .F0(\a_out[31] ), .COUT0(\butt.n5162 ));
  butt_SLICE_26 \butt.SLICE_26 ( .D1(\butt.n5147 ), .C1(n2118), .B1(n2117), 
    .D0(\butt.n2358 ), .C0(n2120), .B0(n2119), .CIN0(\butt.n2358 ), 
    .CIN1(\butt.n5147 ), .F0(\a_out[29] ), .F1(\a_out[30] ), 
    .COUT1(\butt.n2360 ), .COUT0(\butt.n5147 ));
  butt_SLICE_27 \butt.SLICE_27 ( .D1(\butt.n5132 ), .C1(n2122), .B1(n2121), 
    .D0(\butt.n2356 ), .C0(n2124), .B0(n2123), .CIN0(\butt.n2356 ), 
    .CIN1(\butt.n5132 ), .F0(\a_out[27] ), .F1(\a_out[28] ), 
    .COUT1(\butt.n2358 ), .COUT0(\butt.n5132 ));
  butt_SLICE_28 \butt.SLICE_28 ( .D1(\butt.n5117 ), .C1(n2126), .B1(n2125), 
    .D0(\butt.n2354 ), .C0(n2128), .B0(n2127), .CIN0(\butt.n2354 ), 
    .CIN1(\butt.n5117 ), .F0(\a_out[25] ), .F1(\a_out[26] ), 
    .COUT1(\butt.n2356 ), .COUT0(\butt.n5117 ));
  butt_SLICE_29 \butt.SLICE_29 ( .D1(\butt.n5102 ), .C1(n2130), .B1(n2129), 
    .D0(\butt.n2352 ), .C0(n2132), .B0(n2131), .CIN0(\butt.n2352 ), 
    .CIN1(\butt.n5102 ), .F0(\a_out[23] ), .F1(\a_out[24] ), 
    .COUT1(\butt.n2354 ), .COUT0(\butt.n5102 ));
  butt_SLICE_30 \butt.SLICE_30 ( .D1(\butt.n5087 ), .C1(n2134), .B1(n2133), 
    .D0(\butt.n2350 ), .C0(n2136), .B0(n2135), .CIN0(\butt.n2350 ), 
    .CIN1(\butt.n5087 ), .F0(\a_out[21] ), .F1(\a_out[22] ), 
    .COUT1(\butt.n2352 ), .COUT0(\butt.n5087 ));
  butt_SLICE_31 \butt.SLICE_31 ( .D1(\butt.n5072 ), .C1(n2138), .B1(n2137), 
    .D0(\butt.n2348 ), .C0(n2140), .B0(n2139), .CIN0(\butt.n2348 ), 
    .CIN1(\butt.n5072 ), .F0(\a_out[19] ), .F1(\a_out[20] ), 
    .COUT1(\butt.n2350 ), .COUT0(\butt.n5072 ));
  butt_SLICE_32 \butt.SLICE_32 ( .D1(\butt.n5057 ), .C1(n2142), .B1(n2141), 
    .D0(\butt.n2346 ), .C0(n2144), .B0(n2143), .CIN0(\butt.n2346 ), 
    .CIN1(\butt.n5057 ), .F0(\a_out[17] ), .F1(\a_out[18] ), 
    .COUT1(\butt.n2348 ), .COUT0(\butt.n5057 ));
  butt_SLICE_33 \butt.SLICE_33 ( .D1(\butt.n5033 ), .C1(n2146), .B1(n2145), 
    .CIN1(\butt.n5033 ), .F1(\a_out[16] ), .COUT1(\butt.n2346 ), 
    .COUT0(\butt.n5033 ));
  butt_SLICE_34 \butt.SLICE_34 ( .D1(\butt.n5258 ), .C1(\butt.n1[15] ), 
    .B1(\a[15] ), .D0(\butt.n2325 ), .C0(\butt.n1[14] ), .B0(\a[14] ), 
    .CIN0(\butt.n2325 ), .CIN1(\butt.n5258 ), .F0(\b_out[14] ), 
    .F1(\b_out[15] ), .COUT0(\butt.n5258 ));
  butt_SLICE_35 \butt.SLICE_35 ( .D1(\butt.n5186 ), .C1(\butt.n1[3] ), 
    .B1(data_out_c_3), .D0(\butt.n2313 ), .C0(\butt.n1[2] ), .B0(data_out_c_2), 
    .CIN0(\butt.n2313 ), .CIN1(\butt.n5186 ), .F0(\b_out[2] ), .F1(\b_out[3] ), 
    .COUT1(\butt.n2315 ), .COUT0(\butt.n5186 ));
  butt_SLICE_36 \butt.SLICE_36 ( .D1(\butt.n5168 ), .C1(\butt.n1[1] ), 
    .B1(data_out_c_1), .D0(VCC_net), .C0(\butt.n1[0] ), .B0(data_out_c_0), 
    .CIN1(\butt.n5168 ), .F0(\b_out[0] ), .F1(\b_out[1] ), 
    .COUT1(\butt.n2313 ), .COUT0(\butt.n5168 ));
  butt_SLICE_37 \butt.SLICE_37 ( .D1(\butt.n5267 ), .D0(\butt.n2303 ), 
    .C0(n2083), .B0(n2082), .CIN0(\butt.n2303 ), .CIN1(\butt.n5267 ), 
    .F0(\a_out[15] ), .COUT0(\butt.n5267 ));
  butt_SLICE_38 \butt.SLICE_38 ( .D1(\butt.n5255 ), .C1(n2085), .B1(n2084), 
    .D0(\butt.n2301 ), .C0(n2087), .B0(n2086), .CIN0(\butt.n2301 ), 
    .CIN1(\butt.n5255 ), .F0(\a_out[13] ), .F1(\a_out[14] ), 
    .COUT1(\butt.n2303 ), .COUT0(\butt.n5255 ));
  butt_SLICE_39 \butt.SLICE_39 ( .D1(\butt.n5243 ), .C1(n2089), .B1(n2088), 
    .D0(\butt.n2299 ), .C0(n2091), .B0(n2090), .CIN0(\butt.n2299 ), 
    .CIN1(\butt.n5243 ), .F0(\a_out[11] ), .F1(\a_out[12] ), 
    .COUT1(\butt.n2301 ), .COUT0(\butt.n5243 ));
  butt_SLICE_40 \butt.SLICE_40 ( .D1(\butt.n5231 ), .C1(n2093), .B1(n2092), 
    .D0(\butt.n2297 ), .C0(n2095), .B0(n2094), .CIN0(\butt.n2297 ), 
    .CIN1(\butt.n5231 ), .F0(\a_out[9] ), .F1(\a_out[10] ), 
    .COUT1(\butt.n2299 ), .COUT0(\butt.n5231 ));
  butt_SLICE_41 \butt.SLICE_41 ( .D1(\butt.n5219 ), .C1(n2097), .B1(n2096), 
    .D0(\butt.n2295 ), .C0(n2099), .B0(n2098), .CIN0(\butt.n2295 ), 
    .CIN1(\butt.n5219 ), .F0(\a_out[7] ), .F1(\a_out[8] ), 
    .COUT1(\butt.n2297 ), .COUT0(\butt.n5219 ));
  butt_SLICE_42 \butt.SLICE_42 ( .D1(\butt.n5207 ), .C1(n2101), .B1(n2100), 
    .D0(\butt.n2293 ), .C0(n2103), .B0(n2102), .CIN0(\butt.n2293 ), 
    .CIN1(\butt.n5207 ), .F0(\a_out[5] ), .F1(\a_out[6] ), 
    .COUT1(\butt.n2295 ), .COUT0(\butt.n5207 ));
  butt_SLICE_43 \butt.SLICE_43 ( .D1(\butt.n5195 ), .C1(n2105), .B1(n2104), 
    .D0(\butt.n2291 ), .C0(n2107), .B0(n2106), .CIN0(\butt.n2291 ), 
    .CIN1(\butt.n5195 ), .F0(\a_out[3] ), .F1(\a_out[4] ), 
    .COUT1(\butt.n2293 ), .COUT0(\butt.n5195 ));
  butt_SLICE_44 \butt.SLICE_44 ( .D1(\butt.n5183 ), .C1(n2109), .B1(n2108), 
    .D0(\butt.n2289 ), .C0(n2111), .B0(n2110), .CIN0(\butt.n2289 ), 
    .CIN1(\butt.n5183 ), .F0(\a_out[1] ), .F1(\a_out[2] ), 
    .COUT1(\butt.n2291 ), .COUT0(\butt.n5183 ));
  butt_SLICE_45 \butt.SLICE_45 ( .D1(\butt.n5165 ), .C1(n2113), .B1(n2112), 
    .CIN1(\butt.n5165 ), .F1(\a_out[0] ), .COUT1(\butt.n2289 ), 
    .COUT0(\butt.n5165 ));
  butt_SLICE_46 \butt.SLICE_46 ( .D1(\butt.n5246 ), .C1(\butt.n1[13] ), 
    .B1(\a[13] ), .D0(\butt.n2323 ), .C0(\butt.n1[12] ), .B0(\a[12] ), 
    .CIN0(\butt.n2323 ), .CIN1(\butt.n5246 ), .F0(\b_out[12] ), 
    .F1(\b_out[13] ), .COUT1(\butt.n2325 ), .COUT0(\butt.n5246 ));
  butt_SLICE_47 \butt.SLICE_47 ( .D1(\butt.n5234 ), .C1(\butt.n1[11] ), 
    .B1(\a[11] ), .D0(\butt.n2321 ), .C0(\butt.n1[10] ), .B0(\a[10] ), 
    .CIN0(\butt.n2321 ), .CIN1(\butt.n5234 ), .F0(\b_out[10] ), 
    .F1(\b_out[11] ), .COUT1(\butt.n2323 ), .COUT0(\butt.n5234 ));
  butt_SLICE_48 \butt.SLICE_48 ( .D1(\butt.n5222 ), .C1(\butt.n1[9] ), 
    .B1(\a[9] ), .D0(\butt.n2319 ), .C0(\butt.n1[8] ), .B0(\a[8] ), 
    .CIN0(\butt.n2319 ), .CIN1(\butt.n5222 ), .F0(\b_out[8] ), .F1(\b_out[9] ), 
    .COUT1(\butt.n2321 ), .COUT0(\butt.n5222 ));
  butt_SLICE_49 \butt.SLICE_49 ( .D1(\butt.n5210 ), .C1(\butt.n1[7] ), 
    .B1(data_out_c_7), .D0(\butt.n2317 ), .C0(\butt.n1[6] ), .B0(data_out_c_6), 
    .CIN0(\butt.n2317 ), .CIN1(\butt.n5210 ), .F0(\b_out[6] ), .F1(\b_out[7] ), 
    .COUT1(\butt.n2319 ), .COUT0(\butt.n5210 ));
  butt_mult_m_real_twiddle_SLICE_50 \butt.mult.m_real_twiddle.SLICE_50 ( 
    .D1(\butt.mult.m_real_twiddle.n5177 ), 
    .C1(\butt.mult.m_real_twiddle.result[17]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[2] ), 
    .D0(\butt.mult.m_real_twiddle.n2413 ), 
    .C0(\butt.mult.m_real_twiddle.result[16]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[1] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2413 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5177 ), .F0(\imag_bmult[1] ), 
    .F1(\imag_bmult[2] ), .COUT1(\butt.mult.m_real_twiddle.n2415 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5177 ));
  butt_mult_m_real_twiddle_SLICE_51 \butt.mult.m_real_twiddle.SLICE_51 ( 
    .D1(\butt.mult.m_real_twiddle.n5171 ), 
    .C1(\butt.mult.m_real_twiddle.result[15]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[0] ), 
    .CIN1(\butt.mult.m_real_twiddle.n5171 ), .F1(\imag_bmult[0] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2413 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5171 ));
  butt_mult_m_real_twiddle_SLICE_52 \butt.mult.m_real_twiddle.SLICE_52 ( 
    .D1(\butt.mult.m_real_twiddle.n5264 ), 
    .D0(\butt.mult.m_real_twiddle.n2410 ), .C0(\butt.mult.result[30] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2410 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5264 ), 
    .F0(\butt.mult.m_real_twiddle.n2[15] ), 
    .COUT0(\butt.mult.m_real_twiddle.n5264 ));
  butt_mult_m_real_twiddle_SLICE_53 \butt.mult.m_real_twiddle.SLICE_53 ( 
    .D1(\butt.mult.m_real_twiddle.n5252 ), .C1(\butt.mult.result[29] ), 
    .D0(\butt.mult.m_real_twiddle.n2408 ), .C0(\butt.mult.result[28] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2408 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5252 ), 
    .F0(\butt.mult.m_real_twiddle.n2[13] ), 
    .F1(\butt.mult.m_real_twiddle.n2[14] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2410 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5252 ));
  butt_mult_m_real_twiddle_SLICE_54 \butt.mult.m_real_twiddle.SLICE_54 ( 
    .D1(\butt.mult.m_real_twiddle.n5240 ), .C1(\butt.mult.result[27] ), 
    .D0(\butt.mult.m_real_twiddle.n2406 ), .C0(\butt.mult.result[26] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2406 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5240 ), 
    .F0(\butt.mult.m_real_twiddle.n2[11] ), 
    .F1(\butt.mult.m_real_twiddle.n2[12] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2408 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5240 ));
  butt_mult_m_real_twiddle_SLICE_55 \butt.mult.m_real_twiddle.SLICE_55 ( 
    .D1(\butt.mult.m_real_twiddle.n5228 ), .C1(\butt.mult.result[25] ), 
    .D0(\butt.mult.m_real_twiddle.n2404 ), .C0(\butt.mult.result[24] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2404 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5228 ), 
    .F0(\butt.mult.m_real_twiddle.n2[9] ), 
    .F1(\butt.mult.m_real_twiddle.n2[10] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2406 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5228 ));
  butt_mult_m_real_twiddle_SLICE_56 \butt.mult.m_real_twiddle.SLICE_56 ( 
    .D1(\butt.mult.m_real_twiddle.n5216 ), .C1(\butt.mult.result[23] ), 
    .D0(\butt.mult.m_real_twiddle.n2402 ), .C0(\butt.mult.result[22] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2402 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5216 ), 
    .F0(\butt.mult.m_real_twiddle.n2[7] ), 
    .F1(\butt.mult.m_real_twiddle.n2[8] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2404 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5216 ));
  butt_mult_m_real_twiddle_SLICE_57 \butt.mult.m_real_twiddle.SLICE_57 ( 
    .D1(\butt.mult.m_real_twiddle.n5204 ), .C1(\butt.mult.result[21] ), 
    .D0(\butt.mult.m_real_twiddle.n2400 ), .C0(\butt.mult.result[20] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2400 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5204 ), 
    .F0(\butt.mult.m_real_twiddle.n2[5] ), 
    .F1(\butt.mult.m_real_twiddle.n2[6] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2402 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5204 ));
  butt_mult_m_real_twiddle_SLICE_58 \butt.mult.m_real_twiddle.SLICE_58 ( 
    .D1(\butt.mult.m_real_twiddle.n5192 ), .C1(\butt.mult.result[19] ), 
    .D0(\butt.mult.m_real_twiddle.n2398 ), .C0(\butt.mult.result[18] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2398 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5192 ), 
    .F0(\butt.mult.m_real_twiddle.n2[3] ), 
    .F1(\butt.mult.m_real_twiddle.n2[4] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2400 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5192 ));
  butt_mult_m_real_twiddle_SLICE_59 \butt.mult.m_real_twiddle.SLICE_59 ( 
    .D1(\butt.mult.m_real_twiddle.n5180 ), .C1(\butt.mult.result[17] ), 
    .D0(\butt.mult.m_real_twiddle.n2396 ), .C0(\butt.mult.result[16] ), 
    .B0(\butt.mult.m_real_twiddle.n2253 ), 
    .CIN0(\butt.mult.m_real_twiddle.n2396 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5180 ), 
    .F0(\butt.mult.m_real_twiddle.n2[1] ), 
    .F1(\butt.mult.m_real_twiddle.n2[2] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2398 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5180 ));
  butt_mult_m_real_twiddle_SLICE_60 \butt.mult.m_real_twiddle.SLICE_60 ( 
    .D1(\butt.mult.m_real_twiddle.n5174 ), .C1(\butt.mult.result[15] ), 
    .B1(\butt.mult.m_real_twiddle.n1582[0] ), 
    .CIN1(\butt.mult.m_real_twiddle.n5174 ), 
    .F1(\butt.mult.m_real_twiddle.n2[0] ), 
    .COUT1(\butt.mult.m_real_twiddle.n2396 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5174 ));
  butt_mult_m_real_twiddle_SLICE_61 \butt.mult.m_real_twiddle.SLICE_61 ( 
    .D1(\butt.mult.m_real_twiddle.n5201 ), 
    .C1(\butt.mult.m_real_twiddle.result[21]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[6] ), 
    .D0(\butt.mult.m_real_twiddle.n2417 ), 
    .C0(\butt.mult.m_real_twiddle.result[20]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[5] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2417 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5201 ), .F0(\imag_bmult[5] ), 
    .F1(\imag_bmult[6] ), .COUT1(\butt.mult.m_real_twiddle.n2419 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5201 ));
  butt_mult_m_real_twiddle_SLICE_62 \butt.mult.m_real_twiddle.SLICE_62 ( 
    .D1(\butt.mult.m_real_twiddle.n5213 ), 
    .C1(\butt.mult.m_real_twiddle.result[23]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[8] ), 
    .D0(\butt.mult.m_real_twiddle.n2419 ), 
    .C0(\butt.mult.m_real_twiddle.result[22]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[7] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2419 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5213 ), .F0(\imag_bmult[7] ), 
    .F1(\imag_bmult[8] ), .COUT1(\butt.mult.m_real_twiddle.n2421 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5213 ));
  butt_mult_m_real_twiddle_SLICE_63 \butt.mult.m_real_twiddle.SLICE_63 ( 
    .D1(\butt.mult.m_real_twiddle.n5225 ), 
    .C1(\butt.mult.m_real_twiddle.result[25]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[10] ), 
    .D0(\butt.mult.m_real_twiddle.n2421 ), 
    .C0(\butt.mult.m_real_twiddle.result[24]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[9] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2421 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5225 ), .F0(\imag_bmult[9] ), 
    .F1(\imag_bmult[10] ), .COUT1(\butt.mult.m_real_twiddle.n2423 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5225 ));
  butt_mult_m_real_twiddle_SLICE_64 \butt.mult.m_real_twiddle.SLICE_64 ( 
    .D1(\butt.mult.m_real_twiddle.n5237 ), 
    .C1(\butt.mult.m_real_twiddle.result[27]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[12] ), 
    .D0(\butt.mult.m_real_twiddle.n2423 ), 
    .C0(\butt.mult.m_real_twiddle.result[26]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[11] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2423 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5237 ), .F0(\imag_bmult[11] ), 
    .F1(\imag_bmult[12] ), .COUT1(\butt.mult.m_real_twiddle.n2425 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5237 ));
  butt_mult_m_real_twiddle_SLICE_65 \butt.mult.m_real_twiddle.SLICE_65 ( 
    .D1(\butt.mult.m_real_twiddle.n5249 ), 
    .C1(\butt.mult.m_real_twiddle.result[29]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[14] ), 
    .D0(\butt.mult.m_real_twiddle.n2425 ), 
    .C0(\butt.mult.m_real_twiddle.result[28]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[13] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2425 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5249 ), .F0(\imag_bmult[13] ), 
    .F1(\imag_bmult[14] ), .COUT1(\butt.mult.m_real_twiddle.n2427 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5249 ));
  butt_mult_m_real_twiddle_SLICE_66 \butt.mult.m_real_twiddle.SLICE_66 ( 
    .D1(\butt.mult.m_real_twiddle.n5261 ), 
    .D0(\butt.mult.m_real_twiddle.n2427 ), 
    .C0(\butt.mult.m_real_twiddle.result[30]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[15] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2427 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5261 ), .F0(\imag_bmult[15] ), 
    .COUT0(\butt.mult.m_real_twiddle.n5261 ));
  butt_mult_m_real_twiddle_SLICE_67 \butt.mult.m_real_twiddle.SLICE_67 ( 
    .D1(\butt.mult.m_real_twiddle.n5189 ), 
    .C1(\butt.mult.m_real_twiddle.result[19]_2 ), 
    .B1(\butt.mult.m_real_twiddle.n2[4] ), 
    .D0(\butt.mult.m_real_twiddle.n2415 ), 
    .C0(\butt.mult.m_real_twiddle.result[18]_2 ), 
    .B0(\butt.mult.m_real_twiddle.n2[3] ), 
    .CIN0(\butt.mult.m_real_twiddle.n2415 ), 
    .CIN1(\butt.mult.m_real_twiddle.n5189 ), .F0(\imag_bmult[3] ), 
    .F1(\imag_bmult[4] ), .COUT1(\butt.mult.m_real_twiddle.n2417 ), 
    .COUT0(\butt.mult.m_real_twiddle.n5189 ));
  butt_mult_m_real_SLICE_68 \butt.mult.m_real.SLICE_68 ( 
    .D1(\butt.mult.m_real.n5156 ), .D0(\butt.mult.m_real.n2393 ), 
    .C0(\butt.mult.m_real.result[30] ), .CIN0(\butt.mult.m_real.n2393 ), 
    .CIN1(\butt.mult.m_real.n5156 ), .F0(\butt.mult.m_real.n2162 ), 
    .COUT0(\butt.mult.m_real.n5156 ));
  butt_mult_m_real_SLICE_69 \butt.mult.m_real.SLICE_69 ( 
    .D1(\butt.mult.m_real.n5141 ), .C1(\butt.mult.m_real.result[29] ), 
    .D0(\butt.mult.m_real.n2391 ), .C0(\butt.mult.m_real.result[28] ), 
    .CIN0(\butt.mult.m_real.n2391 ), .CIN1(\butt.mult.m_real.n5141 ), 
    .F0(\butt.mult.m_real.n2160 ), .F1(\butt.mult.m_real.n2161 ), 
    .COUT1(\butt.mult.m_real.n2393 ), .COUT0(\butt.mult.m_real.n5141 ));
  butt_mult_m_real_SLICE_70 \butt.mult.m_real.SLICE_70 ( 
    .D1(\butt.mult.m_real.n5126 ), .C1(\butt.mult.m_real.result[27] ), 
    .D0(\butt.mult.m_real.n2389 ), .C0(\butt.mult.m_real.result[26] ), 
    .CIN0(\butt.mult.m_real.n2389 ), .CIN1(\butt.mult.m_real.n5126 ), 
    .F0(\butt.mult.m_real.n2158 ), .F1(\butt.mult.m_real.n2159 ), 
    .COUT1(\butt.mult.m_real.n2391 ), .COUT0(\butt.mult.m_real.n5126 ));
  butt_mult_m_real_SLICE_71 \butt.mult.m_real.SLICE_71 ( 
    .D1(\butt.mult.m_real.n5111 ), .C1(\butt.mult.m_real.result[25] ), 
    .D0(\butt.mult.m_real.n2387 ), .C0(\butt.mult.m_real.result[24] ), 
    .CIN0(\butt.mult.m_real.n2387 ), .CIN1(\butt.mult.m_real.n5111 ), 
    .F0(\butt.mult.m_real.n2156 ), .F1(\butt.mult.m_real.n2157 ), 
    .COUT1(\butt.mult.m_real.n2389 ), .COUT0(\butt.mult.m_real.n5111 ));
  butt_mult_m_real_SLICE_72 \butt.mult.m_real.SLICE_72 ( 
    .D1(\butt.mult.m_real.n5096 ), .C1(\butt.mult.m_real.result[23] ), 
    .D0(\butt.mult.m_real.n2385 ), .C0(\butt.mult.m_real.result[22] ), 
    .CIN0(\butt.mult.m_real.n2385 ), .CIN1(\butt.mult.m_real.n5096 ), 
    .F0(\butt.mult.m_real.n2154 ), .F1(\butt.mult.m_real.n2155 ), 
    .COUT1(\butt.mult.m_real.n2387 ), .COUT0(\butt.mult.m_real.n5096 ));
  butt_mult_m_real_SLICE_73 \butt.mult.m_real.SLICE_73 ( 
    .D1(\butt.mult.m_real.n5081 ), .C1(\butt.mult.m_real.result[21] ), 
    .D0(\butt.mult.m_real.n2383 ), .C0(\butt.mult.m_real.result[20] ), 
    .CIN0(\butt.mult.m_real.n2383 ), .CIN1(\butt.mult.m_real.n5081 ), 
    .F0(\butt.mult.m_real.n2152 ), .F1(\butt.mult.m_real.n2153 ), 
    .COUT1(\butt.mult.m_real.n2385 ), .COUT0(\butt.mult.m_real.n5081 ));
  butt_mult_m_real_SLICE_74 \butt.mult.m_real.SLICE_74 ( 
    .D1(\butt.mult.m_real.n5066 ), .C1(\butt.mult.m_real.result[19] ), 
    .D0(\butt.mult.m_real.n2381 ), .C0(\butt.mult.m_real.result[18] ), 
    .CIN0(\butt.mult.m_real.n2381 ), .CIN1(\butt.mult.m_real.n5066 ), 
    .F0(\butt.mult.m_real.n2150 ), .F1(\butt.mult.m_real.n2151 ), 
    .COUT1(\butt.mult.m_real.n2383 ), .COUT0(\butt.mult.m_real.n5066 ));
  butt_mult_m_real_SLICE_75 \butt.mult.m_real.SLICE_75 ( 
    .D1(\butt.mult.m_real.n5051 ), .C1(\butt.mult.m_real.result[17] ), 
    .D0(\butt.mult.m_real.n2379 ), .C0(\butt.mult.m_real.result[16] ), 
    .B0(\butt.mult.m_real.result[14] ), .CIN0(\butt.mult.m_real.n2379 ), 
    .CIN1(\butt.mult.m_real.n5051 ), .F0(\butt.mult.m_real.n2148 ), 
    .F1(\butt.mult.m_real.n2149 ), .COUT1(\butt.mult.m_real.n2381 ), 
    .COUT0(\butt.mult.m_real.n5051 ));
  butt_mult_m_real_SLICE_76 \butt.mult.m_real.SLICE_76 ( 
    .D1(\butt.mult.m_real.n5042 ), .C1(\butt.mult.m_real.result[15] ), 
    .B1(\butt.mult.m_real.n1621[0] ), .CIN1(\butt.mult.m_real.n5042 ), 
    .F1(\butt.mult.m_real.n2147 ), .COUT1(\butt.mult.m_real.n2379 ), 
    .COUT0(\butt.mult.m_real.n5042 ));
  butt_mult_m_real_SLICE_77 \butt.mult.m_real.SLICE_77 ( 
    .D1(\butt.mult.m_real.n5039 ), .C1(\butt.mult.n1[0] ), 
    .B1(\butt.mult.m_real.n2147 ), .CIN1(\butt.mult.m_real.n5039 ), 
    .F1(\real_bmult[0] ), .COUT1(\butt.mult.m_real.n2430 ), 
    .COUT0(\butt.mult.m_real.n5039 ));
  butt_mult_m_real_SLICE_78 \butt.mult.m_real.SLICE_78 ( 
    .D1(\butt.mult.m_real.n5048 ), .C1(\butt.mult.n1[2] ), 
    .B1(\butt.mult.m_real.n2149 ), .D0(\butt.mult.m_real.n2430 ), 
    .C0(\butt.mult.n1[1] ), .B0(\butt.mult.m_real.n2148 ), 
    .CIN0(\butt.mult.m_real.n2430 ), .CIN1(\butt.mult.m_real.n5048 ), 
    .F0(\real_bmult[1] ), .F1(\real_bmult[2] ), 
    .COUT1(\butt.mult.m_real.n2432 ), .COUT0(\butt.mult.m_real.n5048 ));
  butt_mult_m_real_SLICE_79 \butt.mult.m_real.SLICE_79 ( 
    .D1(\butt.mult.m_real.n5063 ), .C1(\butt.mult.n1[4] ), 
    .B1(\butt.mult.m_real.n2151 ), .D0(\butt.mult.m_real.n2432 ), 
    .C0(\butt.mult.n1[3] ), .B0(\butt.mult.m_real.n2150 ), 
    .CIN0(\butt.mult.m_real.n2432 ), .CIN1(\butt.mult.m_real.n5063 ), 
    .F0(\real_bmult[3] ), .F1(\real_bmult[4] ), 
    .COUT1(\butt.mult.m_real.n2434 ), .COUT0(\butt.mult.m_real.n5063 ));
  butt_mult_m_real_SLICE_80 \butt.mult.m_real.SLICE_80 ( 
    .D1(\butt.mult.m_real.n5078 ), .C1(\butt.mult.n1[6] ), 
    .B1(\butt.mult.m_real.n2153 ), .D0(\butt.mult.m_real.n2434 ), 
    .C0(\butt.mult.n1[5] ), .B0(\butt.mult.m_real.n2152 ), 
    .CIN0(\butt.mult.m_real.n2434 ), .CIN1(\butt.mult.m_real.n5078 ), 
    .F0(\real_bmult[5] ), .F1(\real_bmult[6] ), 
    .COUT1(\butt.mult.m_real.n2436 ), .COUT0(\butt.mult.m_real.n5078 ));
  butt_mult_m_real_SLICE_81 \butt.mult.m_real.SLICE_81 ( 
    .D1(\butt.mult.m_real.n5093 ), .C1(\butt.mult.n1[8] ), 
    .B1(\butt.mult.m_real.n2155 ), .D0(\butt.mult.m_real.n2436 ), 
    .C0(\butt.mult.n1[7] ), .B0(\butt.mult.m_real.n2154 ), 
    .CIN0(\butt.mult.m_real.n2436 ), .CIN1(\butt.mult.m_real.n5093 ), 
    .F0(\real_bmult[7] ), .F1(\real_bmult[8] ), 
    .COUT1(\butt.mult.m_real.n2438 ), .COUT0(\butt.mult.m_real.n5093 ));
  butt_mult_m_real_SLICE_82 \butt.mult.m_real.SLICE_82 ( 
    .D1(\butt.mult.m_real.n5108 ), .C1(\butt.mult.n1[10] ), 
    .B1(\butt.mult.m_real.n2157 ), .D0(\butt.mult.m_real.n2438 ), 
    .C0(\butt.mult.n1[9] ), .B0(\butt.mult.m_real.n2156 ), 
    .CIN0(\butt.mult.m_real.n2438 ), .CIN1(\butt.mult.m_real.n5108 ), 
    .F0(\real_bmult[9] ), .F1(\real_bmult[10] ), 
    .COUT1(\butt.mult.m_real.n2440 ), .COUT0(\butt.mult.m_real.n5108 ));
  butt_mult_m_real_SLICE_83 \butt.mult.m_real.SLICE_83 ( 
    .D1(\butt.mult.m_real.n5123 ), .C1(\butt.mult.n1[12] ), 
    .B1(\butt.mult.m_real.n2159 ), .D0(\butt.mult.m_real.n2440 ), 
    .C0(\butt.mult.n1[11] ), .B0(\butt.mult.m_real.n2158 ), 
    .CIN0(\butt.mult.m_real.n2440 ), .CIN1(\butt.mult.m_real.n5123 ), 
    .F0(\real_bmult[11] ), .F1(\real_bmult[12] ), 
    .COUT1(\butt.mult.m_real.n2442 ), .COUT0(\butt.mult.m_real.n5123 ));
  butt_mult_m_real_SLICE_84 \butt.mult.m_real.SLICE_84 ( 
    .D1(\butt.mult.m_real.n5138 ), .C1(\butt.mult.n1[14] ), 
    .B1(\butt.mult.m_real.n2161 ), .D0(\butt.mult.m_real.n2442 ), 
    .C0(\butt.mult.n1[13] ), .B0(\butt.mult.m_real.n2160 ), 
    .CIN0(\butt.mult.m_real.n2442 ), .CIN1(\butt.mult.m_real.n5138 ), 
    .F0(\real_bmult[13] ), .F1(\real_bmult[14] ), 
    .COUT1(\butt.mult.m_real.n2444 ), .COUT0(\butt.mult.m_real.n5138 ));
  butt_mult_m_real_SLICE_85 \butt.mult.m_real.SLICE_85 ( 
    .D1(\butt.mult.m_real.n5153 ), .D0(\butt.mult.m_real.n2444 ), 
    .C0(\butt.mult.n1[15] ), .B0(\butt.mult.m_real.n2162 ), 
    .CIN0(\butt.mult.m_real.n2444 ), .CIN1(\butt.mult.m_real.n5153 ), 
    .F0(\real_bmult[15] ), .COUT0(\butt.mult.m_real.n5153 ));
  butt_mult_m_imag_SLICE_86 \butt.mult.m_imag.SLICE_86 ( 
    .D1(\butt.mult.m_imag.n5159 ), .D0(\butt.mult.m_imag.n2343 ), 
    .B0(\butt.mult.m_imag.result[30] ), .CIN0(\butt.mult.m_imag.n2343 ), 
    .CIN1(\butt.mult.m_imag.n5159 ), .F0(\butt.mult.imag_b_imag_twiddle[15] ), 
    .COUT0(\butt.mult.m_imag.n5159 ));
  butt_mult_m_imag_SLICE_87 \butt.mult.m_imag.SLICE_87 ( 
    .D1(\butt.mult.m_imag.n5144 ), .B1(\butt.mult.m_imag.result[29] ), 
    .D0(\butt.mult.m_imag.n2341 ), .B0(\butt.mult.m_imag.result[28] ), 
    .CIN0(\butt.mult.m_imag.n2341 ), .CIN1(\butt.mult.m_imag.n5144 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[13] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[14] ), .COUT1(\butt.mult.m_imag.n2343 ), 
    .COUT0(\butt.mult.m_imag.n5144 ));
  butt_mult_m_imag_SLICE_88 \butt.mult.m_imag.SLICE_88 ( 
    .D1(\butt.mult.m_imag.n5129 ), .B1(\butt.mult.m_imag.result[27] ), 
    .D0(\butt.mult.m_imag.n2339 ), .B0(\butt.mult.m_imag.result[26] ), 
    .CIN0(\butt.mult.m_imag.n2339 ), .CIN1(\butt.mult.m_imag.n5129 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[11] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[12] ), .COUT1(\butt.mult.m_imag.n2341 ), 
    .COUT0(\butt.mult.m_imag.n5129 ));
  butt_mult_m_imag_SLICE_89 \butt.mult.m_imag.SLICE_89 ( 
    .D1(\butt.mult.m_imag.n5114 ), .B1(\butt.mult.m_imag.result[25] ), 
    .D0(\butt.mult.m_imag.n2337 ), .B0(\butt.mult.m_imag.result[24] ), 
    .CIN0(\butt.mult.m_imag.n2337 ), .CIN1(\butt.mult.m_imag.n5114 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[9] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[10] ), .COUT1(\butt.mult.m_imag.n2339 ), 
    .COUT0(\butt.mult.m_imag.n5114 ));
  butt_mult_m_imag_SLICE_90 \butt.mult.m_imag.SLICE_90 ( 
    .D1(\butt.mult.m_imag.n5099 ), .B1(\butt.mult.m_imag.result[23] ), 
    .D0(\butt.mult.m_imag.n2335 ), .B0(\butt.mult.m_imag.result[22] ), 
    .CIN0(\butt.mult.m_imag.n2335 ), .CIN1(\butt.mult.m_imag.n5099 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[7] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[8] ), .COUT1(\butt.mult.m_imag.n2337 ), 
    .COUT0(\butt.mult.m_imag.n5099 ));
  butt_mult_m_imag_SLICE_91 \butt.mult.m_imag.SLICE_91 ( 
    .D1(\butt.mult.m_imag.n5084 ), .B1(\butt.mult.m_imag.result[21] ), 
    .D0(\butt.mult.m_imag.n2333 ), .B0(\butt.mult.m_imag.result[20] ), 
    .CIN0(\butt.mult.m_imag.n2333 ), .CIN1(\butt.mult.m_imag.n5084 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[5] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[6] ), .COUT1(\butt.mult.m_imag.n2335 ), 
    .COUT0(\butt.mult.m_imag.n5084 ));
  butt_mult_m_imag_SLICE_92 \butt.mult.m_imag.SLICE_92 ( 
    .D1(\butt.mult.m_imag.n5069 ), .B1(\butt.mult.m_imag.result[19] ), 
    .D0(\butt.mult.m_imag.n2331 ), .B0(\butt.mult.m_imag.result[18] ), 
    .CIN0(\butt.mult.m_imag.n2331 ), .CIN1(\butt.mult.m_imag.n5069 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[3] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[4] ), .COUT1(\butt.mult.m_imag.n2333 ), 
    .COUT0(\butt.mult.m_imag.n5069 ));
  butt_mult_m_imag_SLICE_93 \butt.mult.m_imag.SLICE_93 ( 
    .D1(\butt.mult.m_imag.n5054 ), .B1(\butt.mult.m_imag.result[17] ), 
    .D0(\butt.mult.m_imag.n2329 ), .B0(\butt.mult.m_imag.result[16] ), 
    .CIN0(\butt.mult.m_imag.n2329 ), .CIN1(\butt.mult.m_imag.n5054 ), 
    .F0(\butt.mult.imag_b_imag_twiddle[1] ), 
    .F1(\butt.mult.imag_b_imag_twiddle[2] ), .COUT1(\butt.mult.m_imag.n2331 ), 
    .COUT0(\butt.mult.m_imag.n5054 ));
  butt_mult_m_imag_SLICE_94 \butt.mult.m_imag.SLICE_94 ( 
    .D1(\butt.mult.m_imag.n5045 ), .C1(\butt.mult.m_imag.result[14] ), 
    .B1(\butt.mult.m_imag.result[15] ), .CIN1(\butt.mult.m_imag.n5045 ), 
    .F1(\butt.mult.imag_b_imag_twiddle[0] ), .COUT1(\butt.mult.m_imag.n2329 ), 
    .COUT0(\butt.mult.m_imag.n5045 ));
  SLICE_95 SLICE_95( .DI0(n14), .D0(ram_clk), .B0(slow_clk), .CLK(clk_c), 
    .Q0(slow_clk), .F0(n14));
  SLICE_96 SLICE_96( .DI1(n29), .DI0(n28), .D1(n3049), 
    .B1(\butterfly_iter[5] ), .A1(n36), .D0(\butterfly_iter[5] ), .C0(n35), 
    .A0(n3049), .CE(n1856), .LSR(reset_c), .CLK(slow_clk), 
    .Q0(\butterfly_iter[1] ), .Q1(\butterfly_iter[0] ), .F0(n28), .F1(n29));
  SLICE_97 SLICE_97( .DI1(n3056), .DI0(n27), .D1(n33), 
    .C1(\butterfly_iter[5] ), .B1(n3049), .D0(n34), .B0(\butterfly_iter[5] ), 
    .A0(n3049), .CE(n1856), .LSR(reset_c), .CLK(slow_clk), 
    .Q0(\butterfly_iter[2] ), .Q1(\butterfly_iter[3] ), .F0(n27), .F1(n3056));
  SLICE_99 SLICE_99( .DI1(n24), .DI0(n25), .C1(\butterfly_iter[5] ), 
    .B1(n3049), .A1(n31), .D0(n32), .B0(\butterfly_iter[5] ), .A0(n3049), 
    .CE(n1856), .LSR(reset_c), .CLK(slow_clk), .Q0(\butterfly_iter[4] ), 
    .Q1(\butterfly_iter[5] ), .F0(n25), .F1(n24));
  SLICE_104 SLICE_104( 
    .D1(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .C1(n3_adj_202), .B1(\address_a_5__N_73[0] ), .A1(\butterfly_iter[0] ), 
    .D0(\butterfly_iter[1] ), .C0(\address_a_5__N_73[0] ), 
    .A0(\butterfly_iter[2] ), .F0(n3_adj_202), 
    .F1(\address_generator.standard_logic.n7_adj_189 ));
  address_generator_standard_logic_SLICE_106 
    \address_generator.standard_logic.SLICE_106 ( .D1(\fft_level[0] ), .C1(n3), 
    .B1(\butterfly_iter[0] ), .A1(\fft_level[1] ), .D0(\butterfly_iter[2] ), 
    .C0(\fft_level[0] ), .B0(\butterfly_iter[1] ), .F0(n3), 
    .F1(\address_generator.standard_logic.n9_adj_180 ));
  address_generator_standard_logic_SLICE_108 
    \address_generator.standard_logic.SLICE_108 ( .D1(\fft_level[1] ), 
    .C1(n1_2), .A1(n3), .D0(\butterfly_iter[4] ), .B0(\butterfly_iter[3] ), 
    .A0(\fft_level[0] ), .F0(n1_2), 
    .F1(\address_generator.standard_logic.n7_adj_181 ));
  address_generator_standard_logic_SLICE_109 
    \address_generator.standard_logic.SLICE_109 ( 
    .D1(\address_generator.standard_logic.n4_adj_182 ), .C1(n23_2), 
    .B1(\address_generator.standard_logic.n1705 ), 
    .A1(\address_generator.standard_logic.n13 ), .D0(\fft_level[1] ), 
    .C0(\address_generator.standard_logic.n7_adj_181 ), .B0(\fft_level[2] ), 
    .A0(\address_generator.standard_logic.n5_adj_183 ), 
    .F0(\address_generator.standard_logic.n13 ), .F1(\address_1_b[5] ));
  SLICE_110 SLICE_110( .D1(\butterfly_iter[3] ), .C1(n4361), 
    .B1(\fft_level[0] ), .A1(\butterfly_iter[1] ), .D0(\butterfly_iter[2] ), 
    .C0(\fft_level[1] ), .B0(\fft_level[0] ), .A0(\butterfly_iter[0] ), 
    .F0(n4361), .F1(n8));
  SLICE_112 SLICE_112( .D1(\address_a_5__N_73[0] ), .A1(\butterfly_iter[4] ), 
    .D0(\butterfly_iter[4] ), .C0(\address_a_5__N_73[0] ), 
    .A0(\butterfly_iter[3] ), .F0(n5), 
    .F1(\address_generator.standard_logic.n3764 ));
  address_generator_standard_logic_SLICE_113 
    \address_generator.standard_logic.SLICE_113 ( .D1(\fft_level[1] ), 
    .C1(\address_generator.standard_logic.address_a_5__N_55[2] ), .B1(n4), 
    .A1(\address_generator.standard_logic.mask_shift[1] ), 
    .D0(\address_generator.standard_logic.address_a_5__N_73[1] ), .C0(n5), 
    .B0(n3_adj_202), .A0(\address_generator.standard_logic.n1705 ), 
    .F0(\address_generator.standard_logic.address_a_5__N_55[2] ), 
    .F1(\address_generator.address_a[2] ));
  SLICE_114 SLICE_114( .D1(ram_clk), .C1(load_c), .B1(data_out_c_1), 
    .A1(\b_out[1] ), .D0(\read_data_1_a[1] ), .C0(\read_data_0_a[1] ), 
    .A0(\fft_level[0] ), .F0(data_out_c_1), .F1(n2110));
  SLICE_116 SLICE_116( .D1(\fft_level[1] ), .C1(\butterfly_iter[1] ), 
    .B1(\butterfly_iter[0] ), .A1(\fft_level[0] ), .D0(\fft_level[0] ), 
    .B0(\butterfly_iter[1] ), .A0(\butterfly_iter[0] ), .F0(n4), 
    .F1(\address_generator.standard_logic.n10 ));
  SLICE_118 SLICE_118( .D1(\address_generator.standard_logic.n1705 ), 
    .C1(\address_generator.standard_logic.n3764 ), .B1(n4_adj_203), 
    .A1(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .D0(\address_a_5__N_73[0] ), .C0(\butterfly_iter[2] ), 
    .B0(\butterfly_iter[3] ), .F0(n4_adj_203), 
    .F1(\address_generator.standard_logic.address_a_5__N_55[3] ));
  address_generator_standard_logic_SLICE_119 
    \address_generator.standard_logic.SLICE_119 ( .D1(n4_adj_203), .C1(n3167), 
    .A1(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .C0(\address_a_5__N_73[0] ), .B0(\butterfly_iter[1] ), 
    .A0(\butterfly_iter[0] ), .F0(n3167), 
    .F1(\address_generator.standard_logic.n8_adj_190 ));
  address_generator_SLICE_120 \address_generator.SLICE_120 ( .D1(done_c), 
    .C1(\address_generator.address_0_a_5__N_43[1] ), .A1(\out_address[1] ), 
    .C0(\address_generator.address_a[1] ), .B0(load_c), 
    .A0(load_address_rev_c_1), .F0(\address_generator.address_0_a_5__N_43[1] ), 
    .F1(\address_0_a[1] ));
  address_generator_standard_logic_SLICE_121 
    \address_generator.standard_logic.SLICE_121 ( 
    .D1(\address_generator.standard_logic.n11_adj_188 ), 
    .C1(\address_generator.standard_logic.address_a_5__N_55[1] ), 
    .B1(\address_generator.standard_logic.mask_shift[1] ), 
    .A1(\butterfly_iter[0] ), .D0(\address_generator.standard_logic.n75 ), 
    .C0(\address_generator.standard_logic.n8_adj_190 ), 
    .B0(\address_generator.standard_logic.n4_adj_182 ), 
    .A0(\address_generator.standard_logic.address_a_5__N_73[2] ), 
    .F0(\address_generator.standard_logic.address_a_5__N_55[1] ), 
    .F1(\address_generator.address_a[1] ));
  SLICE_123 SLICE_123( .C1(done_c), .B1(reset_c), .D0(\fft_level[0] ), 
    .C0(\fft_level[2] ), .B0(\fft_level[1] ), .A0(n23_2), .F0(done_c), 
    .F1(processing_N_15));
  address_generator_SLICE_124 \address_generator.SLICE_124 ( 
    .C1(\address_generator.address_0_a_5__N_43[2] ), .B1(done_c), 
    .A1(\out_address[2] ), .D0(load_address_rev_c_2), 
    .C0(\address_generator.address_a[2] ), .B0(load_c), 
    .F0(\address_generator.address_0_a_5__N_43[2] ), .F1(\address_0_a[2] ));
  address_generator_SLICE_126 \address_generator.SLICE_126 ( 
    .D1(load_address_rev_c_3), .C1(\address_generator.address_a[3] ), 
    .B1(load_c), .D0(\fft_level[2] ), .C0(n23_2), 
    .B0(\address_generator.standard_logic.address_a_5__N_55[3] ), 
    .A0(\address_generator.standard_logic.n9_adj_180 ), 
    .F0(\address_generator.address_a[3] ), 
    .F1(\address_generator.address_0_a_5__N_43[3] ));
  address_generator_SLICE_128 \address_generator.SLICE_128 ( .D1(ram_clk), 
    .C1(\address_0_a[3] ), .A1(\address_0_b[3] ), .D0(\out_address[3] ), 
    .C0(\address_generator.address_0_a_5__N_43[3] ), .B0(done_c), 
    .F0(\address_0_a[3] ), .F1(\write_address_0[3] ));
  address_generator_SLICE_130 \address_generator.SLICE_130 ( 
    .C1(\address_generator.address_0_a_5__N_43[5] ), .B1(\out_address[5] ), 
    .A1(done_c), .C0(load_address_rev_c_5), .B0(load_c), 
    .A0(\address_generator.address_a[5] ), 
    .F0(\address_generator.address_0_a_5__N_43[5] ), .F1(\address_0_a[5] ));
  address_generator_standard_logic_SLICE_131 
    \address_generator.standard_logic.SLICE_131 ( .D1(n23_2), 
    .C1(\address_generator.standard_logic.n13_adj_191 ), 
    .B1(\address_generator.standard_logic.n1705 ), 
    .A1(\address_generator.standard_logic.n4_adj_182 ), .D0(\fft_level[2] ), 
    .C0(\address_generator.standard_logic.n11_adj_188 ), 
    .B0(\butterfly_iter[0] ), 
    .A0(\address_generator.standard_logic.n7_adj_181 ), 
    .F0(\address_generator.standard_logic.n13_adj_191 ), 
    .F1(\address_generator.address_a[5] ));
  SLICE_133 SLICE_133( .C0(\address_0_a[5] ), .B0(\address_0_b[5] ), 
    .A0(ram_clk), .F0(\write_address_0[5] ));
  address_generator_SLICE_134 \address_generator.SLICE_134 ( .D0(load_c), 
    .B0(\address_1_b[5] ), .A0(load_address_rev_c_5), .F0(\address_0_b[5] ));
  address_generator_SLICE_136 \address_generator.SLICE_136 ( 
    .D0(load_address_rev_c_4), .C0(\address_1_b[4] ), .A0(load_c), 
    .F0(\address_0_b[4] ));
  SLICE_137 SLICE_137( .D1(\address_0_b[4] ), .C1(\address_0_a[4] ), 
    .A1(ram_clk), .D0(\out_address[4] ), 
    .C0(\address_generator.address_0_a_5__N_43[4] ), .A0(done_c), 
    .F0(\address_0_a[4] ), .F1(\write_address_0[4] ));
  address_generator_SLICE_138 \address_generator.SLICE_138 ( .D0(load_c), 
    .C0(\address_1_b[3] ), .B0(load_address_rev_c_3), .F0(\address_0_b[3] ));
  address_generator_standard_logic_SLICE_139 
    \address_generator.standard_logic.SLICE_139 ( .D1(\fft_level[2] ), 
    .C1(n23_2), .B1(\address_generator.standard_logic.address_a_5__N_55[3] ), 
    .A1(\address_generator.standard_logic.n9 ), .D0(\fft_level[1] ), 
    .C0(\butterfly_iter[0] ), .B0(\fft_level[0] ), .A0(n3), 
    .F0(\address_generator.standard_logic.n9 ), .F1(\address_1_b[3] ));
  address_generator_SLICE_140 \address_generator.SLICE_140 ( .D0(load_c), 
    .C0(\address_1_b[2] ), .A0(load_address_rev_c_2), .F0(\address_0_b[2] ));
  address_generator_standard_logic_SLICE_141 
    \address_generator.standard_logic.SLICE_141 ( 
    .D1(\address_generator.standard_logic.address_a_5__N_55[2] ), .C1(n23_2), 
    .B1(\address_generator.standard_logic.n10 ), .A1(\fft_level[2] ), 
    .D0(\fft_level[3] ), .C0(\fft_level[4] ), .B0(\fft_level[5] ), .F0(n23_2), 
    .F1(\address_1_b[2] ));
  address_generator_SLICE_142 \address_generator.SLICE_142 ( 
    .D0(load_address_rev_c_1), .C0(\address_1_b[1] ), .A0(load_c), 
    .F0(\address_0_b[1] ));
  SLICE_143 SLICE_143( .C0(\address_0_a[1] ), .B0(\address_0_b[1] ), 
    .A0(ram_clk), .F0(\write_address_0[1] ));
  address_generator_SLICE_144 \address_generator.SLICE_144 ( 
    .C1(load_address_rev_c_0), .B1(load_c), .A1(\address_1_b[0] ), 
    .C0(\address_generator.standard_logic.n13_adj_187 ), 
    .B0(\address_generator.standard_logic.mask_shift[4] ), 
    .A0(\address_generator.standard_logic.n75 ), .F0(\address_1_b[0] ), 
    .F1(\address_0_b[0] ));
  SLICE_145 SLICE_145( .C1(\address_0_a[0] ), .B1(\address_0_b[0] ), 
    .A1(ram_clk), .D0(\out_address[0] ), 
    .C0(\address_generator.address_0_a_5__N_43[0] ), .B0(done_c), 
    .F0(\address_0_a[0] ), .F1(\write_address_0[0] ));
  address_generator_SLICE_146 \address_generator.SLICE_146 ( 
    .C1(\address_1_b[5] ), .B1(\address_1_a[5] ), .A1(ram_clk), 
    .D0(\out_address[5] ), .C0(done_c), .B0(\address_generator.address_a[5] ), 
    .F0(\address_1_a[5] ), .F1(\write_address_1[5] ));
  address_generator_SLICE_148 \address_generator.SLICE_148 ( 
    .D1(\address_1_b[4] ), .C1(\address_1_a[4] ), .A1(ram_clk), 
    .D0(\out_address[4] ), .B0(\address_generator.address_a[4] ), .A0(done_c), 
    .F0(\address_1_a[4] ), .F1(\write_address_1[4] ));
  address_generator_SLICE_150 \address_generator.SLICE_150 ( 
    .D1(\address_1_b[3] ), .C1(\address_1_a[3] ), .A1(ram_clk), 
    .C0(\address_generator.address_a[3] ), .B0(done_c), .A0(\out_address[3] ), 
    .F0(\address_1_a[3] ), .F1(\write_address_1[3] ));
  address_generator_SLICE_152 \address_generator.SLICE_152 ( .D1(ram_clk), 
    .C1(\address_1_b[2] ), .A1(\address_1_a[2] ), .D0(done_c), 
    .C0(\out_address[2] ), .A0(\address_generator.address_a[2] ), 
    .F0(\address_1_a[2] ), .F1(\write_address_1[2] ));
  address_generator_SLICE_154 \address_generator.SLICE_154 ( .D1(ram_clk), 
    .C1(\address_1_a[1] ), .B1(\address_1_b[1] ), .C0(done_c), 
    .B0(\out_address[1] ), .A0(\address_generator.address_a[1] ), 
    .F0(\address_1_a[1] ), .F1(\write_address_1[1] ));
  address_generator_SLICE_156 \address_generator.SLICE_156 ( 
    .D1(\address_1_a[0] ), .C1(ram_clk), .B1(\address_1_b[0] ), 
    .D0(\address_generator.address_a[0] ), .C0(\out_address[0] ), .B0(done_c), 
    .F0(\address_1_a[0] ), .F1(\write_address_1[0] ));
  address_generator_SLICE_158 \address_generator.SLICE_158 ( 
    .C1(\address_generator.address_a[4] ), .B1(load_c), 
    .A1(load_address_rev_c_4), 
    .D0(\address_generator.standard_logic.mask_shift[1] ), .C0(n8), 
    .B0(\address_generator.standard_logic.n11 ), 
    .A0(\address_generator.standard_logic.n1705 ), 
    .F0(\address_generator.address_a[4] ), 
    .F1(\address_generator.address_0_a_5__N_43[4] ));
  address_generator_SLICE_160 \address_generator.SLICE_160 ( 
    .C1(\address_generator.address_a[0] ), .B1(load_address_rev_c_0), 
    .A1(load_c), .D0(\address_generator.standard_logic.address_a_5__N_73[2] ), 
    .C0(\address_generator.standard_logic.n7_adj_189 ), 
    .B0(\address_generator.standard_logic.n11 ), 
    .A0(\address_generator.standard_logic.n75 ), 
    .F0(\address_generator.address_a[0] ), 
    .F1(\address_generator.address_0_a_5__N_43[0] ));
  address_generator_standard_logic_SLICE_164 
    \address_generator.standard_logic.SLICE_164 ( .D1(\butterfly_iter[3] ), 
    .C1(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .B1(\address_a_5__N_73[0] ), .A1(\butterfly_iter[4] ), 
    .D0(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .C0(\address_a_5__N_73[0] ), .B0(\butterfly_iter[4] ), 
    .F0(\address_generator.standard_logic.n4_adj_182 ), 
    .F1(\address_generator.standard_logic.n11 ));
  address_generator_standard_logic_SLICE_166 
    \address_generator.standard_logic.SLICE_166 ( 
    .C1(\address_generator.standard_logic.n75 ), 
    .B1(\address_generator.standard_logic.address_a_5__N_73[2] ), 
    .D0(\address_generator.standard_logic.address_a_5__N_73[6] ), 
    .C0(\address_generator.standard_logic.address_a_5__N_73[3] ), 
    .B0(\address_generator.standard_logic.address_a_5__N_73[5] ), 
    .A0(\address_generator.standard_logic.address_a_5__N_73[4] ), 
    .F0(\address_generator.standard_logic.n75 ), 
    .F1(\address_generator.standard_logic.n1705 ));
  address_generator_standard_logic_SLICE_167 
    \address_generator.standard_logic.SLICE_167 ( .D1(n23_2), 
    .C1(\address_generator.standard_logic.n14 ), 
    .B1(\address_generator.standard_logic.n1705 ), 
    .A1(\address_generator.standard_logic.n11 ), .D0(\fft_level[1] ), 
    .C0(\fft_level[0] ), .B0(\fft_level[2] ), .A0(n8), 
    .F0(\address_generator.standard_logic.n14 ), .F1(\address_1_b[4] ));
  address_generator_standard_logic_SLICE_170 
    \address_generator.standard_logic.SLICE_170 ( 
    .C1(\address_generator.standard_logic.n7_adj_186 ), 
    .B1(\address_generator.standard_logic.n11 ), 
    .A1(\address_generator.standard_logic.address_a_5__N_73[2] ), 
    .D0(\address_generator.standard_logic.address_a_5__N_73[1] ), 
    .C0(n3_adj_202), .B0(\butterfly_iter[0] ), .A0(\address_a_5__N_73[0] ), 
    .F0(\address_generator.standard_logic.n7_adj_186 ), 
    .F1(\address_generator.standard_logic.n13_adj_187 ));
  address_generator_standard_logic_SLICE_172 
    \address_generator.standard_logic.SLICE_172 ( .D0(\butterfly_iter[0] ), 
    .B0(\fft_level[0] ), .F0(\address_generator.standard_logic.n5_adj_183 ));
  address_generator_standard_logic_SLICE_173 
    \address_generator.standard_logic.SLICE_173 ( 
    .D1(\address_generator.standard_logic.address_a_5__N_55[1] ), 
    .C1(\fft_level[1] ), .B1(\address_generator.standard_logic.n5_adj_183 ), 
    .A1(\address_generator.standard_logic.mask_shift[1] ), .D0(\fft_level[3] ), 
    .C0(\fft_level[4] ), .B0(\fft_level[2] ), .A0(\fft_level[5] ), 
    .F0(\address_generator.standard_logic.mask_shift[1] ), 
    .F1(\address_1_b[1] ));
  address_generator_standard_logic_SLICE_174 
    \address_generator.standard_logic.SLICE_174 ( .D1(\fft_level[2] ), 
    .C1(\address_generator.standard_logic.n11_adj_188 ), 
    .B1(\butterfly_iter[0] ), .A1(n23_2), .D0(\fft_level[1] ), 
    .B0(\fft_level[0] ), .F0(\address_generator.standard_logic.n11_adj_188 ), 
    .F1(\twiddle_address[0] ));
  address_generator_standard_logic_SLICE_176 
    \address_generator.standard_logic.SLICE_176 ( .D1(\butterfly_iter[3] ), 
    .C1(n23_2), .B1(\fft_level[2] ), .A1(\fft_level[1] ), .D0(n23_2), 
    .C0(\fft_level[2] ), .A0(\butterfly_iter[1] ), .F0(\twiddle_address[1] ), 
    .F1(\twiddle_address[3] ));
  address_generator_standard_logic_SLICE_178 
    \address_generator.standard_logic.SLICE_178 ( 
    .C1(\address_generator.standard_logic.mask_shift[4] ), 
    .A1(\butterfly_iter[4] ), .D0(\fft_level[2] ), .C0(\fft_level[1] ), 
    .B0(n23_2), .A0(\fft_level[0] ), 
    .F0(\address_generator.standard_logic.mask_shift[4] ), 
    .F1(\twiddle_address[4] ));
  address_generator_standard_logic_SLICE_180 
    \address_generator.standard_logic.SLICE_180 ( .D1(\fft_level[0] ), 
    .D0(\butterfly_iter[2] ), .C0(\fft_level[0] ), .B0(\fft_level[1] ), 
    .A0(\address_generator.standard_logic.mask_shift[1] ), 
    .F0(\twiddle_address[2] ), 
    .F1(\address_generator.standard_logic.fft_level_0__N_18 ));
  SLICE_182 SLICE_182( .D1(load_c), .C1(\b_out[13] ), .B1(ram_clk), 
    .A1(\a[13] ), .D0(\read_data_1_a[13] ), .C0(\read_data_0_a[13] ), 
    .A0(\fft_level[0] ), .F0(\a[13] ), .F1(n2086));
  SLICE_184 SLICE_184( .D1(ram_clk), .C1(data_out_c_5), .B1(\b_out[5] ), 
    .A1(load_c), .C0(\fft_level[0] ), .B0(\read_data_0_a[5] ), 
    .A0(\read_data_1_a[5] ), .F0(data_out_c_5), .F1(n2102));
  SLICE_186 SLICE_186( .D1(\b_out[4] ), .C1(ram_clk), .B1(load_c), 
    .A1(data_out_c_4), .C0(\fft_level[0] ), .B0(\read_data_0_a[4] ), 
    .A0(\read_data_1_a[4] ), .F0(data_out_c_4), .F1(n2104));
  SLICE_188 SLICE_188( .D1(\b_out[15] ), .C1(\a[15] ), .B1(ram_clk), 
    .A1(load_c), .C0(\read_data_1_a[15] ), .B0(\read_data_0_a[15] ), 
    .A0(\fft_level[0] ), .F0(\a[15] ), .F1(n2082));
  SLICE_190 SLICE_190( .D1(\b_out[14] ), .C1(load_c), .B1(ram_clk), 
    .A1(\a[14] ), .D0(\read_data_0_a[14] ), .C0(\fft_level[0] ), 
    .B0(\read_data_1_a[14] ), .F0(\a[14] ), .F1(n2084));
  SLICE_192 SLICE_192( .D1(\b_out[7] ), .C1(ram_clk), .B1(load_c), 
    .A1(data_out_c_7), .D0(\fft_level[0] ), .C0(\read_data_0_a[7] ), 
    .A0(\read_data_1_a[7] ), .F0(data_out_c_7), .F1(n2098));
  SLICE_194 SLICE_194( .D1(\b_out[3] ), .C1(data_out_c_3), .B1(ram_clk), 
    .A1(load_c), .D0(\read_data_0_a[3] ), .C0(\read_data_1_a[3] ), 
    .B0(\fft_level[0] ), .F0(data_out_c_3), .F1(n2106));
  SLICE_196 SLICE_196( .D1(ram_clk), .C1(data_out_c_6), .B1(load_c), 
    .A1(\b_out[6] ), .C0(\fft_level[0] ), .B0(\read_data_1_a[6] ), 
    .A0(\read_data_0_a[6] ), .F0(data_out_c_6), .F1(n2100));
  SLICE_198 SLICE_198( .D1(\b_out[0] ), .C1(ram_clk), .B1(load_c), 
    .A1(data_out_c_0), .D0(\fft_level[0] ), .B0(\read_data_0_a[0] ), 
    .A0(\read_data_1_a[0] ), .F0(data_out_c_0), .F1(n2112));
  SLICE_200 SLICE_200( .D1(load_c), .C1(data_out_c_2), .B1(\b_out[2] ), 
    .A1(ram_clk), .D0(\read_data_0_a[2] ), .C0(\read_data_1_a[2] ), 
    .A0(\fft_level[0] ), .F0(data_out_c_2), .F1(n2108));
  SLICE_202 SLICE_202( .D1(\butterfly_iter[0] ), .C1(n65), 
    .B1(\butterfly_iter[4] ), .A1(\butterfly_iter[3] ), 
    .D0(\butterfly_iter[1] ), .B0(\butterfly_iter[2] ), .F0(n65), .F1(n3049));
  SLICE_204 SLICE_204( .D1(reset_c), .C1(n9), .B1(processing), .A1(done_c), 
    .C0(n3049), .A0(\butterfly_iter[5] ), .F0(n9), .F1(n1843));
  SLICE_206 SLICE_206( .D1(\read_data_1_a[8] ), .C1(\read_data_0_a[8] ), 
    .B1(\fft_level[0] ), .D0(\b_out[8] ), .C0(\a[8] ), .B0(load_c), 
    .A0(ram_clk), .F0(n2096), .F1(\a[8] ));
  SLICE_208 SLICE_208( .D1(ram_clk), .C1(\a[10] ), .B1(\b_out[10] ), 
    .A1(load_c), .D0(\read_data_0_a[10] ), .C0(\read_data_1_a[10] ), 
    .A0(\fft_level[0] ), .F0(\a[10] ), .F1(n2092));
  SLICE_210 SLICE_210( .D1(load_c), .C1(ram_clk), .B1(\b_out[9] ), .A1(\a[9] ), 
    .D0(\read_data_0_a[9] ), .C0(\read_data_1_a[9] ), .A0(\fft_level[0] ), 
    .F0(\a[9] ), .F1(n2094));
  SLICE_212 SLICE_212( .D1(\a[12] ), .C1(\b_out[12] ), .B1(ram_clk), 
    .A1(load_c), .D0(\fft_level[0] ), .C0(\read_data_0_a[12] ), 
    .B0(\read_data_1_a[12] ), .F0(\a[12] ), .F1(n2088));
  SLICE_214 SLICE_214( .D1(\b_out[11] ), .C1(\a[11] ), .B1(load_c), 
    .A1(ram_clk), .C0(\read_data_1_a[11] ), .B0(\read_data_0_a[11] ), 
    .A0(\fft_level[0] ), .F0(\a[11] ), .F1(n2090));
  SLICE_216 SLICE_216( .D1(load_c), .C1(\b_out[16] ), .B1(\a[16] ), 
    .A1(ram_clk), .D0(\fft_level[0] ), .B0(\read_data_1_a[16] ), 
    .A0(\read_data_0_a[16] ), .F0(\a[16] ), .F1(n2145));
  SLICE_218 SLICE_218( .D1(\b_out[18] ), .C1(\a[18] ), .B1(load_c), 
    .A1(ram_clk), .C0(\read_data_1_a[18] ), .B0(\read_data_0_a[18] ), 
    .A0(\fft_level[0] ), .F0(\a[18] ), .F1(n2141));
  SLICE_220 SLICE_220( .D1(\b_out[17] ), .C1(ram_clk), .B1(load_c), 
    .A1(\a[17] ), .D0(\read_data_0_a[17] ), .C0(\fft_level[0] ), 
    .A0(\read_data_1_a[17] ), .F0(\a[17] ), .F1(n2143));
  SLICE_222 SLICE_222( .D1(load_c), .C1(ram_clk), .B1(\b_out[20] ), 
    .A1(\a[20] ), .D0(\read_data_0_a[20] ), .C0(\read_data_1_a[20] ), 
    .A0(\fft_level[0] ), .F0(\a[20] ), .F1(n2137));
  SLICE_224 SLICE_224( .D1(load_c), .C1(ram_clk), .B1(\a[19] ), 
    .A1(\b_out[19] ), .D0(\read_data_1_a[19] ), .C0(\read_data_0_a[19] ), 
    .B0(\fft_level[0] ), .F0(\a[19] ), .F1(n2139));
  SLICE_226 SLICE_226( .D1(\b_out[22] ), .C1(ram_clk), .B1(load_c), 
    .A1(\a[22] ), .D0(\read_data_0_a[22] ), .C0(\fft_level[0] ), 
    .A0(\read_data_1_a[22] ), .F0(\a[22] ), .F1(n2133));
  SLICE_228 SLICE_228( .D1(load_c), .C1(ram_clk), .B1(\a[21] ), 
    .A1(\b_out[21] ), .D0(\fft_level[0] ), .C0(\read_data_1_a[21] ), 
    .B0(\read_data_0_a[21] ), .F0(\a[21] ), .F1(n2135));
  SLICE_230 SLICE_230( .D1(ram_clk), .C1(\a[24] ), .B1(\b_out[24] ), 
    .A1(load_c), .D0(\read_data_1_a[24] ), .B0(\fft_level[0] ), 
    .A0(\read_data_0_a[24] ), .F0(\a[24] ), .F1(n2129));
  SLICE_232 SLICE_232( .D1(load_c), .C1(ram_clk), .B1(\a[23] ), 
    .A1(\b_out[23] ), .D0(\fft_level[0] ), .C0(\read_data_0_a[23] ), 
    .A0(\read_data_1_a[23] ), .F0(\a[23] ), .F1(n2131));
  SLICE_234 SLICE_234( .D1(ram_clk), .C1(\a[26] ), .B1(\b_out[26] ), 
    .A1(load_c), .D0(\read_data_0_a[26] ), .B0(\fft_level[0] ), 
    .A0(\read_data_1_a[26] ), .F0(\a[26] ), .F1(n2125));
  SLICE_236 SLICE_236( .D1(load_c), .C1(ram_clk), .B1(\b_out[25] ), 
    .A1(\a[25] ), .D0(\fft_level[0] ), .C0(\read_data_0_a[25] ), 
    .B0(\read_data_1_a[25] ), .F0(\a[25] ), .F1(n2127));
  SLICE_238 SLICE_238( .D1(\b_out[28] ), .C1(ram_clk), .B1(load_c), 
    .A1(\a[28] ), .D0(\read_data_0_a[28] ), .C0(\read_data_1_a[28] ), 
    .B0(\fft_level[0] ), .F0(\a[28] ), .F1(n2121));
  SLICE_240 SLICE_240( .D1(load_c), .C1(\b_out[27] ), .B1(\a[27] ), 
    .A1(ram_clk), .D0(\read_data_1_a[27] ), .C0(\read_data_0_a[27] ), 
    .A0(\fft_level[0] ), .F0(\a[27] ), .F1(n2123));
  SLICE_242 SLICE_242( .D1(\b_out[30] ), .C1(ram_clk), .B1(load_c), 
    .A1(\a[30] ), .D0(\read_data_0_a[30] ), .B0(\read_data_1_a[30] ), 
    .A0(\fft_level[0] ), .F0(\a[30] ), .F1(n2117));
  SLICE_244 SLICE_244( .D1(\b_out[29] ), .C1(ram_clk), .B1(load_c), 
    .A1(\a[29] ), .D0(\fft_level[0] ), .C0(\read_data_1_a[29] ), 
    .B0(\read_data_0_a[29] ), .F0(\a[29] ), .F1(n2119));
  SLICE_246 SLICE_246( .D1(load_c), .C1(ram_clk), .B1(\b_out[31] ), 
    .A1(\a[31] ), .D0(\read_data_0_a[31] ), .C0(\fft_level[0] ), 
    .B0(\read_data_1_a[31] ), .F0(\a[31] ), .F1(n2115));
  SLICE_253 SLICE_253( .DI1(n15), .D1(ram_clk), .D0(load_c), 
    .C0(\real_bmult[15] ), .A0(ram_clk), .CLK(clk_c), .Q1(ram_clk), .F0(n2116), 
    .F1(n15));
  SLICE_255 SLICE_255( .D1(\fft_level[0] ), .B1(load_c), .A1(processing), 
    .C0(load_c), .B0(ram_clk), .A0(\real_bmult[13] ), .F0(n2120), .F1(write_0));
  SLICE_256 SLICE_256( .B1(\fft_level[3] ), .F0(VCC_net), 
    .F1(\address_generator.standard_logic.n1_c[3] ));
  address_generator_standard_logic_SLICE_257 
    \address_generator.standard_logic.SLICE_257 ( .B0(\fft_level[4] ), 
    .F0(\address_generator.standard_logic.n1_c[4] ));
  address_generator_standard_logic_SLICE_260 
    \address_generator.standard_logic.SLICE_260 ( .B0(\fft_level[5] ), 
    .F0(\address_generator.standard_logic.n1_c[5] ));
  butt_SLICE_263 \butt.SLICE_263 ( .C1(\imag_bmult[4] ), .A0(\imag_bmult[1] ), 
    .F0(\butt.n1[1] ), .F1(\butt.n1[4] ));
  butt_SLICE_264 \butt.SLICE_264 ( .A0(\imag_bmult[0] ), .F0(\butt.n1[0] ));
  butt_SLICE_265 \butt.SLICE_265 ( .D1(\imag_bmult[7] ), .B0(\imag_bmult[3] ), 
    .F0(\butt.n1[3] ), .F1(\butt.n1[7] ));
  butt_SLICE_266 \butt.SLICE_266 ( .A1(\imag_bmult[10] ), .C0(\imag_bmult[5] ), 
    .F0(\butt.n1[5] ), .F1(\butt.n1[10] ));
  butt_SLICE_268 \butt.SLICE_268 ( .D0(\imag_bmult[2] ), .F0(\butt.n1[2] ));
  butt_SLICE_269 \butt.SLICE_269 ( .D0(\imag_bmult[15] ), .F0(\butt.n1[15] ));
  butt_SLICE_270 \butt.SLICE_270 ( .B0(\imag_bmult[14] ), .F0(\butt.n1[14] ));
  butt_SLICE_272 \butt.SLICE_272 ( .C1(\imag_bmult[8] ), .C0(\imag_bmult[6] ), 
    .F0(\butt.n1[6] ), .F1(\butt.n1[8] ));
  butt_SLICE_273 \butt.SLICE_273 ( .C0(\imag_bmult[9] ), .F0(\butt.n1[9] ));
  butt_SLICE_275 \butt.SLICE_275 ( .D0(\imag_bmult[11] ), .F0(\butt.n1[11] ));
  butt_SLICE_277 \butt.SLICE_277 ( .D0(\imag_bmult[13] ), .F0(\butt.n1[13] ));
  butt_SLICE_278 \butt.SLICE_278 ( .B0(\real_bmult[1] ), 
    .F0(\butt.n1_adj_177[1] ));
  butt_SLICE_279 \butt.SLICE_279 ( .A0(\imag_bmult[12] ), .F0(\butt.n1[12] ));
  butt_SLICE_280 \butt.SLICE_280 ( .B0(\real_bmult[0] ), 
    .F0(\butt.n1_adj_177[0] ));
  butt_SLICE_281 \butt.SLICE_281 ( .B1(\real_bmult[2] ), .D0(\real_bmult[3] ), 
    .F0(\butt.n1_adj_177[3] ), .F1(\butt.n1_adj_177[2] ));
  butt_SLICE_283 \butt.SLICE_283 ( .B1(\real_bmult[9] ), .B0(\real_bmult[5] ), 
    .F0(\butt.n1_adj_177[5] ), .F1(\butt.n1_adj_177[9] ));
  butt_SLICE_284 \butt.SLICE_284 ( .C0(\real_bmult[4] ), 
    .F0(\butt.n1_adj_177[4] ));
  butt_SLICE_285 \butt.SLICE_285 ( .D1(\real_bmult[6] ), .A0(\real_bmult[7] ), 
    .F0(\butt.n1_adj_177[7] ), .F1(\butt.n1_adj_177[6] ));
  butt_SLICE_288 \butt.SLICE_288 ( .A0(\real_bmult[8] ), 
    .F0(\butt.n1_adj_177[8] ));
  butt_SLICE_289 \butt.SLICE_289 ( .A0(\real_bmult[11] ), 
    .F0(\butt.n1_adj_177[11] ));
  butt_SLICE_290 \butt.SLICE_290 ( .D1(\real_bmult[12] ), 
    .B0(\real_bmult[10] ), .F0(\butt.n1_adj_177[10] ), 
    .F1(\butt.n1_adj_177[12] ));
  butt_SLICE_291 \butt.SLICE_291 ( .A0(\real_bmult[13] ), 
    .F0(\butt.n1_adj_177[13] ));
  butt_SLICE_293 \butt.SLICE_293 ( .C0(\real_bmult[15] ), 
    .F0(\butt.n1_adj_177[15] ));
  butt_SLICE_294 \butt.SLICE_294 ( .A0(\real_bmult[14] ), 
    .F0(\butt.n1_adj_177[14] ));
  butt_mult_SLICE_295 \butt.mult.SLICE_295 ( 
    .B0(\butt.mult.imag_b_imag_twiddle[15] ), .F0(\butt.mult.n1[15] ));
  butt_mult_SLICE_296 \butt.mult.SLICE_296 ( 
    .A0(\butt.mult.imag_b_imag_twiddle[14] ), .F0(\butt.mult.n1[14] ));
  butt_mult_SLICE_297 \butt.mult.SLICE_297 ( 
    .D1(\butt.mult.imag_b_imag_twiddle[4] ), 
    .A0(\butt.mult.imag_b_imag_twiddle[13] ), .F0(\butt.mult.n1[13] ), 
    .F1(\butt.mult.n1[4] ));
  butt_mult_SLICE_298 \butt.mult.SLICE_298 ( 
    .A0(\butt.mult.imag_b_imag_twiddle[12] ), .F0(\butt.mult.n1[12] ));
  butt_mult_SLICE_299 \butt.mult.SLICE_299 ( 
    .B1(\butt.mult.imag_b_imag_twiddle[2] ), 
    .D0(\butt.mult.imag_b_imag_twiddle[11] ), .F0(\butt.mult.n1[11] ), 
    .F1(\butt.mult.n1[2] ));
  butt_mult_SLICE_300 \butt.mult.SLICE_300 ( 
    .C0(\butt.mult.imag_b_imag_twiddle[10] ), .F0(\butt.mult.n1[10] ));
  butt_mult_SLICE_301 \butt.mult.SLICE_301 ( 
    .C1(\butt.mult.imag_b_imag_twiddle[0] ), 
    .A0(\butt.mult.imag_b_imag_twiddle[9] ), .F0(\butt.mult.n1[9] ), 
    .F1(\butt.mult.n1[0] ));
  butt_mult_SLICE_302 \butt.mult.SLICE_302 ( 
    .B0(\butt.mult.imag_b_imag_twiddle[8] ), .F0(\butt.mult.n1[8] ));
  butt_mult_SLICE_303 \butt.mult.SLICE_303 ( 
    .B0(\butt.mult.imag_b_imag_twiddle[7] ), .F0(\butt.mult.n1[7] ));
  butt_mult_SLICE_304 \butt.mult.SLICE_304 ( 
    .A0(\butt.mult.imag_b_imag_twiddle[6] ), .F0(\butt.mult.n1[6] ));
  butt_mult_SLICE_305 \butt.mult.SLICE_305 ( 
    .A0(\butt.mult.imag_b_imag_twiddle[5] ), .F0(\butt.mult.n1[5] ));
  butt_mult_SLICE_307 \butt.mult.SLICE_307 ( 
    .A0(\butt.mult.imag_b_imag_twiddle[3] ), .F0(\butt.mult.n1[3] ));
  butt_mult_SLICE_309 \butt.mult.SLICE_309 ( 
    .B0(\butt.mult.imag_b_imag_twiddle[1] ), .F0(\butt.mult.n1[1] ));
  butt_mult_m_real_twiddle_SLICE_311 \butt.mult.m_real_twiddle.SLICE_311 ( 
    .D1(\butt.mult.m_real_twiddle.result[14]_2 ), .A1(\butt.mult.result[14] ), 
    .D0(\butt.mult.result[14] ), .C0(\butt.mult.m_real_twiddle.result[14]_2 ), 
    .F0(\butt.mult.m_real_twiddle.n1582[0] ), 
    .F1(\butt.mult.m_real_twiddle.n2253 ));
  butt_mult_m_real_SLICE_313 \butt.mult.m_real.SLICE_313 ( 
    .C0(\butt.mult.m_real.result[14] ), .F0(\butt.mult.m_real.n1621[0] ));
  SLICE_316 SLICE_316( .B1(\a_out[30] ), .A1(load_c), .D0(load_c), 
    .B0(\a_out[31] ), .F0(\write_data[31] ), .F1(\write_data[30] ));
  SLICE_318 SLICE_318( .C1(load_c), .A1(\a_out[28] ), .D0(load_c), 
    .B0(\a_out[29] ), .F0(\write_data[29] ), .F1(\write_data[28] ));
  SLICE_320 SLICE_320( .D1(\a_out[26] ), .B1(load_c), .C0(load_c), 
    .A0(\a_out[27] ), .F0(\write_data[27] ), .F1(\write_data[26] ));
  SLICE_322 SLICE_322( .DI1(\start_c.sig_000.FeedThruLUT ), .A1(start_c), 
    .C0(\fft_level[0] ), .A0(processing), .CE(n1788), .CLK(slow_clk), 
    .Q1(processing), .F0(write_1), .F1(\start_c.sig_000.FeedThruLUT ));
  SLICE_323 SLICE_323( .D1(load_c), .C1(\a_out[24] ), .C0(load_c), 
    .A0(\a_out[25] ), .F0(\write_data[25] ), .F1(\write_data[24] ));
  SLICE_325 SLICE_325( .D1(\a_out[22] ), .A1(load_c), .D0(\a_out[23] ), 
    .B0(load_c), .F0(\write_data[23] ), .F1(\write_data[22] ));
  SLICE_327 SLICE_327( .D1(\a_out[20] ), .C1(load_c), .D0(load_c), 
    .A0(\a_out[21] ), .F0(\write_data[21] ), .F1(\write_data[20] ));
  SLICE_329 SLICE_329( .C1(load_c), .B1(\a_out[19] ), .D0(load_c), 
    .A0(\a_out[15] ), .F0(\write_data[15] ), .F1(\write_data[19] ));
  SLICE_331 SLICE_331( .C1(load_c), .B1(\a_out[17] ), .D0(load_c), 
    .C0(\a_out[18] ), .F0(\write_data[18] ), .F1(\write_data[17] ));
  SLICE_333 SLICE_333( .D1(load_c), .B1(\a_out[14] ), .C0(load_c), 
    .A0(\a_out[16] ), .F0(\write_data[16] ), .F1(\write_data[14] ));
  SLICE_335 SLICE_335( .D0(ram_clk), .C0(\address_0_a[2] ), 
    .A0(\address_0_b[2] ), .F0(\write_address_0[2] ));
  SLICE_336 SLICE_336( .D1(load_c), .B1(\a_out[12] ), .D0(\a_out[13] ), 
    .C0(load_c), .F0(\write_data[13] ), .F1(\write_data[12] ));
  SLICE_339 SLICE_339( .D1(load_c), .C1(\a_out[10] ), .B0(\a_out[11] ), 
    .A0(load_c), .F0(\write_data[11] ), .F1(\write_data[10] ));
  SLICE_341 SLICE_341( .C1(load_c), .A1(\a_out[8] ), .D0(load_c), 
    .A0(\a_out[9] ), .F0(\write_data[9] ), .F1(\write_data[8] ));
  SLICE_343 SLICE_343( .D1(data_in_c_6), .C1(load_c), .B1(\a_out[6] ), 
    .D0(load_c), .C0(\a_out[7] ), .B0(data_in_c_7), .F0(\write_data[7] ), 
    .F1(\write_data[6] ));
  SLICE_345 SLICE_345( .D1(\a_out[4] ), .C1(load_c), .B1(data_in_c_4), 
    .D0(data_in_c_5), .B0(load_c), .A0(\a_out[5] ), .F0(\write_data[5] ), 
    .F1(\write_data[4] ));
  SLICE_347 SLICE_347( .D1(data_in_c_2), .B1(load_c), .A1(\a_out[2] ), 
    .D0(data_in_c_3), .C0(load_c), .B0(\a_out[3] ), .F0(\write_data[3] ), 
    .F1(\write_data[2] ));
  SLICE_349 SLICE_349( .D1(load_c), .B1(\a_out[0] ), .A1(data_in_c_0), 
    .C0(\a_out[1] ), .B0(data_in_c_1), .A0(load_c), .F0(\write_data[1] ), 
    .F1(\write_data[0] ));
  SLICE_352 SLICE_352( .D1(ram_clk), .B1(\imag_bmult[2] ), .A1(load_c), 
    .D0(\imag_bmult[0] ), .B0(load_c), .A0(ram_clk), .F0(n2113), .F1(n2109));
  SLICE_354 SLICE_354( .D1(load_c), .C1(ram_clk), .A1(\imag_bmult[4] ), 
    .C0(load_c), .B0(ram_clk), .A0(\imag_bmult[1] ), .F0(n2111), .F1(n2105));
  SLICE_356 SLICE_356( .D1(ram_clk), .C1(\imag_bmult[6] ), .A1(load_c), 
    .D0(\imag_bmult[3] ), .B0(load_c), .A0(ram_clk), .F0(n2107), .F1(n2101));
  SLICE_358 SLICE_358( .D1(ram_clk), .C1(\imag_bmult[8] ), .A1(load_c), 
    .D0(load_c), .C0(\imag_bmult[5] ), .A0(ram_clk), .F0(n2103), .F1(n2097));
  SLICE_360 SLICE_360( .D1(\fft_level[0] ), .C1(\read_data_0_b[14] ), 
    .B1(\read_data_1_b[14] ), .C0(\fft_level[0] ), .B0(\read_data_1_b[15] ), 
    .A0(\read_data_0_b[15] ), .F0(\b[15] ), .F1(\b[14] ));
  SLICE_362 SLICE_362( .D1(\fft_level[0] ), .C1(\read_data_0_b[12] ), 
    .B1(\read_data_1_b[12] ), .C0(\read_data_1_b[13] ), 
    .B0(\read_data_0_b[13] ), .A0(\fft_level[0] ), .F0(\b[13] ), .F1(\b[12] ));
  SLICE_364 SLICE_364( .D1(load_c), .C1(ram_clk), .B1(\imag_bmult[10] ), 
    .D0(ram_clk), .C0(\imag_bmult[7] ), .A0(load_c), .F0(n2099), .F1(n2093));
  SLICE_366 SLICE_366( .D1(\read_data_1_b[10] ), .C1(\read_data_0_b[10] ), 
    .B1(\fft_level[0] ), .D0(\read_data_0_b[11] ), .C0(\fft_level[0] ), 
    .A0(\read_data_1_b[11] ), .F0(\b[11] ), .F1(\b[10] ));
  SLICE_367 SLICE_367( .D1(ram_clk), .C1(\imag_bmult[12] ), .A1(load_c), 
    .C0(ram_clk), .B0(load_c), .A0(\imag_bmult[9] ), .F0(n2095), .F1(n2089));
  SLICE_370 SLICE_370( .D1(\read_data_1_b[8] ), .B1(\fft_level[0] ), 
    .A1(\read_data_0_b[8] ), .C0(\fft_level[0] ), .B0(\read_data_1_b[9] ), 
    .A0(\read_data_0_b[9] ), .F0(\b[9] ), .F1(\b[8] ));
  SLICE_371 SLICE_371( .C1(load_c), .B1(ram_clk), .A1(\imag_bmult[14] ), 
    .D0(load_c), .C0(\imag_bmult[11] ), .A0(ram_clk), .F0(n2091), .F1(n2085));
  SLICE_373 SLICE_373( .D1(\read_data_0_b[6] ), .B1(\fft_level[0] ), 
    .A1(\read_data_1_b[6] ), .D0(\read_data_1_b[7] ), .B0(\read_data_0_b[7] ), 
    .A0(\fft_level[0] ), .F0(\b[7] ), .F1(\b[6] ));
  SLICE_376 SLICE_376( .D1(\read_data_0_b[4] ), .C1(\fft_level[0] ), 
    .B1(\read_data_1_b[4] ), .D0(\fft_level[0] ), .B0(\read_data_1_b[5] ), 
    .A0(\read_data_0_b[5] ), .F0(\b[5] ), .F1(\b[4] ));
  SLICE_378 SLICE_378( .C1(load_c), .B1(ram_clk), .A1(\imag_bmult[15] ), 
    .D0(load_c), .C0(ram_clk), .A0(\imag_bmult[13] ), .F0(n2087), .F1(n2083));
  SLICE_380 SLICE_380( .D1(\read_data_0_b[2] ), .B1(\fft_level[0] ), 
    .A1(\read_data_1_b[2] ), .D0(\read_data_1_b[3] ), .C0(\read_data_0_b[3] ), 
    .A0(\fft_level[0] ), .F0(\b[3] ), .F1(\b[2] ));
  SLICE_382 SLICE_382( .D1(load_c), .B1(\real_bmult[2] ), .A1(ram_clk), 
    .D0(\real_bmult[0] ), .B0(ram_clk), .A0(load_c), .F0(n2146), .F1(n2142));
  SLICE_384 SLICE_384( .D1(\real_bmult[4] ), .C1(load_c), .A1(ram_clk), 
    .D0(\real_bmult[1] ), .C0(load_c), .B0(ram_clk), .F0(n2144), .F1(n2138));
  SLICE_386 SLICE_386( .C1(\fft_level[0] ), .B1(\read_data_1_b[0] ), 
    .A1(\read_data_0_b[0] ), .D0(\read_data_1_b[1] ), .C0(\read_data_0_b[1] ), 
    .B0(\fft_level[0] ), .F0(\b[1] ), .F1(\b[0] ));
  SLICE_387 SLICE_387( .C1(ram_clk), .B1(load_c), .A1(\real_bmult[6] ), 
    .D0(\real_bmult[3] ), .B0(ram_clk), .A0(load_c), .F0(n2140), .F1(n2134));
  SLICE_389 SLICE_389( .D1(load_c), .C1(ram_clk), .B1(\real_bmult[8] ), 
    .D0(\real_bmult[5] ), .B0(ram_clk), .A0(load_c), .F0(n2136), .F1(n2130));
  SLICE_392 SLICE_392( .D1(ram_clk), .C1(load_c), .B1(\real_bmult[10] ), 
    .D0(load_c), .C0(\real_bmult[7] ), .A0(ram_clk), .F0(n2132), .F1(n2126));
  SLICE_394 SLICE_394( .C1(\real_bmult[12] ), .B1(ram_clk), .A1(load_c), 
    .D0(load_c), .C0(ram_clk), .B0(\real_bmult[9] ), .F0(n2128), .F1(n2122));
  SLICE_396 SLICE_396( .D1(ram_clk), .C1(load_c), .A1(\real_bmult[14] ), 
    .D0(load_c), .B0(\real_bmult[11] ), .A0(ram_clk), .F0(n2124), .F1(n2118));
  SLICE_397 SLICE_397( .C1(\fft_level[1] ), .D0(\fft_level[2] ), .F0(n6), 
    .F1(n7));
  SLICE_400 SLICE_400( .D1(done_c), .C1(start_c), .B1(reset_c), 
    .D0(processing), .C0(done_c), .A0(reset_c), .F0(n1856), .F1(n1788));
  SLICE_401 SLICE_401( .D1(\fft_level[0] ), .C1(\read_data_0_b[30] ), 
    .B1(\read_data_1_b[30] ), .C0(\fft_level[0] ), .B0(\read_data_0_b[31] ), 
    .A0(\read_data_1_b[31] ), .F0(\b[31] ), .F1(\b[30] ));
  SLICE_403 SLICE_403( .D1(\read_data_1_b[28] ), .C1(\read_data_0_b[28] ), 
    .B1(\fft_level[0] ), .D0(\read_data_1_b[29] ), .B0(\read_data_0_b[29] ), 
    .A0(\fft_level[0] ), .F0(\b[29] ), .F1(\b[28] ));
  SLICE_405 SLICE_405( .D1(\fft_level[0] ), .C1(\read_data_0_b[26] ), 
    .A1(\read_data_1_b[26] ), .C0(\read_data_0_b[27] ), 
    .B0(\read_data_1_b[27] ), .A0(\fft_level[0] ), .F0(\b[27] ), .F1(\b[26] ));
  SLICE_407 SLICE_407( .D1(\fft_level[0] ), .C1(\read_data_0_b[24] ), 
    .B1(\read_data_1_b[24] ), .C0(\read_data_0_b[25] ), 
    .B0(\read_data_1_b[25] ), .A0(\fft_level[0] ), .F0(\b[25] ), .F1(\b[24] ));
  SLICE_409 SLICE_409( .D1(\fft_level[0] ), .C1(\read_data_1_b[22] ), 
    .B1(\read_data_0_b[22] ), .D0(\read_data_0_b[23] ), 
    .C0(\read_data_1_b[23] ), .A0(\fft_level[0] ), .F0(\b[23] ), .F1(\b[22] ));
  SLICE_411 SLICE_411( .D1(\read_data_1_b[20] ), .C1(\read_data_0_b[20] ), 
    .B1(\fft_level[0] ), .C0(\fft_level[0] ), .B0(\read_data_0_b[21] ), 
    .A0(\read_data_1_b[21] ), .F0(\b[21] ), .F1(\b[20] ));
  SLICE_413 SLICE_413( .D1(\read_data_0_b[18] ), .B1(\fft_level[0] ), 
    .A1(\read_data_1_b[18] ), .D0(\read_data_1_b[19] ), 
    .B0(\read_data_0_b[19] ), .A0(\fft_level[0] ), .F0(\b[19] ), .F1(\b[18] ));
  SLICE_415 SLICE_415( .D1(\fft_level[0] ), .B1(\read_data_0_b[16] ), 
    .A1(\read_data_1_b[16] ), .D0(\read_data_1_b[17] ), 
    .B0(\read_data_0_b[17] ), .A0(\fft_level[0] ), .F0(\b[17] ), .F1(\b[16] ));
  ram0_b_mem0 \ram0_b.mem0 ( .RADDR5(\address_0_b[5] ), 
    .RADDR4(\address_0_b[4] ), .RADDR3(\address_0_b[3] ), 
    .RADDR2(\address_0_b[2] ), .RADDR1(\address_0_b[1] ), 
    .RADDR0(\address_0_b[0] ), .WADDR5(\write_address_0[5] ), 
    .WADDR4(\write_address_0[4] ), .WADDR3(\write_address_0[3] ), 
    .WADDR2(\write_address_0[2] ), .WADDR1(\write_address_0[1] ), 
    .WADDR0(\write_address_0[0] ), .WDATA15(\write_data[15] ), 
    .WDATA14(\write_data[14] ), .WDATA13(\write_data[13] ), 
    .WDATA12(\write_data[12] ), .WDATA11(\write_data[11] ), 
    .WDATA10(\write_data[10] ), .WDATA9(\write_data[9] ), 
    .WDATA8(\write_data[8] ), .WDATA7(\write_data[7] ), 
    .WDATA6(\write_data[6] ), .WDATA5(\write_data[5] ), 
    .WDATA4(\write_data[4] ), .WDATA3(\write_data[3] ), 
    .WDATA2(\write_data[2] ), .WDATA1(\write_data[1] ), 
    .WDATA0(\write_data[0] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_0), .RDATA15(\read_data_0_b[15] ), 
    .RDATA14(\read_data_0_b[14] ), .RDATA13(\read_data_0_b[13] ), 
    .RDATA12(\read_data_0_b[12] ), .RDATA11(\read_data_0_b[11] ), 
    .RDATA10(\read_data_0_b[10] ), .RDATA9(\read_data_0_b[9] ), 
    .RDATA8(\read_data_0_b[8] ), .RDATA7(\read_data_0_b[7] ), 
    .RDATA6(\read_data_0_b[6] ), .RDATA5(\read_data_0_b[5] ), 
    .RDATA4(\read_data_0_b[4] ), .RDATA3(\read_data_0_b[3] ), 
    .RDATA2(\read_data_0_b[2] ), .RDATA1(\read_data_0_b[1] ), 
    .RDATA0(\read_data_0_b[0] ));
  ram0_b_mem1 \ram0_b.mem1 ( .RADDR5(\address_0_b[5] ), 
    .RADDR4(\address_0_b[4] ), .RADDR3(\address_0_b[3] ), 
    .RADDR2(\address_0_b[2] ), .RADDR1(\address_0_b[1] ), 
    .RADDR0(\address_0_b[0] ), .WADDR5(\write_address_0[5] ), 
    .WADDR4(\write_address_0[4] ), .WADDR3(\write_address_0[3] ), 
    .WADDR2(\write_address_0[2] ), .WADDR1(\write_address_0[1] ), 
    .WADDR0(\write_address_0[0] ), .WDATA15(\write_data[31] ), 
    .WDATA14(\write_data[30] ), .WDATA13(\write_data[29] ), 
    .WDATA12(\write_data[28] ), .WDATA11(\write_data[27] ), 
    .WDATA10(\write_data[26] ), .WDATA9(\write_data[25] ), 
    .WDATA8(\write_data[24] ), .WDATA7(\write_data[23] ), 
    .WDATA6(\write_data[22] ), .WDATA5(\write_data[21] ), 
    .WDATA4(\write_data[20] ), .WDATA3(\write_data[19] ), 
    .WDATA2(\write_data[18] ), .WDATA1(\write_data[17] ), 
    .WDATA0(\write_data[16] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_0), .RDATA15(\read_data_0_b[31] ), 
    .RDATA14(\read_data_0_b[30] ), .RDATA13(\read_data_0_b[29] ), 
    .RDATA12(\read_data_0_b[28] ), .RDATA11(\read_data_0_b[27] ), 
    .RDATA10(\read_data_0_b[26] ), .RDATA9(\read_data_0_b[25] ), 
    .RDATA8(\read_data_0_b[24] ), .RDATA7(\read_data_0_b[23] ), 
    .RDATA6(\read_data_0_b[22] ), .RDATA5(\read_data_0_b[21] ), 
    .RDATA4(\read_data_0_b[20] ), .RDATA3(\read_data_0_b[19] ), 
    .RDATA2(\read_data_0_b[18] ), .RDATA1(\read_data_0_b[17] ), 
    .RDATA0(\read_data_0_b[16] ));
  ram1_a_mem1 \ram1_a.mem1 ( .RADDR5(\address_1_a[5] ), 
    .RADDR4(\address_1_a[4] ), .RADDR3(\address_1_a[3] ), 
    .RADDR2(\address_1_a[2] ), .RADDR1(\address_1_a[1] ), 
    .RADDR0(\address_1_a[0] ), .WADDR5(\write_address_1[5] ), 
    .WADDR4(\write_address_1[4] ), .WADDR3(\write_address_1[3] ), 
    .WADDR2(\write_address_1[2] ), .WADDR1(\write_address_1[1] ), 
    .WADDR0(\write_address_1[0] ), .WDATA15(\write_data[31] ), 
    .WDATA14(\write_data[30] ), .WDATA13(\write_data[29] ), 
    .WDATA12(\write_data[28] ), .WDATA11(\write_data[27] ), 
    .WDATA10(\write_data[26] ), .WDATA9(\write_data[25] ), 
    .WDATA8(\write_data[24] ), .WDATA7(\write_data[23] ), 
    .WDATA6(\write_data[22] ), .WDATA5(\write_data[21] ), 
    .WDATA4(\write_data[20] ), .WDATA3(\write_data[19] ), 
    .WDATA2(\write_data[18] ), .WDATA1(\write_data[17] ), 
    .WDATA0(\write_data[16] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_1), .RDATA15(\read_data_1_a[31] ), 
    .RDATA14(\read_data_1_a[30] ), .RDATA13(\read_data_1_a[29] ), 
    .RDATA12(\read_data_1_a[28] ), .RDATA11(\read_data_1_a[27] ), 
    .RDATA10(\read_data_1_a[26] ), .RDATA9(\read_data_1_a[25] ), 
    .RDATA8(\read_data_1_a[24] ), .RDATA7(\read_data_1_a[23] ), 
    .RDATA6(\read_data_1_a[22] ), .RDATA5(\read_data_1_a[21] ), 
    .RDATA4(\read_data_1_a[20] ), .RDATA3(\read_data_1_a[19] ), 
    .RDATA2(\read_data_1_a[18] ), .RDATA1(\read_data_1_a[17] ), 
    .RDATA0(\read_data_1_a[16] ));
  ram1_a_mem0 \ram1_a.mem0 ( .RADDR5(\address_1_a[5] ), 
    .RADDR4(\address_1_a[4] ), .RADDR3(\address_1_a[3] ), 
    .RADDR2(\address_1_a[2] ), .RADDR1(\address_1_a[1] ), 
    .RADDR0(\address_1_a[0] ), .WADDR5(\write_address_1[5] ), 
    .WADDR4(\write_address_1[4] ), .WADDR3(\write_address_1[3] ), 
    .WADDR2(\write_address_1[2] ), .WADDR1(\write_address_1[1] ), 
    .WADDR0(\write_address_1[0] ), .WDATA15(\write_data[15] ), 
    .WDATA14(\write_data[14] ), .WDATA13(\write_data[13] ), 
    .WDATA12(\write_data[12] ), .WDATA11(\write_data[11] ), 
    .WDATA10(\write_data[10] ), .WDATA9(\write_data[9] ), 
    .WDATA8(\write_data[8] ), .WDATA7(\write_data[7] ), 
    .WDATA6(\write_data[6] ), .WDATA5(\write_data[5] ), 
    .WDATA4(\write_data[4] ), .WDATA3(\write_data[3] ), 
    .WDATA2(\write_data[2] ), .WDATA1(\write_data[1] ), 
    .WDATA0(\write_data[0] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_1), .RDATA15(\read_data_1_a[15] ), 
    .RDATA14(\read_data_1_a[14] ), .RDATA13(\read_data_1_a[13] ), 
    .RDATA12(\read_data_1_a[12] ), .RDATA11(\read_data_1_a[11] ), 
    .RDATA10(\read_data_1_a[10] ), .RDATA9(\read_data_1_a[9] ), 
    .RDATA8(\read_data_1_a[8] ), .RDATA7(\read_data_1_a[7] ), 
    .RDATA6(\read_data_1_a[6] ), .RDATA5(\read_data_1_a[5] ), 
    .RDATA4(\read_data_1_a[4] ), .RDATA3(\read_data_1_a[3] ), 
    .RDATA2(\read_data_1_a[2] ), .RDATA1(\read_data_1_a[1] ), 
    .RDATA0(\read_data_1_a[0] ));
  ram0_a_mem1 \ram0_a.mem1 ( .RADDR5(\address_0_a[5] ), 
    .RADDR4(\address_0_a[4] ), .RADDR3(\address_0_a[3] ), 
    .RADDR2(\address_0_a[2] ), .RADDR1(\address_0_a[1] ), 
    .RADDR0(\address_0_a[0] ), .WADDR5(\write_address_0[5] ), 
    .WADDR4(\write_address_0[4] ), .WADDR3(\write_address_0[3] ), 
    .WADDR2(\write_address_0[2] ), .WADDR1(\write_address_0[1] ), 
    .WADDR0(\write_address_0[0] ), .WDATA15(\write_data[31] ), 
    .WDATA14(\write_data[30] ), .WDATA13(\write_data[29] ), 
    .WDATA12(\write_data[28] ), .WDATA11(\write_data[27] ), 
    .WDATA10(\write_data[26] ), .WDATA9(\write_data[25] ), 
    .WDATA8(\write_data[24] ), .WDATA7(\write_data[23] ), 
    .WDATA6(\write_data[22] ), .WDATA5(\write_data[21] ), 
    .WDATA4(\write_data[20] ), .WDATA3(\write_data[19] ), 
    .WDATA2(\write_data[18] ), .WDATA1(\write_data[17] ), 
    .WDATA0(\write_data[16] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_0), .RDATA15(\read_data_0_a[31] ), 
    .RDATA14(\read_data_0_a[30] ), .RDATA13(\read_data_0_a[29] ), 
    .RDATA12(\read_data_0_a[28] ), .RDATA11(\read_data_0_a[27] ), 
    .RDATA10(\read_data_0_a[26] ), .RDATA9(\read_data_0_a[25] ), 
    .RDATA8(\read_data_0_a[24] ), .RDATA7(\read_data_0_a[23] ), 
    .RDATA6(\read_data_0_a[22] ), .RDATA5(\read_data_0_a[21] ), 
    .RDATA4(\read_data_0_a[20] ), .RDATA3(\read_data_0_a[19] ), 
    .RDATA2(\read_data_0_a[18] ), .RDATA1(\read_data_0_a[17] ), 
    .RDATA0(\read_data_0_a[16] ));
  ram0_a_mem0 \ram0_a.mem0 ( .RADDR5(\address_0_a[5] ), 
    .RADDR4(\address_0_a[4] ), .RADDR3(\address_0_a[3] ), 
    .RADDR2(\address_0_a[2] ), .RADDR1(\address_0_a[1] ), 
    .RADDR0(\address_0_a[0] ), .WADDR5(\write_address_0[5] ), 
    .WADDR4(\write_address_0[4] ), .WADDR3(\write_address_0[3] ), 
    .WADDR2(\write_address_0[2] ), .WADDR1(\write_address_0[1] ), 
    .WADDR0(\write_address_0[0] ), .WDATA15(\write_data[15] ), 
    .WDATA14(\write_data[14] ), .WDATA13(\write_data[13] ), 
    .WDATA12(\write_data[12] ), .WDATA11(\write_data[11] ), 
    .WDATA10(\write_data[10] ), .WDATA9(\write_data[9] ), 
    .WDATA8(\write_data[8] ), .WDATA7(\write_data[7] ), 
    .WDATA6(\write_data[6] ), .WDATA5(\write_data[5] ), 
    .WDATA4(\write_data[4] ), .WDATA3(\write_data[3] ), 
    .WDATA2(\write_data[2] ), .WDATA1(\write_data[1] ), 
    .WDATA0(\write_data[0] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_0), .RDATA15(\read_data_0_a[15] ), 
    .RDATA14(\read_data_0_a[14] ), .RDATA13(\read_data_0_a[13] ), 
    .RDATA12(\read_data_0_a[12] ), .RDATA11(\read_data_0_a[11] ), 
    .RDATA10(\read_data_0_a[10] ), .RDATA9(\read_data_0_a[9] ), 
    .RDATA8(\read_data_0_a[8] ), .RDATA7(\read_data_0_a[7] ), 
    .RDATA6(\read_data_0_a[6] ), .RDATA5(\read_data_0_a[5] ), 
    .RDATA4(\read_data_0_a[4] ), .RDATA3(\read_data_0_a[3] ), 
    .RDATA2(\read_data_0_a[2] ), .RDATA1(\read_data_0_a[1] ), 
    .RDATA0(\read_data_0_a[0] ));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  ram1_b_mem1 \ram1_b.mem1 ( .RADDR5(\address_1_b[5] ), 
    .RADDR4(\address_1_b[4] ), .RADDR3(\address_1_b[3] ), 
    .RADDR2(\address_1_b[2] ), .RADDR1(\address_1_b[1] ), 
    .RADDR0(\address_1_b[0] ), .WADDR5(\write_address_1[5] ), 
    .WADDR4(\write_address_1[4] ), .WADDR3(\write_address_1[3] ), 
    .WADDR2(\write_address_1[2] ), .WADDR1(\write_address_1[1] ), 
    .WADDR0(\write_address_1[0] ), .WDATA15(\write_data[31] ), 
    .WDATA14(\write_data[30] ), .WDATA13(\write_data[29] ), 
    .WDATA12(\write_data[28] ), .WDATA11(\write_data[27] ), 
    .WDATA10(\write_data[26] ), .WDATA9(\write_data[25] ), 
    .WDATA8(\write_data[24] ), .WDATA7(\write_data[23] ), 
    .WDATA6(\write_data[22] ), .WDATA5(\write_data[21] ), 
    .WDATA4(\write_data[20] ), .WDATA3(\write_data[19] ), 
    .WDATA2(\write_data[18] ), .WDATA1(\write_data[17] ), 
    .WDATA0(\write_data[16] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_1), .RDATA15(\read_data_1_b[31] ), 
    .RDATA14(\read_data_1_b[30] ), .RDATA13(\read_data_1_b[29] ), 
    .RDATA12(\read_data_1_b[28] ), .RDATA11(\read_data_1_b[27] ), 
    .RDATA10(\read_data_1_b[26] ), .RDATA9(\read_data_1_b[25] ), 
    .RDATA8(\read_data_1_b[24] ), .RDATA7(\read_data_1_b[23] ), 
    .RDATA6(\read_data_1_b[22] ), .RDATA5(\read_data_1_b[21] ), 
    .RDATA4(\read_data_1_b[20] ), .RDATA3(\read_data_1_b[19] ), 
    .RDATA2(\read_data_1_b[18] ), .RDATA1(\read_data_1_b[17] ), 
    .RDATA0(\read_data_1_b[16] ));
  ram1_b_mem0 \ram1_b.mem0 ( .RADDR5(\address_1_b[5] ), 
    .RADDR4(\address_1_b[4] ), .RADDR3(\address_1_b[3] ), 
    .RADDR2(\address_1_b[2] ), .RADDR1(\address_1_b[1] ), 
    .RADDR0(\address_1_b[0] ), .WADDR5(\write_address_1[5] ), 
    .WADDR4(\write_address_1[4] ), .WADDR3(\write_address_1[3] ), 
    .WADDR2(\write_address_1[2] ), .WADDR1(\write_address_1[1] ), 
    .WADDR0(\write_address_1[0] ), .WDATA15(\write_data[15] ), 
    .WDATA14(\write_data[14] ), .WDATA13(\write_data[13] ), 
    .WDATA12(\write_data[12] ), .WDATA11(\write_data[11] ), 
    .WDATA10(\write_data[10] ), .WDATA9(\write_data[9] ), 
    .WDATA8(\write_data[8] ), .WDATA7(\write_data[7] ), 
    .WDATA6(\write_data[6] ), .WDATA5(\write_data[5] ), 
    .WDATA4(\write_data[4] ), .WDATA3(\write_data[3] ), 
    .WDATA2(\write_data[2] ), .WDATA1(\write_data[1] ), 
    .WDATA0(\write_data[0] ), .RCLKE(VCC_net), .RCLK(clk_c), .RE(VCC_net), 
    .WCLKE(VCC_net), .WCLK(clk_c), .WE(write_1), .RDATA15(\read_data_1_b[15] ), 
    .RDATA14(\read_data_1_b[14] ), .RDATA13(\read_data_1_b[13] ), 
    .RDATA12(\read_data_1_b[12] ), .RDATA11(\read_data_1_b[11] ), 
    .RDATA10(\read_data_1_b[10] ), .RDATA9(\read_data_1_b[9] ), 
    .RDATA8(\read_data_1_b[8] ), .RDATA7(\read_data_1_b[7] ), 
    .RDATA6(\read_data_1_b[6] ), .RDATA5(\read_data_1_b[5] ), 
    .RDATA4(\read_data_1_b[4] ), .RDATA3(\read_data_1_b[3] ), 
    .RDATA2(\read_data_1_b[2] ), .RDATA1(\read_data_1_b[1] ), 
    .RDATA0(\read_data_1_b[0] ));
  butt_mult_m_real_twiddle_in1_15__I_0 \butt.mult.m_real_twiddle.in1_15__I_0 
    ( .A15(\b[15] ), .A14(\b[14] ), .A13(\b[13] ), .A12(\b[12] ), 
    .A11(\b[11] ), .A10(\b[10] ), .A9(\b[9] ), .A8(\b[8] ), .A7(\b[7] ), 
    .A6(\b[6] ), .A5(\b[5] ), .A4(\b[4] ), .A3(\b[3] ), .A2(\b[2] ), 
    .A1(\b[1] ), .A0(\b[0] ), .B15(\twiddle[31] ), .B14(\twiddle[30] ), 
    .B13(\twiddle[29] ), .B12(\twiddle[28] ), .B11(\twiddle[27] ), 
    .B10(\twiddle[26] ), .B9(\twiddle[25] ), .B8(\twiddle[24] ), 
    .B7(\twiddle[23] ), .B6(\twiddle[22] ), .B5(\twiddle[21] ), 
    .B4(\twiddle[20] ), .B3(\twiddle[19] ), .B2(\twiddle[18] ), 
    .B1(\twiddle[17] ), .B0(\twiddle[16] ), 
    .O30(\butt.mult.m_real_twiddle.result[30]_2 ), 
    .O29(\butt.mult.m_real_twiddle.result[29]_2 ), 
    .O28(\butt.mult.m_real_twiddle.result[28]_2 ), 
    .O27(\butt.mult.m_real_twiddle.result[27]_2 ), 
    .O26(\butt.mult.m_real_twiddle.result[26]_2 ), 
    .O25(\butt.mult.m_real_twiddle.result[25]_2 ), 
    .O24(\butt.mult.m_real_twiddle.result[24]_2 ), 
    .O23(\butt.mult.m_real_twiddle.result[23]_2 ), 
    .O22(\butt.mult.m_real_twiddle.result[22]_2 ), 
    .O21(\butt.mult.m_real_twiddle.result[21]_2 ), 
    .O20(\butt.mult.m_real_twiddle.result[20]_2 ), 
    .O19(\butt.mult.m_real_twiddle.result[19]_2 ), 
    .O18(\butt.mult.m_real_twiddle.result[18]_2 ), 
    .O17(\butt.mult.m_real_twiddle.result[17]_2 ), 
    .O16(\butt.mult.m_real_twiddle.result[16]_2 ), 
    .O15(\butt.mult.m_real_twiddle.result[15]_2 ), 
    .O14(\butt.mult.m_real_twiddle.result[14]_2 ));
  butt_mult_m_real_b_in1_15__I_0 \butt.mult.m_real_b.in1_15__I_0 ( 
    .A15(\b[31] ), .A14(\b[30] ), .A13(\b[29] ), .A12(\b[28] ), .A11(\b[27] ), 
    .A10(\b[26] ), .A9(\b[25] ), .A8(\b[24] ), .A7(\b[23] ), .A6(\b[22] ), 
    .A5(\b[21] ), .A4(\b[20] ), .A3(\b[19] ), .A2(\b[18] ), .A1(\b[17] ), 
    .A0(\b[16] ), .B15(\twiddle[15] ), .B14(\twiddle[14] ), 
    .B13(\twiddle[13] ), .B12(\twiddle[12] ), .B11(\twiddle[11] ), 
    .B10(\twiddle[10] ), .B9(\twiddle[9] ), .B8(\twiddle[8] ), 
    .B7(\twiddle[7] ), .B6(\twiddle[6] ), .B5(\twiddle[5] ), .B4(\twiddle[4] ), 
    .B3(\twiddle[3] ), .B2(\twiddle[2] ), .B1(\twiddle[1] ), .B0(\twiddle[0] ), 
    .O30(\butt.mult.result[30] ), .O29(\butt.mult.result[29] ), 
    .O28(\butt.mult.result[28] ), .O27(\butt.mult.result[27] ), 
    .O26(\butt.mult.result[26] ), .O25(\butt.mult.result[25] ), 
    .O24(\butt.mult.result[24] ), .O23(\butt.mult.result[23] ), 
    .O22(\butt.mult.result[22] ), .O21(\butt.mult.result[21] ), 
    .O20(\butt.mult.result[20] ), .O19(\butt.mult.result[19] ), 
    .O18(\butt.mult.result[18] ), .O17(\butt.mult.result[17] ), 
    .O16(\butt.mult.result[16] ), .O15(\butt.mult.result[15] ), 
    .O14(\butt.mult.result[14] ));
  butt_mult_m_real_in1_15__I_0 \butt.mult.m_real.in1_15__I_0 ( .A15(\b[31] ), 
    .A14(\b[30] ), .A13(\b[29] ), .A12(\b[28] ), .A11(\b[27] ), .A10(\b[26] ), 
    .A9(\b[25] ), .A8(\b[24] ), .A7(\b[23] ), .A6(\b[22] ), .A5(\b[21] ), 
    .A4(\b[20] ), .A3(\b[19] ), .A2(\b[18] ), .A1(\b[17] ), .A0(\b[16] ), 
    .B15(\twiddle[31] ), .B14(\twiddle[30] ), .B13(\twiddle[29] ), 
    .B12(\twiddle[28] ), .B11(\twiddle[27] ), .B10(\twiddle[26] ), 
    .B9(\twiddle[25] ), .B8(\twiddle[24] ), .B7(\twiddle[23] ), 
    .B6(\twiddle[22] ), .B5(\twiddle[21] ), .B4(\twiddle[20] ), 
    .B3(\twiddle[19] ), .B2(\twiddle[18] ), .B1(\twiddle[17] ), 
    .B0(\twiddle[16] ), .O30(\butt.mult.m_real.result[30] ), 
    .O29(\butt.mult.m_real.result[29] ), .O28(\butt.mult.m_real.result[28] ), 
    .O27(\butt.mult.m_real.result[27] ), .O26(\butt.mult.m_real.result[26] ), 
    .O25(\butt.mult.m_real.result[25] ), .O24(\butt.mult.m_real.result[24] ), 
    .O23(\butt.mult.m_real.result[23] ), .O22(\butt.mult.m_real.result[22] ), 
    .O21(\butt.mult.m_real.result[21] ), .O20(\butt.mult.m_real.result[20] ), 
    .O19(\butt.mult.m_real.result[19] ), .O18(\butt.mult.m_real.result[18] ), 
    .O17(\butt.mult.m_real.result[17] ), .O16(\butt.mult.m_real.result[16] ), 
    .O15(\butt.mult.m_real.result[15] ), .O14(\butt.mult.m_real.result[14] ));
  butt_mult_m_imag_in1_15__I_0 \butt.mult.m_imag.in1_15__I_0 ( .A15(\b[15] ), 
    .A14(\b[14] ), .A13(\b[13] ), .A12(\b[12] ), .A11(\b[11] ), .A10(\b[10] ), 
    .A9(\b[9] ), .A8(\b[8] ), .A7(\b[7] ), .A6(\b[6] ), .A5(\b[5] ), 
    .A4(\b[4] ), .A3(\b[3] ), .A2(\b[2] ), .A1(\b[1] ), .A0(\b[0] ), 
    .B15(\twiddle[15] ), .B14(\twiddle[14] ), .B13(\twiddle[13] ), 
    .B12(\twiddle[12] ), .B11(\twiddle[11] ), .B10(\twiddle[10] ), 
    .B9(\twiddle[9] ), .B8(\twiddle[8] ), .B7(\twiddle[7] ), .B6(\twiddle[6] ), 
    .B5(\twiddle[5] ), .B4(\twiddle[4] ), .B3(\twiddle[3] ), .B2(\twiddle[2] ), 
    .B1(\twiddle[1] ), .B0(\twiddle[0] ), .O30(\butt.mult.m_imag.result[30] ), 
    .O29(\butt.mult.m_imag.result[29] ), .O28(\butt.mult.m_imag.result[28] ), 
    .O27(\butt.mult.m_imag.result[27] ), .O26(\butt.mult.m_imag.result[26] ), 
    .O25(\butt.mult.m_imag.result[25] ), .O24(\butt.mult.m_imag.result[24] ), 
    .O23(\butt.mult.m_imag.result[23] ), .O22(\butt.mult.m_imag.result[22] ), 
    .O21(\butt.mult.m_imag.result[21] ), .O20(\butt.mult.m_imag.result[20] ), 
    .O19(\butt.mult.m_imag.result[19] ), .O18(\butt.mult.m_imag.result[18] ), 
    .O17(\butt.mult.m_imag.result[17] ), .O16(\butt.mult.m_imag.result[16] ), 
    .O15(\butt.mult.m_imag.result[15] ), .O14(\butt.mult.m_imag.result[14] ));
  twiddle_gen_mux_38 \twiddle_gen.mux_38 ( .RADDR4(\twiddle_address[4] ), 
    .RADDR3(\twiddle_address[3] ), .RADDR2(\twiddle_address[2] ), 
    .RADDR1(\twiddle_address[1] ), .RADDR0(\twiddle_address[0] ), 
    .RCLKE(VCC_net), .RCLK(ram_clk), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\twiddle[15] ), .RDATA14(\twiddle[14] ), .RDATA13(\twiddle[13] ), 
    .RDATA12(\twiddle[12] ), .RDATA11(\twiddle[11] ), .RDATA10(\twiddle[10] ), 
    .RDATA9(\twiddle[9] ), .RDATA8(\twiddle[8] ), .RDATA7(\twiddle[7] ), 
    .RDATA6(\twiddle[6] ), .RDATA5(\twiddle[5] ), .RDATA4(\twiddle[4] ), 
    .RDATA3(\twiddle[3] ), .RDATA2(\twiddle[2] ), .RDATA1(\twiddle[1] ), 
    .RDATA0(\twiddle[0] ));
  twiddle_gen_mux_39 \twiddle_gen.mux_39 ( .RADDR4(\twiddle_address[4] ), 
    .RADDR3(\twiddle_address[3] ), .RADDR2(\twiddle_address[2] ), 
    .RADDR1(\twiddle_address[1] ), .RADDR0(\twiddle_address[0] ), 
    .RCLKE(VCC_net), .RCLK(ram_clk), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\twiddle[31] ), .RDATA14(\twiddle[30] ), .RDATA13(\twiddle[29] ), 
    .RDATA12(\twiddle[28] ), .RDATA11(\twiddle[27] ), .RDATA10(\twiddle[26] ), 
    .RDATA9(\twiddle[25] ), .RDATA8(\twiddle[24] ), .RDATA7(\twiddle[23] ), 
    .RDATA6(\twiddle[22] ), .RDATA5(\twiddle[21] ), .RDATA4(\twiddle[20] ), 
    .RDATA3(\twiddle[19] ), .RDATA2(\twiddle[18] ), .RDATA1(\twiddle[17] ), 
    .RDATA0(\twiddle[16] ));
  data_out_1_ \data_out[1]_I ( .PADDO(data_out_c_1), .dataout1(data_out[1]));
  load_address_0_ \load_address[0]_I ( .PADDI(load_address_rev_c_5), 
    .loadaddress0(load_address[0]));
  load_address_1_ \load_address[1]_I ( .PADDI(load_address_rev_c_4), 
    .loadaddress1(load_address[1]));
  load_address_2_ \load_address[2]_I ( .PADDI(load_address_rev_c_3), 
    .loadaddress2(load_address[2]));
  data_in_7_ \data_in[7]_I ( .PADDI(data_in_c_7), .datain7(data_in[7]));
  data_in_5_ \data_in[5]_I ( .PADDI(data_in_c_5), .datain5(data_in[5]));
  data_in_4_ \data_in[4]_I ( .PADDI(data_in_c_4), .datain4(data_in[4]));
  data_in_3_ \data_in[3]_I ( .PADDI(data_in_c_3), .datain3(data_in[3]));
  data_in_2_ \data_in[2]_I ( .PADDI(data_in_c_2), .datain2(data_in[2]));
  data_in_0_ \data_in[0]_I ( .PADDI(data_in_c_0), .datain0(data_in[0]));
  data_in_1_ \data_in[1]_I ( .PADDI(data_in_c_1), .datain1(data_in[1]));
  data_out_2_ \data_out[2]_I ( .PADDO(data_out_c_2), .dataout2(data_out[2]));
  data_out_5_ \data_out[5]_I ( .PADDO(data_out_c_5), .dataout5(data_out[5]));
  data_in_6_ \data_in[6]_I ( .PADDI(data_in_c_6), .datain6(data_in[6]));
  data_out_0_ \data_out[0]_I ( .PADDO(data_out_c_0), .dataout0(data_out[0]));
  start start_I( .PADDI(start_c), .start(start));
  load load_I( .PADDI(load_c), .load(load));
  data_out_6_ \data_out[6]_I ( .PADDO(data_out_c_6), .dataout6(data_out[6]));
  load_address_3_ \load_address[3]_I ( .PADDI(load_address_rev_c_2), 
    .loadaddress3(load_address[3]));
  data_out_3_ \data_out[3]_I ( .PADDO(data_out_c_3), .dataout3(data_out[3]));
  load_address_4_ \load_address[4]_I ( .PADDI(load_address_rev_c_1), 
    .loadaddress4(load_address[4]));
  load_address_5_ \load_address[5]_I ( .PADDI(load_address_rev_c_0), 
    .loadaddress5(load_address[5]));
  data_out_4_ \data_out[4]_I ( .PADDO(data_out_c_4), .dataout4(data_out[4]));
  data_out_7_ \data_out[7]_I ( .PADDO(data_out_c_7), .dataout7(data_out[7]));
  done done_I( .PADDO(done_c), .done(done));
  clk clk_I( .PADDI(clk_c), .clk(clk));
endmodule

module SLICE_0 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 add_13_add_5_7( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 out_address__i5( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module counter_SLICE_1 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \counter/add_8_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module counter_SLICE_2 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \counter/add_9_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \counter/fft_level__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module counter_SLICE_3 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \counter/add_9_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \counter/fft_level__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \counter/fft_level__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module counter_SLICE_4 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \counter/add_9_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \counter/fft_level__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \counter/fft_level__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module counter_SLICE_5 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \counter/add_9_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \counter/fft_level__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module counter_SLICE_6 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \counter/add_8_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module counter_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \counter/add_8_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module counter_SLICE_8 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \counter/add_8_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_standard_logic_SLICE_9 ( input D1, C1, B1, D0, C0, B0, 
    CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \address_generator/standard_logic/sub_4_add_2_add_5_3 ( .A0(GNDI), 
    .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_standard_logic_SLICE_10 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \address_generator/standard_logic/sub_4_add_2_add_5_7 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_standard_logic_SLICE_11 ( input D1, C1, B1, CIN1, 
    output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \address_generator/standard_logic/sub_4_add_2_add_5_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_standard_logic_SLICE_12 ( input D1, C1, D0, C0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \address_generator/standard_logic/sub_4_add_2_add_5_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_13_add_5_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 out_address__i1( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 out_address__i2( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 add_13_add_5_5( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 out_address__i3( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 out_address__i4( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 add_13_add_5_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 out_address__i0( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module butt_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_17 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_20 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_22 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_98_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/add_98_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_25 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_27 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_30 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_31 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/real_a_15__I_0_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/real_a_15__I_0_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_16 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/add_99_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_37 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_38 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_40 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_42 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/imag_a_15__I_0_2_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_45 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/imag_a_15__I_0_2_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_46 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_14 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_47 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_48 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/add_99_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_50 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_51 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/mult/m_real_twiddle/add_541_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_52 ( input D1, D0, C0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_53 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_54 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_55 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_56 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_57 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_58 ( input D1, C1, D0, C0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_59 ( input D1, C1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_60 ( input D1, C1, B1, CIN1, output F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/mult/m_real_twiddle/add_102_add_1_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_61 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_62 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_64 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_15 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_66 ( input D1, D0, C0, B0, CIN0, CIN1, 
    output F0, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_17 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, 
    CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real_twiddle/add_541_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_68 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_70 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_71 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_72 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_73 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_74 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_75 ( input D1, C1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_104_2_add_1_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_76 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/mult/m_real/add_104_2_add_1_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_77 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/mult/m_real/add_542_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_78 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_79 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_80 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_81 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_83 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_SLICE_85 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_real/add_542_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_86 ( input D1, D0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_87 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_88 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_89 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_90 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_91 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_92 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_93 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \butt/mult/m_imag/result_30__I_0_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_SLICE_94 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \butt/mult/m_imag/result_30__I_0_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_95 ( input DI0, D0, B0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 i553_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 clk_counter_78__i2( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input DI1, DI0, D1, B1, A1, D0, C0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40001 i1_2_lut_3_lut_adj_52( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 i1_2_lut_3_lut_adj_48( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \counter/butterfly_iter__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \counter/butterfly_iter__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x0022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_97 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 i2_3_lut_adj_45( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i1_2_lut_3_lut_adj_49( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \counter/butterfly_iter__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \counter/butterfly_iter__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x1100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_99 ( input DI1, DI0, C1, B1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40005 i1_2_lut_3_lut_adj_51( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 i1_2_lut_3_lut_adj_50( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \counter/butterfly_iter__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \counter/butterfly_iter__i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \address_generator/standard_logic/butterfly_iter_4__I_0_i7_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i310_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_106 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \address_generator/standard_logic/butterfly_iter_4__I_0_3_i9_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i302_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_108 ( input D1, C1, A1, D0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40010 \address_generator/standard_logic/butterfly_iter_4__I_0_3_i7_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 i309_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_109 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40012 \address_generator/standard_logic/address_b_5__I_0_i6_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40013 \address_generator/standard_logic/temp_b_5__I_0_2_i13_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40014 n4361_bdd_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \fft_level[1]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_112 ( input D1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \address_generator/standard_logic/i1515_2_lut ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 i11_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_113 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40018 \address_generator/standard_logic/address_a_5__I_0_i3_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 \address_generator/standard_logic/i402_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x5044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40020 i505_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 read_data_0_a_31__I_0_i2_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_116 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \address_generator/standard_logic/temp_b_5__I_0_2_i10_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 i308_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x55D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \address_generator/standard_logic/i430_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40025 i303_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x00E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_119 ( input D1, C1, A1, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40026 \address_generator/standard_logic/butterfly_iter_4__I_0_i8_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 i11_3_lut_adj_46( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_120 ( input D1, C1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40028 \address_generator/address_0_a_5__I_0_i2_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \address_generator/address_a_5__I_0_i2_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_121 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40030 \address_generator/standard_logic/address_a_5__I_0_i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \address_generator/standard_logic/i406_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_123 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 reset_I_0_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 i1725_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_124 ( input C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40034 \address_generator/address_0_a_5__I_0_i3_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \address_generator/address_a_5__I_0_i3_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_126 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40036 \address_generator/address_a_5__I_0_i4_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \address_generator.standard_logic.address_a_5__I_0_i4_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_128 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40038 address_0_b_5__I_0_i4_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \address_generator/address_0_a_5__I_0_i4_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_130 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40040 \address_generator/address_0_a_5__I_0_i6_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \address_generator/address_a_5__I_0_i6_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_131 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40042 \address_generator/standard_logic/address_a_5__I_0_i6_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40043 
    \address_generator/standard_logic/butterfly_iter_4__I_0_3_i13_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_133 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 address_0_b_5__I_0_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_134 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40023 \address_generator/address_b_5__I_0_i6_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_SLICE_136 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40021 \address_generator/address_b_5__I_0_i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_137 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 address_0_b_5__I_0_i5_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \address_generator/address_0_a_5__I_0_i5_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_138 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40025 \address_generator/address_b_5__I_0_i4_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_standard_logic_SLICE_139 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40047 \address_generator.standard_logic.address_b_5__I_0_i4_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \address_generator/standard_logic/temp_b_5__I_0_2_i9_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_140 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40049 \address_generator/address_b_5__I_0_i3_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_141 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \address_generator.standard_logic.address_b_5__I_0_i3_3_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 i2_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_142 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40021 \address_generator/address_b_5__I_0_i2_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_143 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40044 address_0_b_5__I_0_i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module address_generator_SLICE_144 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40052 \address_generator/address_b_5__I_0_i1_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \address_generator/standard_logic/address_b_5__I_0_i1_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x7373") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_145 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40054 address_0_b_5__I_0_i1_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 \address_generator/address_0_a_5__I_0_i1_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_146 ( input C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40055 address_1_b_5__I_0_i6_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40056 \address_generator/address_a_5__I_0_2_i6_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_148 ( input D1, C1, A1, D0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40045 address_1_b_5__I_0_i5_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \address_generator/address_a_5__I_0_2_i5_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_150 ( input D1, C1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40045 address_1_b_5__I_0_i4_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \address_generator/address_a_5__I_0_2_i4_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_152 ( input D1, C1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40010 address_1_b_5__I_0_i3_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \address_generator/address_a_5__I_0_2_i3_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_154 ( input D1, C1, B1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 address_1_b_5__I_0_i2_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \address_generator/address_a_5__I_0_2_i2_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_156 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40062 address_1_b_5__I_0_i1_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \address_generator/address_a_5__I_0_2_i1_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_158 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40064 \address_generator/address_a_5__I_0_i5_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \address_generator/standard_logic/address_a_5__I_0_i5_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_SLICE_160 ( input C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40055 \address_generator/address_a_5__I_0_i1_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40066 \address_generator/standard_logic/i405_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_164 ( input D1, C1, B1, A1, D0, 
    C0, B0, output F0, F1 );
  wire   GNDI;

  lut40067 \address_generator/standard_logic/i395_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40068 \address_generator/standard_logic/i1_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_166 ( input C1, B1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40032 \address_generator/standard_logic/i134_2_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \address_generator/standard_logic/i3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_167 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40042 \address_generator/standard_logic/address_b_5__I_0_i5_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40070 \address_generator.standard_logic.temp_b_5__I_0_2_i14_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_170 ( input C1, B1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \address_generator/standard_logic/temp_b_5__I_0_i13_3_lut ( .A(A1), 
    .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \address_generator/standard_logic/temp_b_5__I_0_i7_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_172 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40072 \address_generator/standard_logic/i407_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_173 ( input D1, C1, B1, A1, D0, 
    C0, B0, A0, output F0, F1 );

  lut40073 \address_generator/standard_logic/address_b_5__I_0_i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \address_generator.standard_logic.i417_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_174 ( input D1, C1, B1, A1, D0, 
    B0, output F0, F1 );
  wire   GNDI;

  lut40075 \address_generator/standard_logic/mask_shift_4__I_0_i1_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \address_generator/standard_logic/i414_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_176 ( input D1, C1, B1, A1, D0, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 
    \address_generator/standard_logic/mask_shift_4__I_0_i4_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \address_generator/standard_logic/mask_shift_4__I_0_i2_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_178 ( input C1, A1, D0, C0, B0, 
    A0, output F0, F1 );
  wire   GNDI;

  lut40079 \address_generator/standard_logic/mask_shift_4__I_0_i5_2_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \address_generator/standard_logic/i443_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_180 ( input D1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40081 \address_generator/standard_logic/fft_level_0__I_0_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \address_generator/standard_logic/mask_shift_4__I_0_i3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_182 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 i481_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 read_data_0_a_31__I_0_i14_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_184 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 i497_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 read_data_0_a_31__I_0_i6_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xD8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_186 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i499_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 read_data_0_a_31__I_0_i5_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_188 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 i477_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 read_data_0_a_31__I_0_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40088 i479_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 read_data_0_a_31__I_0_i15_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i493_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 read_data_0_a_31__I_0_i8_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 i501_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 read_data_0_a_31__I_0_i4_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_196 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 i495_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 read_data_0_a_31__I_0_i7_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_198 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i507_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 read_data_0_a_31__I_0_i1_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_200 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 i503_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 read_data_0_a_31__I_0_i3_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_202 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40093 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_204 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 i86_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_206 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 read_data_0_a_31__I_0_i9_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 i491_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 i487_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 read_data_0_a_31__I_0_i11_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 i489_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 read_data_0_a_31__I_0_i10_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 i483_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 read_data_0_a_31__I_0_i13_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 i485_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 read_data_0_a_31__I_0_i12_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 i540_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 read_data_0_a_31__I_0_i17_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 i536_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 read_data_0_a_31__I_0_i19_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i538_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 read_data_0_a_31__I_0_i18_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 i532_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 read_data_0_a_31__I_0_i21_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 i534_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 read_data_0_a_31__I_0_i20_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i528_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 read_data_0_a_31__I_0_i23_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_228 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40103 i530_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 read_data_0_a_31__I_0_i22_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 i524_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 read_data_0_a_31__I_0_i25_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 i526_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 read_data_0_a_31__I_0_i24_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_234 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 i520_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 read_data_0_a_31__I_0_i27_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 i522_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 read_data_0_a_31__I_0_i26_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 i516_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 read_data_0_a_31__I_0_i29_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_240 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 i518_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 read_data_0_a_31__I_0_i28_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_242 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40086 i512_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 read_data_0_a_31__I_0_i31_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40086 i514_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 read_data_0_a_31__I_0_i30_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 i510_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 read_data_0_a_31__I_0_i32_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_253 ( input DI1, D1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40081 i551_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 i782_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 clk_counter_78__i1( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 write_0_I_0_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 i780_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_256 ( input B1, output F0, F1 );
  wire   GNDI;

  lut40110 \address_generator/standard_logic/sub_4_inv_0_i4_1_lut ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_257 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \address_generator/standard_logic/sub_4_inv_0_i5_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module address_generator_standard_logic_SLICE_260 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \address_generator/standard_logic/sub_4_inv_0_i6_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_263 ( input C1, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \butt/imag_a_15__I_0_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \butt/imag_a_15__I_0_inv_0_i2_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module butt_SLICE_264 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/imag_a_15__I_0_inv_0_i1_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_265 ( input D1, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \butt/imag_a_15__I_0_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \butt/imag_a_15__I_0_inv_0_i4_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_266 ( input A1, C0, output F0, F1 );
  wire   GNDI;

  lut40115 \butt/imag_a_15__I_0_inv_0_i11_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \butt/imag_a_15__I_0_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module butt_SLICE_268 ( input D0, output F0 );
  wire   GNDI;

  lut40117 \butt/imag_a_15__I_0_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module butt_SLICE_269 ( input D0, output F0 );
  wire   GNDI;

  lut40117 \butt/imag_a_15__I_0_inv_0_i16_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_270 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/imag_a_15__I_0_inv_0_i15_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_272 ( input C1, C0, output F0, F1 );
  wire   GNDI;

  lut40113 \butt/imag_a_15__I_0_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \butt/imag_a_15__I_0_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_273 ( input C0, output F0 );
  wire   GNDI;

  lut40116 \butt/imag_a_15__I_0_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_275 ( input D0, output F0 );
  wire   GNDI;

  lut40117 \butt/imag_a_15__I_0_inv_0_i12_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_277 ( input D0, output F0 );
  wire   GNDI;

  lut40117 \butt/imag_a_15__I_0_inv_0_i14_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_278 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/real_a_15__I_0_inv_0_i2_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_279 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/imag_a_15__I_0_inv_0_i13_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_280 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/real_a_15__I_0_inv_0_i1_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_281 ( input B1, D0, output F0, F1 );
  wire   GNDI;

  lut40110 \butt/real_a_15__I_0_inv_0_i3_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \butt/real_a_15__I_0_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_283 ( input B1, B0, output F0, F1 );
  wire   GNDI;

  lut40110 \butt/real_a_15__I_0_inv_0_i10_1_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \butt/real_a_15__I_0_inv_0_i6_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_284 ( input C0, output F0 );
  wire   GNDI;

  lut40116 \butt/real_a_15__I_0_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_285 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \butt/real_a_15__I_0_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \butt/real_a_15__I_0_inv_0_i8_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_288 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/real_a_15__I_0_inv_0_i9_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_289 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/real_a_15__I_0_inv_0_i12_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_290 ( input D1, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \butt/real_a_15__I_0_inv_0_i13_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \butt/real_a_15__I_0_inv_0_i11_1_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_291 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/real_a_15__I_0_inv_0_i14_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_293 ( input C0, output F0 );
  wire   GNDI;

  lut40116 \butt/real_a_15__I_0_inv_0_i16_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_SLICE_294 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/real_a_15__I_0_inv_0_i15_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_295 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i16_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_296 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i15_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_297 ( input D1, A0, output F0, F1 );
  wire   GNDI;

  lut40081 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i5_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i14_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_298 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i13_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_299 ( input B1, D0, output F0, F1 );
  wire   GNDI;

  lut40110 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i3_1_lut ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i12_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_300 ( input C0, output F0 );
  wire   GNDI;

  lut40116 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i11_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_301 ( input C1, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i1_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i10_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_302 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i9_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_303 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i8_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_304 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i7_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_305 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i6_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_307 ( input A0, output F0 );
  wire   GNDI;

  lut40114 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i4_1_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_SLICE_309 ( input B0, output F0 );
  wire   GNDI;

  lut40112 \butt/mult/real_b_real_twiddle_15__I_0_inv_0_i2_1_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_twiddle_SLICE_311 ( input D1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40118 \butt/mult/m_real_twiddle/i561_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \butt/mult/m_real_twiddle/i559_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module butt_mult_m_real_SLICE_313 ( input C0, output F0 );
  wire   GNDI;

  lut40116 \butt/mult/m_real/i573_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_316 ( input B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 i371_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 i379_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input C1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 i375_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 i372_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_320 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 i378_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 i373_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input DI1, A1, C0, A0, CE, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40125 SLICE_322_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 write_1_I_0_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 processing_c( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_323 ( input D1, C1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i381_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 i382_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40128 i400_2_lut( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 i399_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x5500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_327 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 i398_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 i403_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x00AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_329 ( input C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 i397_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 i418_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0x0C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40132 i390_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 i396_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 i376_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40124 i383_2_lut( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40135 address_0_b_5__I_0_i3_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40134 i387_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 i385_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_339 ( input D1, C1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 i374_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 i388_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x4444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 i380_2_lut( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 i377_2_lut( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_343 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 write_data_b_31__I_0_i7_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 write_data_b_31__I_0_i8_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_345 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 write_data_b_31__I_0_i5_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 write_data_b_31__I_0_i6_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_347 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 write_data_b_31__I_0_i3_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 write_data_b_31__I_0_i4_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 write_data_b_31__I_0_i1_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 write_data_b_31__I_0_i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_352 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 i786_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i784_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 i765_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 i785_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_356 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 i783_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 i764_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 i788_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 i766_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_360 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 read_data_0_b_31__I_0_i15_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 read_data_0_b_31__I_0_i16_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_362 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 read_data_0_b_31__I_0_i13_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 read_data_0_b_31__I_0_i14_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_364 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 i790_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 i787_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 read_data_0_b_31__I_0_i11_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 read_data_0_b_31__I_0_i12_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_367 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 i792_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 i789_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_370 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 read_data_0_b_31__I_0_i9_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 read_data_0_b_31__I_0_i10_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_371 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 i794_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 i791_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_373 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 read_data_0_b_31__I_0_i7_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 read_data_0_b_31__I_0_i8_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_376 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40138 read_data_0_b_31__I_0_i5_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 read_data_0_b_31__I_0_i6_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_378 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 i795_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 i793_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_380 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 read_data_0_b_31__I_0_i3_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 read_data_0_b_31__I_0_i4_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_382 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40155 i769_2_lut_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 i767_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x4400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_384 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 i771_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 i768_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_386 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40159 read_data_0_b_31__I_0_i1_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 read_data_0_b_31__I_0_i2_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_387 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 i773_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 i770_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x2020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_389 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 i775_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 i772_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_392 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 i777_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 i774_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40162 i779_2_lut_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40163 i776_2_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 i781_2_lut_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 i778_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_397 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40113 sub_4_inv_0_i2_1_lut( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 sub_4_inv_0_i3_1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_400 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40166 i1_2_lut_3_lut_adj_47( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 i1_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 read_data_0_b_31__I_0_i31_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 read_data_0_b_31__I_0_i32_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_403 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 read_data_0_b_31__I_0_i29_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 read_data_0_b_31__I_0_i30_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_405 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 read_data_0_b_31__I_0_i27_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 read_data_0_b_31__I_0_i28_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_407 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 read_data_0_b_31__I_0_i25_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 read_data_0_b_31__I_0_i26_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_409 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 read_data_0_b_31__I_0_i23_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 read_data_0_b_31__I_0_i24_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_411 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 read_data_0_b_31__I_0_i21_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 read_data_0_b_31__I_0_i22_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_413 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 read_data_0_b_31__I_0_i19_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 read_data_0_b_31__I_0_i20_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_415 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40141 read_data_0_b_31__I_0_i17_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 read_data_0_b_31__I_0_i18_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ram0_b_mem0 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B_B \ram0_b/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram0_b_mem1 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0168 \ram0_b/mem1 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0168 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram1_a_mem1 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0169 \ram1_a/mem1 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0169 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram1_a_mem0 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0170 \ram1_a/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0170 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram0_a_mem1 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0171 \ram0_a/mem1 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0171 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram0_a_mem0 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0172 \ram0_a/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0172 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module reset ( output PADDI, input reset );
  wire   GNDI;

  BB_B_B \counter/reset_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(reset));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module ram1_b_mem1 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0173 \ram1_b/mem1 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0173 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module ram1_b_mem0 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR5_dly, RCLK_dly, RADDR4_dly, RADDR3_dly, RADDR2_dly, 
         RADDR1_dly, RADDR0_dly, WADDR5_dly, WCLK_dly, WADDR4_dly, WADDR3_dly, 
         WADDR2_dly, WADDR1_dly, WADDR0_dly, WDATA15_dly, WDATA14_dly, 
         WDATA13_dly, WDATA12_dly, WDATA11_dly, WDATA10_dly, WDATA9_dly, 
         WDATA8_dly, WDATA7_dly, WDATA6_dly, WDATA5_dly, WDATA4_dly, 
         WDATA3_dly, WDATA2_dly, WDATA1_dly, WDATA0_dly, RCLKE_dly, RE_dly, 
         WCLKE_dly, WE_dly;

  EBR_B0174 \ram1_b/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(WADDR5_dly), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(WDATA15_dly), .WDATA14(WDATA14_dly), 
    .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), .WDATA11(WDATA11_dly), 
    .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), .WDATA8(WDATA8_dly), 
    .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), .WDATA5(WDATA5_dly), 
    .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), .WDATA2(WDATA2_dly), 
    .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), 
    .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), 
    .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), 
    .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), 
    .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0174 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module butt_mult_m_real_twiddle_in1_15__I_0 ( input A15, A14, A13, A12, A11, 
    A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, 
    B9, B8, B7, B6, B5, B4, B3, B2, B1, B0, output O30, O29, O28, O27, O26, 
    O25, O24, O23, O22, O21, O20, O19, O18, O17, O16, O15, O14 );
  wire   GNDI;

  MAC16_B \butt/mult/m_real_twiddle/in1_15__I_0 ( .CLK(GNDI), .CE(GNDI), 
    .C15(GNDI), .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), 
    .C9(GNDI), .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), 
    .C3(GNDI), .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), 
    .A13(A13), .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), 
    .A6(A6), .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), 
    .B14(B14), .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), 
    .B7(B7), .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), 
    .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), 
    .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), 
    .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), 
    .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(O30), .O29(O29), .O28(O28), 
    .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), .O22(O22), 
    .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), 
    .O15(O15), .O14(O14), .O13(), .O12(), .O11(), .O10(), .O9(), .O8(), .O7(), 
    .O6(), .O5(), .O4(), .O3(), .O2(), .O1(), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O30) = (0:0:0,0:0:0);
    (A15 => O29) = (0:0:0,0:0:0);
    (A15 => O28) = (0:0:0,0:0:0);
    (A15 => O27) = (0:0:0,0:0:0);
    (A15 => O26) = (0:0:0,0:0:0);
    (A15 => O25) = (0:0:0,0:0:0);
    (A15 => O24) = (0:0:0,0:0:0);
    (A15 => O23) = (0:0:0,0:0:0);
    (A15 => O22) = (0:0:0,0:0:0);
    (A15 => O21) = (0:0:0,0:0:0);
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O30) = (0:0:0,0:0:0);
    (A14 => O29) = (0:0:0,0:0:0);
    (A14 => O28) = (0:0:0,0:0:0);
    (A14 => O27) = (0:0:0,0:0:0);
    (A14 => O26) = (0:0:0,0:0:0);
    (A14 => O25) = (0:0:0,0:0:0);
    (A14 => O24) = (0:0:0,0:0:0);
    (A14 => O23) = (0:0:0,0:0:0);
    (A14 => O22) = (0:0:0,0:0:0);
    (A14 => O21) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O30) = (0:0:0,0:0:0);
    (A13 => O29) = (0:0:0,0:0:0);
    (A13 => O28) = (0:0:0,0:0:0);
    (A13 => O27) = (0:0:0,0:0:0);
    (A13 => O26) = (0:0:0,0:0:0);
    (A13 => O25) = (0:0:0,0:0:0);
    (A13 => O24) = (0:0:0,0:0:0);
    (A13 => O23) = (0:0:0,0:0:0);
    (A13 => O22) = (0:0:0,0:0:0);
    (A13 => O21) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A12 => O30) = (0:0:0,0:0:0);
    (A12 => O29) = (0:0:0,0:0:0);
    (A12 => O28) = (0:0:0,0:0:0);
    (A12 => O27) = (0:0:0,0:0:0);
    (A12 => O26) = (0:0:0,0:0:0);
    (A12 => O25) = (0:0:0,0:0:0);
    (A12 => O24) = (0:0:0,0:0:0);
    (A12 => O23) = (0:0:0,0:0:0);
    (A12 => O22) = (0:0:0,0:0:0);
    (A12 => O21) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A11 => O30) = (0:0:0,0:0:0);
    (A11 => O29) = (0:0:0,0:0:0);
    (A11 => O28) = (0:0:0,0:0:0);
    (A11 => O27) = (0:0:0,0:0:0);
    (A11 => O26) = (0:0:0,0:0:0);
    (A11 => O25) = (0:0:0,0:0:0);
    (A11 => O24) = (0:0:0,0:0:0);
    (A11 => O23) = (0:0:0,0:0:0);
    (A11 => O22) = (0:0:0,0:0:0);
    (A11 => O21) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A10 => O30) = (0:0:0,0:0:0);
    (A10 => O29) = (0:0:0,0:0:0);
    (A10 => O28) = (0:0:0,0:0:0);
    (A10 => O27) = (0:0:0,0:0:0);
    (A10 => O26) = (0:0:0,0:0:0);
    (A10 => O25) = (0:0:0,0:0:0);
    (A10 => O24) = (0:0:0,0:0:0);
    (A10 => O23) = (0:0:0,0:0:0);
    (A10 => O22) = (0:0:0,0:0:0);
    (A10 => O21) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A9 => O30) = (0:0:0,0:0:0);
    (A9 => O29) = (0:0:0,0:0:0);
    (A9 => O28) = (0:0:0,0:0:0);
    (A9 => O27) = (0:0:0,0:0:0);
    (A9 => O26) = (0:0:0,0:0:0);
    (A9 => O25) = (0:0:0,0:0:0);
    (A9 => O24) = (0:0:0,0:0:0);
    (A9 => O23) = (0:0:0,0:0:0);
    (A9 => O22) = (0:0:0,0:0:0);
    (A9 => O21) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A8 => O30) = (0:0:0,0:0:0);
    (A8 => O29) = (0:0:0,0:0:0);
    (A8 => O28) = (0:0:0,0:0:0);
    (A8 => O27) = (0:0:0,0:0:0);
    (A8 => O26) = (0:0:0,0:0:0);
    (A8 => O25) = (0:0:0,0:0:0);
    (A8 => O24) = (0:0:0,0:0:0);
    (A8 => O23) = (0:0:0,0:0:0);
    (A8 => O22) = (0:0:0,0:0:0);
    (A8 => O21) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A7 => O30) = (0:0:0,0:0:0);
    (A7 => O29) = (0:0:0,0:0:0);
    (A7 => O28) = (0:0:0,0:0:0);
    (A7 => O27) = (0:0:0,0:0:0);
    (A7 => O26) = (0:0:0,0:0:0);
    (A7 => O25) = (0:0:0,0:0:0);
    (A7 => O24) = (0:0:0,0:0:0);
    (A7 => O23) = (0:0:0,0:0:0);
    (A7 => O22) = (0:0:0,0:0:0);
    (A7 => O21) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A6 => O30) = (0:0:0,0:0:0);
    (A6 => O29) = (0:0:0,0:0:0);
    (A6 => O28) = (0:0:0,0:0:0);
    (A6 => O27) = (0:0:0,0:0:0);
    (A6 => O26) = (0:0:0,0:0:0);
    (A6 => O25) = (0:0:0,0:0:0);
    (A6 => O24) = (0:0:0,0:0:0);
    (A6 => O23) = (0:0:0,0:0:0);
    (A6 => O22) = (0:0:0,0:0:0);
    (A6 => O21) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A5 => O30) = (0:0:0,0:0:0);
    (A5 => O29) = (0:0:0,0:0:0);
    (A5 => O28) = (0:0:0,0:0:0);
    (A5 => O27) = (0:0:0,0:0:0);
    (A5 => O26) = (0:0:0,0:0:0);
    (A5 => O25) = (0:0:0,0:0:0);
    (A5 => O24) = (0:0:0,0:0:0);
    (A5 => O23) = (0:0:0,0:0:0);
    (A5 => O22) = (0:0:0,0:0:0);
    (A5 => O21) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A4 => O30) = (0:0:0,0:0:0);
    (A4 => O29) = (0:0:0,0:0:0);
    (A4 => O28) = (0:0:0,0:0:0);
    (A4 => O27) = (0:0:0,0:0:0);
    (A4 => O26) = (0:0:0,0:0:0);
    (A4 => O25) = (0:0:0,0:0:0);
    (A4 => O24) = (0:0:0,0:0:0);
    (A4 => O23) = (0:0:0,0:0:0);
    (A4 => O22) = (0:0:0,0:0:0);
    (A4 => O21) = (0:0:0,0:0:0);
    (A4 => O20) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A3 => O30) = (0:0:0,0:0:0);
    (A3 => O29) = (0:0:0,0:0:0);
    (A3 => O28) = (0:0:0,0:0:0);
    (A3 => O27) = (0:0:0,0:0:0);
    (A3 => O26) = (0:0:0,0:0:0);
    (A3 => O25) = (0:0:0,0:0:0);
    (A3 => O24) = (0:0:0,0:0:0);
    (A3 => O23) = (0:0:0,0:0:0);
    (A3 => O22) = (0:0:0,0:0:0);
    (A3 => O21) = (0:0:0,0:0:0);
    (A3 => O20) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A2 => O30) = (0:0:0,0:0:0);
    (A2 => O29) = (0:0:0,0:0:0);
    (A2 => O28) = (0:0:0,0:0:0);
    (A2 => O27) = (0:0:0,0:0:0);
    (A2 => O26) = (0:0:0,0:0:0);
    (A2 => O25) = (0:0:0,0:0:0);
    (A2 => O24) = (0:0:0,0:0:0);
    (A2 => O23) = (0:0:0,0:0:0);
    (A2 => O22) = (0:0:0,0:0:0);
    (A2 => O21) = (0:0:0,0:0:0);
    (A2 => O20) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A1 => O30) = (0:0:0,0:0:0);
    (A1 => O29) = (0:0:0,0:0:0);
    (A1 => O28) = (0:0:0,0:0:0);
    (A1 => O27) = (0:0:0,0:0:0);
    (A1 => O26) = (0:0:0,0:0:0);
    (A1 => O25) = (0:0:0,0:0:0);
    (A1 => O24) = (0:0:0,0:0:0);
    (A1 => O23) = (0:0:0,0:0:0);
    (A1 => O22) = (0:0:0,0:0:0);
    (A1 => O21) = (0:0:0,0:0:0);
    (A1 => O20) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A0 => O30) = (0:0:0,0:0:0);
    (A0 => O29) = (0:0:0,0:0:0);
    (A0 => O28) = (0:0:0,0:0:0);
    (A0 => O27) = (0:0:0,0:0:0);
    (A0 => O26) = (0:0:0,0:0:0);
    (A0 => O25) = (0:0:0,0:0:0);
    (A0 => O24) = (0:0:0,0:0:0);
    (A0 => O23) = (0:0:0,0:0:0);
    (A0 => O22) = (0:0:0,0:0:0);
    (A0 => O21) = (0:0:0,0:0:0);
    (A0 => O20) = (0:0:0,0:0:0);
    (A0 => O19) = (0:0:0,0:0:0);
    (A0 => O18) = (0:0:0,0:0:0);
    (A0 => O17) = (0:0:0,0:0:0);
    (A0 => O16) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (B15 => O30) = (0:0:0,0:0:0);
    (B15 => O29) = (0:0:0,0:0:0);
    (B15 => O28) = (0:0:0,0:0:0);
    (B15 => O27) = (0:0:0,0:0:0);
    (B15 => O26) = (0:0:0,0:0:0);
    (B15 => O25) = (0:0:0,0:0:0);
    (B15 => O24) = (0:0:0,0:0:0);
    (B15 => O23) = (0:0:0,0:0:0);
    (B15 => O22) = (0:0:0,0:0:0);
    (B15 => O21) = (0:0:0,0:0:0);
    (B15 => O20) = (0:0:0,0:0:0);
    (B15 => O19) = (0:0:0,0:0:0);
    (B15 => O18) = (0:0:0,0:0:0);
    (B15 => O17) = (0:0:0,0:0:0);
    (B15 => O16) = (0:0:0,0:0:0);
    (B15 => O15) = (0:0:0,0:0:0);
    (B14 => O30) = (0:0:0,0:0:0);
    (B14 => O29) = (0:0:0,0:0:0);
    (B14 => O28) = (0:0:0,0:0:0);
    (B14 => O27) = (0:0:0,0:0:0);
    (B14 => O26) = (0:0:0,0:0:0);
    (B14 => O25) = (0:0:0,0:0:0);
    (B14 => O24) = (0:0:0,0:0:0);
    (B14 => O23) = (0:0:0,0:0:0);
    (B14 => O22) = (0:0:0,0:0:0);
    (B14 => O21) = (0:0:0,0:0:0);
    (B14 => O20) = (0:0:0,0:0:0);
    (B14 => O19) = (0:0:0,0:0:0);
    (B14 => O18) = (0:0:0,0:0:0);
    (B14 => O17) = (0:0:0,0:0:0);
    (B14 => O16) = (0:0:0,0:0:0);
    (B14 => O15) = (0:0:0,0:0:0);
    (B14 => O14) = (0:0:0,0:0:0);
    (B13 => O30) = (0:0:0,0:0:0);
    (B13 => O29) = (0:0:0,0:0:0);
    (B13 => O28) = (0:0:0,0:0:0);
    (B13 => O27) = (0:0:0,0:0:0);
    (B13 => O26) = (0:0:0,0:0:0);
    (B13 => O25) = (0:0:0,0:0:0);
    (B13 => O24) = (0:0:0,0:0:0);
    (B13 => O23) = (0:0:0,0:0:0);
    (B13 => O22) = (0:0:0,0:0:0);
    (B13 => O21) = (0:0:0,0:0:0);
    (B13 => O20) = (0:0:0,0:0:0);
    (B13 => O19) = (0:0:0,0:0:0);
    (B13 => O18) = (0:0:0,0:0:0);
    (B13 => O17) = (0:0:0,0:0:0);
    (B13 => O16) = (0:0:0,0:0:0);
    (B13 => O15) = (0:0:0,0:0:0);
    (B13 => O14) = (0:0:0,0:0:0);
    (B12 => O30) = (0:0:0,0:0:0);
    (B12 => O29) = (0:0:0,0:0:0);
    (B12 => O28) = (0:0:0,0:0:0);
    (B12 => O27) = (0:0:0,0:0:0);
    (B12 => O26) = (0:0:0,0:0:0);
    (B12 => O25) = (0:0:0,0:0:0);
    (B12 => O24) = (0:0:0,0:0:0);
    (B12 => O23) = (0:0:0,0:0:0);
    (B12 => O22) = (0:0:0,0:0:0);
    (B12 => O21) = (0:0:0,0:0:0);
    (B12 => O20) = (0:0:0,0:0:0);
    (B12 => O19) = (0:0:0,0:0:0);
    (B12 => O18) = (0:0:0,0:0:0);
    (B12 => O17) = (0:0:0,0:0:0);
    (B12 => O16) = (0:0:0,0:0:0);
    (B12 => O15) = (0:0:0,0:0:0);
    (B12 => O14) = (0:0:0,0:0:0);
    (B11 => O30) = (0:0:0,0:0:0);
    (B11 => O29) = (0:0:0,0:0:0);
    (B11 => O28) = (0:0:0,0:0:0);
    (B11 => O27) = (0:0:0,0:0:0);
    (B11 => O26) = (0:0:0,0:0:0);
    (B11 => O25) = (0:0:0,0:0:0);
    (B11 => O24) = (0:0:0,0:0:0);
    (B11 => O23) = (0:0:0,0:0:0);
    (B11 => O22) = (0:0:0,0:0:0);
    (B11 => O21) = (0:0:0,0:0:0);
    (B11 => O20) = (0:0:0,0:0:0);
    (B11 => O19) = (0:0:0,0:0:0);
    (B11 => O18) = (0:0:0,0:0:0);
    (B11 => O17) = (0:0:0,0:0:0);
    (B11 => O16) = (0:0:0,0:0:0);
    (B11 => O15) = (0:0:0,0:0:0);
    (B11 => O14) = (0:0:0,0:0:0);
    (B10 => O30) = (0:0:0,0:0:0);
    (B10 => O29) = (0:0:0,0:0:0);
    (B10 => O28) = (0:0:0,0:0:0);
    (B10 => O27) = (0:0:0,0:0:0);
    (B10 => O26) = (0:0:0,0:0:0);
    (B10 => O25) = (0:0:0,0:0:0);
    (B10 => O24) = (0:0:0,0:0:0);
    (B10 => O23) = (0:0:0,0:0:0);
    (B10 => O22) = (0:0:0,0:0:0);
    (B10 => O21) = (0:0:0,0:0:0);
    (B10 => O20) = (0:0:0,0:0:0);
    (B10 => O19) = (0:0:0,0:0:0);
    (B10 => O18) = (0:0:0,0:0:0);
    (B10 => O17) = (0:0:0,0:0:0);
    (B10 => O16) = (0:0:0,0:0:0);
    (B10 => O15) = (0:0:0,0:0:0);
    (B10 => O14) = (0:0:0,0:0:0);
    (B9 => O30) = (0:0:0,0:0:0);
    (B9 => O29) = (0:0:0,0:0:0);
    (B9 => O28) = (0:0:0,0:0:0);
    (B9 => O27) = (0:0:0,0:0:0);
    (B9 => O26) = (0:0:0,0:0:0);
    (B9 => O25) = (0:0:0,0:0:0);
    (B9 => O24) = (0:0:0,0:0:0);
    (B9 => O23) = (0:0:0,0:0:0);
    (B9 => O22) = (0:0:0,0:0:0);
    (B9 => O21) = (0:0:0,0:0:0);
    (B9 => O20) = (0:0:0,0:0:0);
    (B9 => O19) = (0:0:0,0:0:0);
    (B9 => O18) = (0:0:0,0:0:0);
    (B9 => O17) = (0:0:0,0:0:0);
    (B9 => O16) = (0:0:0,0:0:0);
    (B9 => O15) = (0:0:0,0:0:0);
    (B9 => O14) = (0:0:0,0:0:0);
    (B8 => O30) = (0:0:0,0:0:0);
    (B8 => O29) = (0:0:0,0:0:0);
    (B8 => O28) = (0:0:0,0:0:0);
    (B8 => O27) = (0:0:0,0:0:0);
    (B8 => O26) = (0:0:0,0:0:0);
    (B8 => O25) = (0:0:0,0:0:0);
    (B8 => O24) = (0:0:0,0:0:0);
    (B8 => O23) = (0:0:0,0:0:0);
    (B8 => O22) = (0:0:0,0:0:0);
    (B8 => O21) = (0:0:0,0:0:0);
    (B8 => O20) = (0:0:0,0:0:0);
    (B8 => O19) = (0:0:0,0:0:0);
    (B8 => O18) = (0:0:0,0:0:0);
    (B8 => O17) = (0:0:0,0:0:0);
    (B8 => O16) = (0:0:0,0:0:0);
    (B8 => O15) = (0:0:0,0:0:0);
    (B8 => O14) = (0:0:0,0:0:0);
    (B7 => O30) = (0:0:0,0:0:0);
    (B7 => O29) = (0:0:0,0:0:0);
    (B7 => O28) = (0:0:0,0:0:0);
    (B7 => O27) = (0:0:0,0:0:0);
    (B7 => O26) = (0:0:0,0:0:0);
    (B7 => O25) = (0:0:0,0:0:0);
    (B7 => O24) = (0:0:0,0:0:0);
    (B7 => O23) = (0:0:0,0:0:0);
    (B7 => O22) = (0:0:0,0:0:0);
    (B7 => O21) = (0:0:0,0:0:0);
    (B7 => O20) = (0:0:0,0:0:0);
    (B7 => O19) = (0:0:0,0:0:0);
    (B7 => O18) = (0:0:0,0:0:0);
    (B7 => O17) = (0:0:0,0:0:0);
    (B7 => O16) = (0:0:0,0:0:0);
    (B7 => O15) = (0:0:0,0:0:0);
    (B7 => O14) = (0:0:0,0:0:0);
    (B6 => O30) = (0:0:0,0:0:0);
    (B6 => O29) = (0:0:0,0:0:0);
    (B6 => O28) = (0:0:0,0:0:0);
    (B6 => O27) = (0:0:0,0:0:0);
    (B6 => O26) = (0:0:0,0:0:0);
    (B6 => O25) = (0:0:0,0:0:0);
    (B6 => O24) = (0:0:0,0:0:0);
    (B6 => O23) = (0:0:0,0:0:0);
    (B6 => O22) = (0:0:0,0:0:0);
    (B6 => O21) = (0:0:0,0:0:0);
    (B6 => O20) = (0:0:0,0:0:0);
    (B6 => O19) = (0:0:0,0:0:0);
    (B6 => O18) = (0:0:0,0:0:0);
    (B6 => O17) = (0:0:0,0:0:0);
    (B6 => O16) = (0:0:0,0:0:0);
    (B6 => O15) = (0:0:0,0:0:0);
    (B6 => O14) = (0:0:0,0:0:0);
    (B5 => O30) = (0:0:0,0:0:0);
    (B5 => O29) = (0:0:0,0:0:0);
    (B5 => O28) = (0:0:0,0:0:0);
    (B5 => O27) = (0:0:0,0:0:0);
    (B5 => O26) = (0:0:0,0:0:0);
    (B5 => O25) = (0:0:0,0:0:0);
    (B5 => O24) = (0:0:0,0:0:0);
    (B5 => O23) = (0:0:0,0:0:0);
    (B5 => O22) = (0:0:0,0:0:0);
    (B5 => O21) = (0:0:0,0:0:0);
    (B5 => O20) = (0:0:0,0:0:0);
    (B5 => O19) = (0:0:0,0:0:0);
    (B5 => O18) = (0:0:0,0:0:0);
    (B5 => O17) = (0:0:0,0:0:0);
    (B5 => O16) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B4 => O30) = (0:0:0,0:0:0);
    (B4 => O29) = (0:0:0,0:0:0);
    (B4 => O28) = (0:0:0,0:0:0);
    (B4 => O27) = (0:0:0,0:0:0);
    (B4 => O26) = (0:0:0,0:0:0);
    (B4 => O25) = (0:0:0,0:0:0);
    (B4 => O24) = (0:0:0,0:0:0);
    (B4 => O23) = (0:0:0,0:0:0);
    (B4 => O22) = (0:0:0,0:0:0);
    (B4 => O21) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B3 => O30) = (0:0:0,0:0:0);
    (B3 => O29) = (0:0:0,0:0:0);
    (B3 => O28) = (0:0:0,0:0:0);
    (B3 => O27) = (0:0:0,0:0:0);
    (B3 => O26) = (0:0:0,0:0:0);
    (B3 => O25) = (0:0:0,0:0:0);
    (B3 => O24) = (0:0:0,0:0:0);
    (B3 => O23) = (0:0:0,0:0:0);
    (B3 => O22) = (0:0:0,0:0:0);
    (B3 => O21) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B2 => O30) = (0:0:0,0:0:0);
    (B2 => O29) = (0:0:0,0:0:0);
    (B2 => O28) = (0:0:0,0:0:0);
    (B2 => O27) = (0:0:0,0:0:0);
    (B2 => O26) = (0:0:0,0:0:0);
    (B2 => O25) = (0:0:0,0:0:0);
    (B2 => O24) = (0:0:0,0:0:0);
    (B2 => O23) = (0:0:0,0:0:0);
    (B2 => O22) = (0:0:0,0:0:0);
    (B2 => O21) = (0:0:0,0:0:0);
    (B2 => O20) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B1 => O30) = (0:0:0,0:0:0);
    (B1 => O29) = (0:0:0,0:0:0);
    (B1 => O28) = (0:0:0,0:0:0);
    (B1 => O27) = (0:0:0,0:0:0);
    (B1 => O26) = (0:0:0,0:0:0);
    (B1 => O25) = (0:0:0,0:0:0);
    (B1 => O24) = (0:0:0,0:0:0);
    (B1 => O23) = (0:0:0,0:0:0);
    (B1 => O22) = (0:0:0,0:0:0);
    (B1 => O21) = (0:0:0,0:0:0);
    (B1 => O20) = (0:0:0,0:0:0);
    (B1 => O19) = (0:0:0,0:0:0);
    (B1 => O18) = (0:0:0,0:0:0);
    (B1 => O17) = (0:0:0,0:0:0);
    (B1 => O16) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B0 => O30) = (0:0:0,0:0:0);
    (B0 => O29) = (0:0:0,0:0:0);
    (B0 => O28) = (0:0:0,0:0:0);
    (B0 => O27) = (0:0:0,0:0:0);
    (B0 => O26) = (0:0:0,0:0:0);
    (B0 => O25) = (0:0:0,0:0:0);
    (B0 => O24) = (0:0:0,0:0:0);
    (B0 => O23) = (0:0:0,0:0:0);
    (B0 => O22) = (0:0:0,0:0:0);
    (B0 => O21) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module butt_mult_m_real_b_in1_15__I_0 ( input A15, A14, A13, A12, A11, A10, A9, 
    A8, A7, A6, A5, A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, 
    B7, B6, B5, B4, B3, B2, B1, B0, output O30, O29, O28, O27, O26, O25, O24, 
    O23, O22, O21, O20, O19, O18, O17, O16, O15, O14 );
  wire   GNDI;

  MAC16_B \butt/mult/m_real_b/in1_15__I_0 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), 
    .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), 
    .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), 
    .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(O30), .O29(O29), .O28(O28), 
    .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), .O22(O22), 
    .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), 
    .O15(O15), .O14(O14), .O13(), .O12(), .O11(), .O10(), .O9(), .O8(), .O7(), 
    .O6(), .O5(), .O4(), .O3(), .O2(), .O1(), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O30) = (0:0:0,0:0:0);
    (A15 => O29) = (0:0:0,0:0:0);
    (A15 => O28) = (0:0:0,0:0:0);
    (A15 => O27) = (0:0:0,0:0:0);
    (A15 => O26) = (0:0:0,0:0:0);
    (A15 => O25) = (0:0:0,0:0:0);
    (A15 => O24) = (0:0:0,0:0:0);
    (A15 => O23) = (0:0:0,0:0:0);
    (A15 => O22) = (0:0:0,0:0:0);
    (A15 => O21) = (0:0:0,0:0:0);
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O30) = (0:0:0,0:0:0);
    (A14 => O29) = (0:0:0,0:0:0);
    (A14 => O28) = (0:0:0,0:0:0);
    (A14 => O27) = (0:0:0,0:0:0);
    (A14 => O26) = (0:0:0,0:0:0);
    (A14 => O25) = (0:0:0,0:0:0);
    (A14 => O24) = (0:0:0,0:0:0);
    (A14 => O23) = (0:0:0,0:0:0);
    (A14 => O22) = (0:0:0,0:0:0);
    (A14 => O21) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O30) = (0:0:0,0:0:0);
    (A13 => O29) = (0:0:0,0:0:0);
    (A13 => O28) = (0:0:0,0:0:0);
    (A13 => O27) = (0:0:0,0:0:0);
    (A13 => O26) = (0:0:0,0:0:0);
    (A13 => O25) = (0:0:0,0:0:0);
    (A13 => O24) = (0:0:0,0:0:0);
    (A13 => O23) = (0:0:0,0:0:0);
    (A13 => O22) = (0:0:0,0:0:0);
    (A13 => O21) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A12 => O30) = (0:0:0,0:0:0);
    (A12 => O29) = (0:0:0,0:0:0);
    (A12 => O28) = (0:0:0,0:0:0);
    (A12 => O27) = (0:0:0,0:0:0);
    (A12 => O26) = (0:0:0,0:0:0);
    (A12 => O25) = (0:0:0,0:0:0);
    (A12 => O24) = (0:0:0,0:0:0);
    (A12 => O23) = (0:0:0,0:0:0);
    (A12 => O22) = (0:0:0,0:0:0);
    (A12 => O21) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A11 => O30) = (0:0:0,0:0:0);
    (A11 => O29) = (0:0:0,0:0:0);
    (A11 => O28) = (0:0:0,0:0:0);
    (A11 => O27) = (0:0:0,0:0:0);
    (A11 => O26) = (0:0:0,0:0:0);
    (A11 => O25) = (0:0:0,0:0:0);
    (A11 => O24) = (0:0:0,0:0:0);
    (A11 => O23) = (0:0:0,0:0:0);
    (A11 => O22) = (0:0:0,0:0:0);
    (A11 => O21) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A10 => O30) = (0:0:0,0:0:0);
    (A10 => O29) = (0:0:0,0:0:0);
    (A10 => O28) = (0:0:0,0:0:0);
    (A10 => O27) = (0:0:0,0:0:0);
    (A10 => O26) = (0:0:0,0:0:0);
    (A10 => O25) = (0:0:0,0:0:0);
    (A10 => O24) = (0:0:0,0:0:0);
    (A10 => O23) = (0:0:0,0:0:0);
    (A10 => O22) = (0:0:0,0:0:0);
    (A10 => O21) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A9 => O30) = (0:0:0,0:0:0);
    (A9 => O29) = (0:0:0,0:0:0);
    (A9 => O28) = (0:0:0,0:0:0);
    (A9 => O27) = (0:0:0,0:0:0);
    (A9 => O26) = (0:0:0,0:0:0);
    (A9 => O25) = (0:0:0,0:0:0);
    (A9 => O24) = (0:0:0,0:0:0);
    (A9 => O23) = (0:0:0,0:0:0);
    (A9 => O22) = (0:0:0,0:0:0);
    (A9 => O21) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A8 => O30) = (0:0:0,0:0:0);
    (A8 => O29) = (0:0:0,0:0:0);
    (A8 => O28) = (0:0:0,0:0:0);
    (A8 => O27) = (0:0:0,0:0:0);
    (A8 => O26) = (0:0:0,0:0:0);
    (A8 => O25) = (0:0:0,0:0:0);
    (A8 => O24) = (0:0:0,0:0:0);
    (A8 => O23) = (0:0:0,0:0:0);
    (A8 => O22) = (0:0:0,0:0:0);
    (A8 => O21) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A7 => O30) = (0:0:0,0:0:0);
    (A7 => O29) = (0:0:0,0:0:0);
    (A7 => O28) = (0:0:0,0:0:0);
    (A7 => O27) = (0:0:0,0:0:0);
    (A7 => O26) = (0:0:0,0:0:0);
    (A7 => O25) = (0:0:0,0:0:0);
    (A7 => O24) = (0:0:0,0:0:0);
    (A7 => O23) = (0:0:0,0:0:0);
    (A7 => O22) = (0:0:0,0:0:0);
    (A7 => O21) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A6 => O30) = (0:0:0,0:0:0);
    (A6 => O29) = (0:0:0,0:0:0);
    (A6 => O28) = (0:0:0,0:0:0);
    (A6 => O27) = (0:0:0,0:0:0);
    (A6 => O26) = (0:0:0,0:0:0);
    (A6 => O25) = (0:0:0,0:0:0);
    (A6 => O24) = (0:0:0,0:0:0);
    (A6 => O23) = (0:0:0,0:0:0);
    (A6 => O22) = (0:0:0,0:0:0);
    (A6 => O21) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A5 => O30) = (0:0:0,0:0:0);
    (A5 => O29) = (0:0:0,0:0:0);
    (A5 => O28) = (0:0:0,0:0:0);
    (A5 => O27) = (0:0:0,0:0:0);
    (A5 => O26) = (0:0:0,0:0:0);
    (A5 => O25) = (0:0:0,0:0:0);
    (A5 => O24) = (0:0:0,0:0:0);
    (A5 => O23) = (0:0:0,0:0:0);
    (A5 => O22) = (0:0:0,0:0:0);
    (A5 => O21) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A4 => O30) = (0:0:0,0:0:0);
    (A4 => O29) = (0:0:0,0:0:0);
    (A4 => O28) = (0:0:0,0:0:0);
    (A4 => O27) = (0:0:0,0:0:0);
    (A4 => O26) = (0:0:0,0:0:0);
    (A4 => O25) = (0:0:0,0:0:0);
    (A4 => O24) = (0:0:0,0:0:0);
    (A4 => O23) = (0:0:0,0:0:0);
    (A4 => O22) = (0:0:0,0:0:0);
    (A4 => O21) = (0:0:0,0:0:0);
    (A4 => O20) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A3 => O30) = (0:0:0,0:0:0);
    (A3 => O29) = (0:0:0,0:0:0);
    (A3 => O28) = (0:0:0,0:0:0);
    (A3 => O27) = (0:0:0,0:0:0);
    (A3 => O26) = (0:0:0,0:0:0);
    (A3 => O25) = (0:0:0,0:0:0);
    (A3 => O24) = (0:0:0,0:0:0);
    (A3 => O23) = (0:0:0,0:0:0);
    (A3 => O22) = (0:0:0,0:0:0);
    (A3 => O21) = (0:0:0,0:0:0);
    (A3 => O20) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A2 => O30) = (0:0:0,0:0:0);
    (A2 => O29) = (0:0:0,0:0:0);
    (A2 => O28) = (0:0:0,0:0:0);
    (A2 => O27) = (0:0:0,0:0:0);
    (A2 => O26) = (0:0:0,0:0:0);
    (A2 => O25) = (0:0:0,0:0:0);
    (A2 => O24) = (0:0:0,0:0:0);
    (A2 => O23) = (0:0:0,0:0:0);
    (A2 => O22) = (0:0:0,0:0:0);
    (A2 => O21) = (0:0:0,0:0:0);
    (A2 => O20) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A1 => O30) = (0:0:0,0:0:0);
    (A1 => O29) = (0:0:0,0:0:0);
    (A1 => O28) = (0:0:0,0:0:0);
    (A1 => O27) = (0:0:0,0:0:0);
    (A1 => O26) = (0:0:0,0:0:0);
    (A1 => O25) = (0:0:0,0:0:0);
    (A1 => O24) = (0:0:0,0:0:0);
    (A1 => O23) = (0:0:0,0:0:0);
    (A1 => O22) = (0:0:0,0:0:0);
    (A1 => O21) = (0:0:0,0:0:0);
    (A1 => O20) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A0 => O30) = (0:0:0,0:0:0);
    (A0 => O29) = (0:0:0,0:0:0);
    (A0 => O28) = (0:0:0,0:0:0);
    (A0 => O27) = (0:0:0,0:0:0);
    (A0 => O26) = (0:0:0,0:0:0);
    (A0 => O25) = (0:0:0,0:0:0);
    (A0 => O24) = (0:0:0,0:0:0);
    (A0 => O23) = (0:0:0,0:0:0);
    (A0 => O22) = (0:0:0,0:0:0);
    (A0 => O21) = (0:0:0,0:0:0);
    (A0 => O20) = (0:0:0,0:0:0);
    (A0 => O19) = (0:0:0,0:0:0);
    (A0 => O18) = (0:0:0,0:0:0);
    (A0 => O17) = (0:0:0,0:0:0);
    (A0 => O16) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (B15 => O30) = (0:0:0,0:0:0);
    (B15 => O29) = (0:0:0,0:0:0);
    (B15 => O28) = (0:0:0,0:0:0);
    (B15 => O27) = (0:0:0,0:0:0);
    (B15 => O26) = (0:0:0,0:0:0);
    (B15 => O25) = (0:0:0,0:0:0);
    (B15 => O24) = (0:0:0,0:0:0);
    (B15 => O23) = (0:0:0,0:0:0);
    (B15 => O22) = (0:0:0,0:0:0);
    (B15 => O21) = (0:0:0,0:0:0);
    (B15 => O20) = (0:0:0,0:0:0);
    (B15 => O19) = (0:0:0,0:0:0);
    (B15 => O18) = (0:0:0,0:0:0);
    (B15 => O17) = (0:0:0,0:0:0);
    (B15 => O16) = (0:0:0,0:0:0);
    (B15 => O15) = (0:0:0,0:0:0);
    (B14 => O30) = (0:0:0,0:0:0);
    (B14 => O29) = (0:0:0,0:0:0);
    (B14 => O28) = (0:0:0,0:0:0);
    (B14 => O27) = (0:0:0,0:0:0);
    (B14 => O26) = (0:0:0,0:0:0);
    (B14 => O25) = (0:0:0,0:0:0);
    (B14 => O24) = (0:0:0,0:0:0);
    (B14 => O23) = (0:0:0,0:0:0);
    (B14 => O22) = (0:0:0,0:0:0);
    (B14 => O21) = (0:0:0,0:0:0);
    (B14 => O20) = (0:0:0,0:0:0);
    (B14 => O19) = (0:0:0,0:0:0);
    (B14 => O18) = (0:0:0,0:0:0);
    (B14 => O17) = (0:0:0,0:0:0);
    (B14 => O16) = (0:0:0,0:0:0);
    (B14 => O15) = (0:0:0,0:0:0);
    (B14 => O14) = (0:0:0,0:0:0);
    (B13 => O30) = (0:0:0,0:0:0);
    (B13 => O29) = (0:0:0,0:0:0);
    (B13 => O28) = (0:0:0,0:0:0);
    (B13 => O27) = (0:0:0,0:0:0);
    (B13 => O26) = (0:0:0,0:0:0);
    (B13 => O25) = (0:0:0,0:0:0);
    (B13 => O24) = (0:0:0,0:0:0);
    (B13 => O23) = (0:0:0,0:0:0);
    (B13 => O22) = (0:0:0,0:0:0);
    (B13 => O21) = (0:0:0,0:0:0);
    (B13 => O20) = (0:0:0,0:0:0);
    (B13 => O19) = (0:0:0,0:0:0);
    (B13 => O18) = (0:0:0,0:0:0);
    (B13 => O17) = (0:0:0,0:0:0);
    (B13 => O16) = (0:0:0,0:0:0);
    (B13 => O15) = (0:0:0,0:0:0);
    (B13 => O14) = (0:0:0,0:0:0);
    (B12 => O30) = (0:0:0,0:0:0);
    (B12 => O29) = (0:0:0,0:0:0);
    (B12 => O28) = (0:0:0,0:0:0);
    (B12 => O27) = (0:0:0,0:0:0);
    (B12 => O26) = (0:0:0,0:0:0);
    (B12 => O25) = (0:0:0,0:0:0);
    (B12 => O24) = (0:0:0,0:0:0);
    (B12 => O23) = (0:0:0,0:0:0);
    (B12 => O22) = (0:0:0,0:0:0);
    (B12 => O21) = (0:0:0,0:0:0);
    (B12 => O20) = (0:0:0,0:0:0);
    (B12 => O19) = (0:0:0,0:0:0);
    (B12 => O18) = (0:0:0,0:0:0);
    (B12 => O17) = (0:0:0,0:0:0);
    (B12 => O16) = (0:0:0,0:0:0);
    (B12 => O15) = (0:0:0,0:0:0);
    (B12 => O14) = (0:0:0,0:0:0);
    (B11 => O30) = (0:0:0,0:0:0);
    (B11 => O29) = (0:0:0,0:0:0);
    (B11 => O28) = (0:0:0,0:0:0);
    (B11 => O27) = (0:0:0,0:0:0);
    (B11 => O26) = (0:0:0,0:0:0);
    (B11 => O25) = (0:0:0,0:0:0);
    (B11 => O24) = (0:0:0,0:0:0);
    (B11 => O23) = (0:0:0,0:0:0);
    (B11 => O22) = (0:0:0,0:0:0);
    (B11 => O21) = (0:0:0,0:0:0);
    (B11 => O20) = (0:0:0,0:0:0);
    (B11 => O19) = (0:0:0,0:0:0);
    (B11 => O18) = (0:0:0,0:0:0);
    (B11 => O17) = (0:0:0,0:0:0);
    (B11 => O16) = (0:0:0,0:0:0);
    (B11 => O15) = (0:0:0,0:0:0);
    (B11 => O14) = (0:0:0,0:0:0);
    (B10 => O30) = (0:0:0,0:0:0);
    (B10 => O29) = (0:0:0,0:0:0);
    (B10 => O28) = (0:0:0,0:0:0);
    (B10 => O27) = (0:0:0,0:0:0);
    (B10 => O26) = (0:0:0,0:0:0);
    (B10 => O25) = (0:0:0,0:0:0);
    (B10 => O24) = (0:0:0,0:0:0);
    (B10 => O23) = (0:0:0,0:0:0);
    (B10 => O22) = (0:0:0,0:0:0);
    (B10 => O21) = (0:0:0,0:0:0);
    (B10 => O20) = (0:0:0,0:0:0);
    (B10 => O19) = (0:0:0,0:0:0);
    (B10 => O18) = (0:0:0,0:0:0);
    (B10 => O17) = (0:0:0,0:0:0);
    (B10 => O16) = (0:0:0,0:0:0);
    (B10 => O15) = (0:0:0,0:0:0);
    (B10 => O14) = (0:0:0,0:0:0);
    (B9 => O30) = (0:0:0,0:0:0);
    (B9 => O29) = (0:0:0,0:0:0);
    (B9 => O28) = (0:0:0,0:0:0);
    (B9 => O27) = (0:0:0,0:0:0);
    (B9 => O26) = (0:0:0,0:0:0);
    (B9 => O25) = (0:0:0,0:0:0);
    (B9 => O24) = (0:0:0,0:0:0);
    (B9 => O23) = (0:0:0,0:0:0);
    (B9 => O22) = (0:0:0,0:0:0);
    (B9 => O21) = (0:0:0,0:0:0);
    (B9 => O20) = (0:0:0,0:0:0);
    (B9 => O19) = (0:0:0,0:0:0);
    (B9 => O18) = (0:0:0,0:0:0);
    (B9 => O17) = (0:0:0,0:0:0);
    (B9 => O16) = (0:0:0,0:0:0);
    (B9 => O15) = (0:0:0,0:0:0);
    (B9 => O14) = (0:0:0,0:0:0);
    (B8 => O30) = (0:0:0,0:0:0);
    (B8 => O29) = (0:0:0,0:0:0);
    (B8 => O28) = (0:0:0,0:0:0);
    (B8 => O27) = (0:0:0,0:0:0);
    (B8 => O26) = (0:0:0,0:0:0);
    (B8 => O25) = (0:0:0,0:0:0);
    (B8 => O24) = (0:0:0,0:0:0);
    (B8 => O23) = (0:0:0,0:0:0);
    (B8 => O22) = (0:0:0,0:0:0);
    (B8 => O21) = (0:0:0,0:0:0);
    (B8 => O20) = (0:0:0,0:0:0);
    (B8 => O19) = (0:0:0,0:0:0);
    (B8 => O18) = (0:0:0,0:0:0);
    (B8 => O17) = (0:0:0,0:0:0);
    (B8 => O16) = (0:0:0,0:0:0);
    (B8 => O15) = (0:0:0,0:0:0);
    (B8 => O14) = (0:0:0,0:0:0);
    (B7 => O30) = (0:0:0,0:0:0);
    (B7 => O29) = (0:0:0,0:0:0);
    (B7 => O28) = (0:0:0,0:0:0);
    (B7 => O27) = (0:0:0,0:0:0);
    (B7 => O26) = (0:0:0,0:0:0);
    (B7 => O25) = (0:0:0,0:0:0);
    (B7 => O24) = (0:0:0,0:0:0);
    (B7 => O23) = (0:0:0,0:0:0);
    (B7 => O22) = (0:0:0,0:0:0);
    (B7 => O21) = (0:0:0,0:0:0);
    (B7 => O20) = (0:0:0,0:0:0);
    (B7 => O19) = (0:0:0,0:0:0);
    (B7 => O18) = (0:0:0,0:0:0);
    (B7 => O17) = (0:0:0,0:0:0);
    (B7 => O16) = (0:0:0,0:0:0);
    (B7 => O15) = (0:0:0,0:0:0);
    (B7 => O14) = (0:0:0,0:0:0);
    (B6 => O30) = (0:0:0,0:0:0);
    (B6 => O29) = (0:0:0,0:0:0);
    (B6 => O28) = (0:0:0,0:0:0);
    (B6 => O27) = (0:0:0,0:0:0);
    (B6 => O26) = (0:0:0,0:0:0);
    (B6 => O25) = (0:0:0,0:0:0);
    (B6 => O24) = (0:0:0,0:0:0);
    (B6 => O23) = (0:0:0,0:0:0);
    (B6 => O22) = (0:0:0,0:0:0);
    (B6 => O21) = (0:0:0,0:0:0);
    (B6 => O20) = (0:0:0,0:0:0);
    (B6 => O19) = (0:0:0,0:0:0);
    (B6 => O18) = (0:0:0,0:0:0);
    (B6 => O17) = (0:0:0,0:0:0);
    (B6 => O16) = (0:0:0,0:0:0);
    (B6 => O15) = (0:0:0,0:0:0);
    (B6 => O14) = (0:0:0,0:0:0);
    (B5 => O30) = (0:0:0,0:0:0);
    (B5 => O29) = (0:0:0,0:0:0);
    (B5 => O28) = (0:0:0,0:0:0);
    (B5 => O27) = (0:0:0,0:0:0);
    (B5 => O26) = (0:0:0,0:0:0);
    (B5 => O25) = (0:0:0,0:0:0);
    (B5 => O24) = (0:0:0,0:0:0);
    (B5 => O23) = (0:0:0,0:0:0);
    (B5 => O22) = (0:0:0,0:0:0);
    (B5 => O21) = (0:0:0,0:0:0);
    (B5 => O20) = (0:0:0,0:0:0);
    (B5 => O19) = (0:0:0,0:0:0);
    (B5 => O18) = (0:0:0,0:0:0);
    (B5 => O17) = (0:0:0,0:0:0);
    (B5 => O16) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B4 => O30) = (0:0:0,0:0:0);
    (B4 => O29) = (0:0:0,0:0:0);
    (B4 => O28) = (0:0:0,0:0:0);
    (B4 => O27) = (0:0:0,0:0:0);
    (B4 => O26) = (0:0:0,0:0:0);
    (B4 => O25) = (0:0:0,0:0:0);
    (B4 => O24) = (0:0:0,0:0:0);
    (B4 => O23) = (0:0:0,0:0:0);
    (B4 => O22) = (0:0:0,0:0:0);
    (B4 => O21) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B3 => O30) = (0:0:0,0:0:0);
    (B3 => O29) = (0:0:0,0:0:0);
    (B3 => O28) = (0:0:0,0:0:0);
    (B3 => O27) = (0:0:0,0:0:0);
    (B3 => O26) = (0:0:0,0:0:0);
    (B3 => O25) = (0:0:0,0:0:0);
    (B3 => O24) = (0:0:0,0:0:0);
    (B3 => O23) = (0:0:0,0:0:0);
    (B3 => O22) = (0:0:0,0:0:0);
    (B3 => O21) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B2 => O30) = (0:0:0,0:0:0);
    (B2 => O29) = (0:0:0,0:0:0);
    (B2 => O28) = (0:0:0,0:0:0);
    (B2 => O27) = (0:0:0,0:0:0);
    (B2 => O26) = (0:0:0,0:0:0);
    (B2 => O25) = (0:0:0,0:0:0);
    (B2 => O24) = (0:0:0,0:0:0);
    (B2 => O23) = (0:0:0,0:0:0);
    (B2 => O22) = (0:0:0,0:0:0);
    (B2 => O21) = (0:0:0,0:0:0);
    (B2 => O20) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B1 => O30) = (0:0:0,0:0:0);
    (B1 => O29) = (0:0:0,0:0:0);
    (B1 => O28) = (0:0:0,0:0:0);
    (B1 => O27) = (0:0:0,0:0:0);
    (B1 => O26) = (0:0:0,0:0:0);
    (B1 => O25) = (0:0:0,0:0:0);
    (B1 => O24) = (0:0:0,0:0:0);
    (B1 => O23) = (0:0:0,0:0:0);
    (B1 => O22) = (0:0:0,0:0:0);
    (B1 => O21) = (0:0:0,0:0:0);
    (B1 => O20) = (0:0:0,0:0:0);
    (B1 => O19) = (0:0:0,0:0:0);
    (B1 => O18) = (0:0:0,0:0:0);
    (B1 => O17) = (0:0:0,0:0:0);
    (B1 => O16) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B0 => O30) = (0:0:0,0:0:0);
    (B0 => O29) = (0:0:0,0:0:0);
    (B0 => O28) = (0:0:0,0:0:0);
    (B0 => O27) = (0:0:0,0:0:0);
    (B0 => O26) = (0:0:0,0:0:0);
    (B0 => O25) = (0:0:0,0:0:0);
    (B0 => O24) = (0:0:0,0:0:0);
    (B0 => O23) = (0:0:0,0:0:0);
    (B0 => O22) = (0:0:0,0:0:0);
    (B0 => O21) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_real_in1_15__I_0 ( input A15, A14, A13, A12, A11, A10, A9, 
    A8, A7, A6, A5, A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, 
    B7, B6, B5, B4, B3, B2, B1, B0, output O30, O29, O28, O27, O26, O25, O24, 
    O23, O22, O21, O20, O19, O18, O17, O16, O15, O14 );
  wire   GNDI;

  MAC16_B \butt/mult/m_real/in1_15__I_0 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), 
    .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), 
    .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), 
    .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(O30), .O29(O29), .O28(O28), 
    .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), .O22(O22), 
    .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), 
    .O15(O15), .O14(O14), .O13(), .O12(), .O11(), .O10(), .O9(), .O8(), .O7(), 
    .O6(), .O5(), .O4(), .O3(), .O2(), .O1(), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O30) = (0:0:0,0:0:0);
    (A15 => O29) = (0:0:0,0:0:0);
    (A15 => O28) = (0:0:0,0:0:0);
    (A15 => O27) = (0:0:0,0:0:0);
    (A15 => O26) = (0:0:0,0:0:0);
    (A15 => O25) = (0:0:0,0:0:0);
    (A15 => O24) = (0:0:0,0:0:0);
    (A15 => O23) = (0:0:0,0:0:0);
    (A15 => O22) = (0:0:0,0:0:0);
    (A15 => O21) = (0:0:0,0:0:0);
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O30) = (0:0:0,0:0:0);
    (A14 => O29) = (0:0:0,0:0:0);
    (A14 => O28) = (0:0:0,0:0:0);
    (A14 => O27) = (0:0:0,0:0:0);
    (A14 => O26) = (0:0:0,0:0:0);
    (A14 => O25) = (0:0:0,0:0:0);
    (A14 => O24) = (0:0:0,0:0:0);
    (A14 => O23) = (0:0:0,0:0:0);
    (A14 => O22) = (0:0:0,0:0:0);
    (A14 => O21) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O30) = (0:0:0,0:0:0);
    (A13 => O29) = (0:0:0,0:0:0);
    (A13 => O28) = (0:0:0,0:0:0);
    (A13 => O27) = (0:0:0,0:0:0);
    (A13 => O26) = (0:0:0,0:0:0);
    (A13 => O25) = (0:0:0,0:0:0);
    (A13 => O24) = (0:0:0,0:0:0);
    (A13 => O23) = (0:0:0,0:0:0);
    (A13 => O22) = (0:0:0,0:0:0);
    (A13 => O21) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A12 => O30) = (0:0:0,0:0:0);
    (A12 => O29) = (0:0:0,0:0:0);
    (A12 => O28) = (0:0:0,0:0:0);
    (A12 => O27) = (0:0:0,0:0:0);
    (A12 => O26) = (0:0:0,0:0:0);
    (A12 => O25) = (0:0:0,0:0:0);
    (A12 => O24) = (0:0:0,0:0:0);
    (A12 => O23) = (0:0:0,0:0:0);
    (A12 => O22) = (0:0:0,0:0:0);
    (A12 => O21) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A11 => O30) = (0:0:0,0:0:0);
    (A11 => O29) = (0:0:0,0:0:0);
    (A11 => O28) = (0:0:0,0:0:0);
    (A11 => O27) = (0:0:0,0:0:0);
    (A11 => O26) = (0:0:0,0:0:0);
    (A11 => O25) = (0:0:0,0:0:0);
    (A11 => O24) = (0:0:0,0:0:0);
    (A11 => O23) = (0:0:0,0:0:0);
    (A11 => O22) = (0:0:0,0:0:0);
    (A11 => O21) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A10 => O30) = (0:0:0,0:0:0);
    (A10 => O29) = (0:0:0,0:0:0);
    (A10 => O28) = (0:0:0,0:0:0);
    (A10 => O27) = (0:0:0,0:0:0);
    (A10 => O26) = (0:0:0,0:0:0);
    (A10 => O25) = (0:0:0,0:0:0);
    (A10 => O24) = (0:0:0,0:0:0);
    (A10 => O23) = (0:0:0,0:0:0);
    (A10 => O22) = (0:0:0,0:0:0);
    (A10 => O21) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A9 => O30) = (0:0:0,0:0:0);
    (A9 => O29) = (0:0:0,0:0:0);
    (A9 => O28) = (0:0:0,0:0:0);
    (A9 => O27) = (0:0:0,0:0:0);
    (A9 => O26) = (0:0:0,0:0:0);
    (A9 => O25) = (0:0:0,0:0:0);
    (A9 => O24) = (0:0:0,0:0:0);
    (A9 => O23) = (0:0:0,0:0:0);
    (A9 => O22) = (0:0:0,0:0:0);
    (A9 => O21) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A8 => O30) = (0:0:0,0:0:0);
    (A8 => O29) = (0:0:0,0:0:0);
    (A8 => O28) = (0:0:0,0:0:0);
    (A8 => O27) = (0:0:0,0:0:0);
    (A8 => O26) = (0:0:0,0:0:0);
    (A8 => O25) = (0:0:0,0:0:0);
    (A8 => O24) = (0:0:0,0:0:0);
    (A8 => O23) = (0:0:0,0:0:0);
    (A8 => O22) = (0:0:0,0:0:0);
    (A8 => O21) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A7 => O30) = (0:0:0,0:0:0);
    (A7 => O29) = (0:0:0,0:0:0);
    (A7 => O28) = (0:0:0,0:0:0);
    (A7 => O27) = (0:0:0,0:0:0);
    (A7 => O26) = (0:0:0,0:0:0);
    (A7 => O25) = (0:0:0,0:0:0);
    (A7 => O24) = (0:0:0,0:0:0);
    (A7 => O23) = (0:0:0,0:0:0);
    (A7 => O22) = (0:0:0,0:0:0);
    (A7 => O21) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A6 => O30) = (0:0:0,0:0:0);
    (A6 => O29) = (0:0:0,0:0:0);
    (A6 => O28) = (0:0:0,0:0:0);
    (A6 => O27) = (0:0:0,0:0:0);
    (A6 => O26) = (0:0:0,0:0:0);
    (A6 => O25) = (0:0:0,0:0:0);
    (A6 => O24) = (0:0:0,0:0:0);
    (A6 => O23) = (0:0:0,0:0:0);
    (A6 => O22) = (0:0:0,0:0:0);
    (A6 => O21) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A5 => O30) = (0:0:0,0:0:0);
    (A5 => O29) = (0:0:0,0:0:0);
    (A5 => O28) = (0:0:0,0:0:0);
    (A5 => O27) = (0:0:0,0:0:0);
    (A5 => O26) = (0:0:0,0:0:0);
    (A5 => O25) = (0:0:0,0:0:0);
    (A5 => O24) = (0:0:0,0:0:0);
    (A5 => O23) = (0:0:0,0:0:0);
    (A5 => O22) = (0:0:0,0:0:0);
    (A5 => O21) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A4 => O30) = (0:0:0,0:0:0);
    (A4 => O29) = (0:0:0,0:0:0);
    (A4 => O28) = (0:0:0,0:0:0);
    (A4 => O27) = (0:0:0,0:0:0);
    (A4 => O26) = (0:0:0,0:0:0);
    (A4 => O25) = (0:0:0,0:0:0);
    (A4 => O24) = (0:0:0,0:0:0);
    (A4 => O23) = (0:0:0,0:0:0);
    (A4 => O22) = (0:0:0,0:0:0);
    (A4 => O21) = (0:0:0,0:0:0);
    (A4 => O20) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A3 => O30) = (0:0:0,0:0:0);
    (A3 => O29) = (0:0:0,0:0:0);
    (A3 => O28) = (0:0:0,0:0:0);
    (A3 => O27) = (0:0:0,0:0:0);
    (A3 => O26) = (0:0:0,0:0:0);
    (A3 => O25) = (0:0:0,0:0:0);
    (A3 => O24) = (0:0:0,0:0:0);
    (A3 => O23) = (0:0:0,0:0:0);
    (A3 => O22) = (0:0:0,0:0:0);
    (A3 => O21) = (0:0:0,0:0:0);
    (A3 => O20) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A2 => O30) = (0:0:0,0:0:0);
    (A2 => O29) = (0:0:0,0:0:0);
    (A2 => O28) = (0:0:0,0:0:0);
    (A2 => O27) = (0:0:0,0:0:0);
    (A2 => O26) = (0:0:0,0:0:0);
    (A2 => O25) = (0:0:0,0:0:0);
    (A2 => O24) = (0:0:0,0:0:0);
    (A2 => O23) = (0:0:0,0:0:0);
    (A2 => O22) = (0:0:0,0:0:0);
    (A2 => O21) = (0:0:0,0:0:0);
    (A2 => O20) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A1 => O30) = (0:0:0,0:0:0);
    (A1 => O29) = (0:0:0,0:0:0);
    (A1 => O28) = (0:0:0,0:0:0);
    (A1 => O27) = (0:0:0,0:0:0);
    (A1 => O26) = (0:0:0,0:0:0);
    (A1 => O25) = (0:0:0,0:0:0);
    (A1 => O24) = (0:0:0,0:0:0);
    (A1 => O23) = (0:0:0,0:0:0);
    (A1 => O22) = (0:0:0,0:0:0);
    (A1 => O21) = (0:0:0,0:0:0);
    (A1 => O20) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A0 => O30) = (0:0:0,0:0:0);
    (A0 => O29) = (0:0:0,0:0:0);
    (A0 => O28) = (0:0:0,0:0:0);
    (A0 => O27) = (0:0:0,0:0:0);
    (A0 => O26) = (0:0:0,0:0:0);
    (A0 => O25) = (0:0:0,0:0:0);
    (A0 => O24) = (0:0:0,0:0:0);
    (A0 => O23) = (0:0:0,0:0:0);
    (A0 => O22) = (0:0:0,0:0:0);
    (A0 => O21) = (0:0:0,0:0:0);
    (A0 => O20) = (0:0:0,0:0:0);
    (A0 => O19) = (0:0:0,0:0:0);
    (A0 => O18) = (0:0:0,0:0:0);
    (A0 => O17) = (0:0:0,0:0:0);
    (A0 => O16) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (B15 => O30) = (0:0:0,0:0:0);
    (B15 => O29) = (0:0:0,0:0:0);
    (B15 => O28) = (0:0:0,0:0:0);
    (B15 => O27) = (0:0:0,0:0:0);
    (B15 => O26) = (0:0:0,0:0:0);
    (B15 => O25) = (0:0:0,0:0:0);
    (B15 => O24) = (0:0:0,0:0:0);
    (B15 => O23) = (0:0:0,0:0:0);
    (B15 => O22) = (0:0:0,0:0:0);
    (B15 => O21) = (0:0:0,0:0:0);
    (B15 => O20) = (0:0:0,0:0:0);
    (B15 => O19) = (0:0:0,0:0:0);
    (B15 => O18) = (0:0:0,0:0:0);
    (B15 => O17) = (0:0:0,0:0:0);
    (B15 => O16) = (0:0:0,0:0:0);
    (B15 => O15) = (0:0:0,0:0:0);
    (B14 => O30) = (0:0:0,0:0:0);
    (B14 => O29) = (0:0:0,0:0:0);
    (B14 => O28) = (0:0:0,0:0:0);
    (B14 => O27) = (0:0:0,0:0:0);
    (B14 => O26) = (0:0:0,0:0:0);
    (B14 => O25) = (0:0:0,0:0:0);
    (B14 => O24) = (0:0:0,0:0:0);
    (B14 => O23) = (0:0:0,0:0:0);
    (B14 => O22) = (0:0:0,0:0:0);
    (B14 => O21) = (0:0:0,0:0:0);
    (B14 => O20) = (0:0:0,0:0:0);
    (B14 => O19) = (0:0:0,0:0:0);
    (B14 => O18) = (0:0:0,0:0:0);
    (B14 => O17) = (0:0:0,0:0:0);
    (B14 => O16) = (0:0:0,0:0:0);
    (B14 => O15) = (0:0:0,0:0:0);
    (B14 => O14) = (0:0:0,0:0:0);
    (B13 => O30) = (0:0:0,0:0:0);
    (B13 => O29) = (0:0:0,0:0:0);
    (B13 => O28) = (0:0:0,0:0:0);
    (B13 => O27) = (0:0:0,0:0:0);
    (B13 => O26) = (0:0:0,0:0:0);
    (B13 => O25) = (0:0:0,0:0:0);
    (B13 => O24) = (0:0:0,0:0:0);
    (B13 => O23) = (0:0:0,0:0:0);
    (B13 => O22) = (0:0:0,0:0:0);
    (B13 => O21) = (0:0:0,0:0:0);
    (B13 => O20) = (0:0:0,0:0:0);
    (B13 => O19) = (0:0:0,0:0:0);
    (B13 => O18) = (0:0:0,0:0:0);
    (B13 => O17) = (0:0:0,0:0:0);
    (B13 => O16) = (0:0:0,0:0:0);
    (B13 => O15) = (0:0:0,0:0:0);
    (B13 => O14) = (0:0:0,0:0:0);
    (B12 => O30) = (0:0:0,0:0:0);
    (B12 => O29) = (0:0:0,0:0:0);
    (B12 => O28) = (0:0:0,0:0:0);
    (B12 => O27) = (0:0:0,0:0:0);
    (B12 => O26) = (0:0:0,0:0:0);
    (B12 => O25) = (0:0:0,0:0:0);
    (B12 => O24) = (0:0:0,0:0:0);
    (B12 => O23) = (0:0:0,0:0:0);
    (B12 => O22) = (0:0:0,0:0:0);
    (B12 => O21) = (0:0:0,0:0:0);
    (B12 => O20) = (0:0:0,0:0:0);
    (B12 => O19) = (0:0:0,0:0:0);
    (B12 => O18) = (0:0:0,0:0:0);
    (B12 => O17) = (0:0:0,0:0:0);
    (B12 => O16) = (0:0:0,0:0:0);
    (B12 => O15) = (0:0:0,0:0:0);
    (B12 => O14) = (0:0:0,0:0:0);
    (B11 => O30) = (0:0:0,0:0:0);
    (B11 => O29) = (0:0:0,0:0:0);
    (B11 => O28) = (0:0:0,0:0:0);
    (B11 => O27) = (0:0:0,0:0:0);
    (B11 => O26) = (0:0:0,0:0:0);
    (B11 => O25) = (0:0:0,0:0:0);
    (B11 => O24) = (0:0:0,0:0:0);
    (B11 => O23) = (0:0:0,0:0:0);
    (B11 => O22) = (0:0:0,0:0:0);
    (B11 => O21) = (0:0:0,0:0:0);
    (B11 => O20) = (0:0:0,0:0:0);
    (B11 => O19) = (0:0:0,0:0:0);
    (B11 => O18) = (0:0:0,0:0:0);
    (B11 => O17) = (0:0:0,0:0:0);
    (B11 => O16) = (0:0:0,0:0:0);
    (B11 => O15) = (0:0:0,0:0:0);
    (B11 => O14) = (0:0:0,0:0:0);
    (B10 => O30) = (0:0:0,0:0:0);
    (B10 => O29) = (0:0:0,0:0:0);
    (B10 => O28) = (0:0:0,0:0:0);
    (B10 => O27) = (0:0:0,0:0:0);
    (B10 => O26) = (0:0:0,0:0:0);
    (B10 => O25) = (0:0:0,0:0:0);
    (B10 => O24) = (0:0:0,0:0:0);
    (B10 => O23) = (0:0:0,0:0:0);
    (B10 => O22) = (0:0:0,0:0:0);
    (B10 => O21) = (0:0:0,0:0:0);
    (B10 => O20) = (0:0:0,0:0:0);
    (B10 => O19) = (0:0:0,0:0:0);
    (B10 => O18) = (0:0:0,0:0:0);
    (B10 => O17) = (0:0:0,0:0:0);
    (B10 => O16) = (0:0:0,0:0:0);
    (B10 => O15) = (0:0:0,0:0:0);
    (B10 => O14) = (0:0:0,0:0:0);
    (B9 => O30) = (0:0:0,0:0:0);
    (B9 => O29) = (0:0:0,0:0:0);
    (B9 => O28) = (0:0:0,0:0:0);
    (B9 => O27) = (0:0:0,0:0:0);
    (B9 => O26) = (0:0:0,0:0:0);
    (B9 => O25) = (0:0:0,0:0:0);
    (B9 => O24) = (0:0:0,0:0:0);
    (B9 => O23) = (0:0:0,0:0:0);
    (B9 => O22) = (0:0:0,0:0:0);
    (B9 => O21) = (0:0:0,0:0:0);
    (B9 => O20) = (0:0:0,0:0:0);
    (B9 => O19) = (0:0:0,0:0:0);
    (B9 => O18) = (0:0:0,0:0:0);
    (B9 => O17) = (0:0:0,0:0:0);
    (B9 => O16) = (0:0:0,0:0:0);
    (B9 => O15) = (0:0:0,0:0:0);
    (B9 => O14) = (0:0:0,0:0:0);
    (B8 => O30) = (0:0:0,0:0:0);
    (B8 => O29) = (0:0:0,0:0:0);
    (B8 => O28) = (0:0:0,0:0:0);
    (B8 => O27) = (0:0:0,0:0:0);
    (B8 => O26) = (0:0:0,0:0:0);
    (B8 => O25) = (0:0:0,0:0:0);
    (B8 => O24) = (0:0:0,0:0:0);
    (B8 => O23) = (0:0:0,0:0:0);
    (B8 => O22) = (0:0:0,0:0:0);
    (B8 => O21) = (0:0:0,0:0:0);
    (B8 => O20) = (0:0:0,0:0:0);
    (B8 => O19) = (0:0:0,0:0:0);
    (B8 => O18) = (0:0:0,0:0:0);
    (B8 => O17) = (0:0:0,0:0:0);
    (B8 => O16) = (0:0:0,0:0:0);
    (B8 => O15) = (0:0:0,0:0:0);
    (B8 => O14) = (0:0:0,0:0:0);
    (B7 => O30) = (0:0:0,0:0:0);
    (B7 => O29) = (0:0:0,0:0:0);
    (B7 => O28) = (0:0:0,0:0:0);
    (B7 => O27) = (0:0:0,0:0:0);
    (B7 => O26) = (0:0:0,0:0:0);
    (B7 => O25) = (0:0:0,0:0:0);
    (B7 => O24) = (0:0:0,0:0:0);
    (B7 => O23) = (0:0:0,0:0:0);
    (B7 => O22) = (0:0:0,0:0:0);
    (B7 => O21) = (0:0:0,0:0:0);
    (B7 => O20) = (0:0:0,0:0:0);
    (B7 => O19) = (0:0:0,0:0:0);
    (B7 => O18) = (0:0:0,0:0:0);
    (B7 => O17) = (0:0:0,0:0:0);
    (B7 => O16) = (0:0:0,0:0:0);
    (B7 => O15) = (0:0:0,0:0:0);
    (B7 => O14) = (0:0:0,0:0:0);
    (B6 => O30) = (0:0:0,0:0:0);
    (B6 => O29) = (0:0:0,0:0:0);
    (B6 => O28) = (0:0:0,0:0:0);
    (B6 => O27) = (0:0:0,0:0:0);
    (B6 => O26) = (0:0:0,0:0:0);
    (B6 => O25) = (0:0:0,0:0:0);
    (B6 => O24) = (0:0:0,0:0:0);
    (B6 => O23) = (0:0:0,0:0:0);
    (B6 => O22) = (0:0:0,0:0:0);
    (B6 => O21) = (0:0:0,0:0:0);
    (B6 => O20) = (0:0:0,0:0:0);
    (B6 => O19) = (0:0:0,0:0:0);
    (B6 => O18) = (0:0:0,0:0:0);
    (B6 => O17) = (0:0:0,0:0:0);
    (B6 => O16) = (0:0:0,0:0:0);
    (B6 => O15) = (0:0:0,0:0:0);
    (B6 => O14) = (0:0:0,0:0:0);
    (B5 => O30) = (0:0:0,0:0:0);
    (B5 => O29) = (0:0:0,0:0:0);
    (B5 => O28) = (0:0:0,0:0:0);
    (B5 => O27) = (0:0:0,0:0:0);
    (B5 => O26) = (0:0:0,0:0:0);
    (B5 => O25) = (0:0:0,0:0:0);
    (B5 => O24) = (0:0:0,0:0:0);
    (B5 => O23) = (0:0:0,0:0:0);
    (B5 => O22) = (0:0:0,0:0:0);
    (B5 => O21) = (0:0:0,0:0:0);
    (B5 => O20) = (0:0:0,0:0:0);
    (B5 => O19) = (0:0:0,0:0:0);
    (B5 => O18) = (0:0:0,0:0:0);
    (B5 => O17) = (0:0:0,0:0:0);
    (B5 => O16) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B4 => O30) = (0:0:0,0:0:0);
    (B4 => O29) = (0:0:0,0:0:0);
    (B4 => O28) = (0:0:0,0:0:0);
    (B4 => O27) = (0:0:0,0:0:0);
    (B4 => O26) = (0:0:0,0:0:0);
    (B4 => O25) = (0:0:0,0:0:0);
    (B4 => O24) = (0:0:0,0:0:0);
    (B4 => O23) = (0:0:0,0:0:0);
    (B4 => O22) = (0:0:0,0:0:0);
    (B4 => O21) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B3 => O30) = (0:0:0,0:0:0);
    (B3 => O29) = (0:0:0,0:0:0);
    (B3 => O28) = (0:0:0,0:0:0);
    (B3 => O27) = (0:0:0,0:0:0);
    (B3 => O26) = (0:0:0,0:0:0);
    (B3 => O25) = (0:0:0,0:0:0);
    (B3 => O24) = (0:0:0,0:0:0);
    (B3 => O23) = (0:0:0,0:0:0);
    (B3 => O22) = (0:0:0,0:0:0);
    (B3 => O21) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B2 => O30) = (0:0:0,0:0:0);
    (B2 => O29) = (0:0:0,0:0:0);
    (B2 => O28) = (0:0:0,0:0:0);
    (B2 => O27) = (0:0:0,0:0:0);
    (B2 => O26) = (0:0:0,0:0:0);
    (B2 => O25) = (0:0:0,0:0:0);
    (B2 => O24) = (0:0:0,0:0:0);
    (B2 => O23) = (0:0:0,0:0:0);
    (B2 => O22) = (0:0:0,0:0:0);
    (B2 => O21) = (0:0:0,0:0:0);
    (B2 => O20) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B1 => O30) = (0:0:0,0:0:0);
    (B1 => O29) = (0:0:0,0:0:0);
    (B1 => O28) = (0:0:0,0:0:0);
    (B1 => O27) = (0:0:0,0:0:0);
    (B1 => O26) = (0:0:0,0:0:0);
    (B1 => O25) = (0:0:0,0:0:0);
    (B1 => O24) = (0:0:0,0:0:0);
    (B1 => O23) = (0:0:0,0:0:0);
    (B1 => O22) = (0:0:0,0:0:0);
    (B1 => O21) = (0:0:0,0:0:0);
    (B1 => O20) = (0:0:0,0:0:0);
    (B1 => O19) = (0:0:0,0:0:0);
    (B1 => O18) = (0:0:0,0:0:0);
    (B1 => O17) = (0:0:0,0:0:0);
    (B1 => O16) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B0 => O30) = (0:0:0,0:0:0);
    (B0 => O29) = (0:0:0,0:0:0);
    (B0 => O28) = (0:0:0,0:0:0);
    (B0 => O27) = (0:0:0,0:0:0);
    (B0 => O26) = (0:0:0,0:0:0);
    (B0 => O25) = (0:0:0,0:0:0);
    (B0 => O24) = (0:0:0,0:0:0);
    (B0 => O23) = (0:0:0,0:0:0);
    (B0 => O22) = (0:0:0,0:0:0);
    (B0 => O21) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
  endspecify

endmodule

module butt_mult_m_imag_in1_15__I_0 ( input A15, A14, A13, A12, A11, A10, A9, 
    A8, A7, A6, A5, A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, 
    B7, B6, B5, B4, B3, B2, B1, B0, output O30, O29, O28, O27, O26, O25, O24, 
    O23, O22, O21, O20, O19, O18, O17, O16, O15, O14 );
  wire   GNDI;

  MAC16_B \butt/mult/m_imag/in1_15__I_0 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), 
    .C14(GNDI), .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), 
    .C8(GNDI), .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), 
    .C2(GNDI), .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(GNDI), 
    .D14(GNDI), .D13(GNDI), .D12(GNDI), .D11(GNDI), .D10(GNDI), .D9(GNDI), 
    .D8(GNDI), .D7(GNDI), .D6(GNDI), .D5(GNDI), .D4(GNDI), .D3(GNDI), 
    .D2(GNDI), .D1(GNDI), .D0(GNDI), .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), 
    .DHOLD(GNDI), .IRSTTOP(GNDI), .IRSTBOT(GNDI), .ORSTTOP(GNDI), 
    .ORSTBOT(GNDI), .OLOADTOP(GNDI), .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), 
    .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), .OHOLDBOT(GNDI), .CI(GNDI), 
    .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), .O30(O30), .O29(O29), .O28(O28), 
    .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), .O22(O22), 
    .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), 
    .O15(O15), .O14(O14), .O13(), .O12(), .O11(), .O10(), .O9(), .O8(), .O7(), 
    .O6(), .O5(), .O4(), .O3(), .O2(), .O1(), .O0(), .CO(), .ACCUMCO(), 
    .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O30) = (0:0:0,0:0:0);
    (A15 => O29) = (0:0:0,0:0:0);
    (A15 => O28) = (0:0:0,0:0:0);
    (A15 => O27) = (0:0:0,0:0:0);
    (A15 => O26) = (0:0:0,0:0:0);
    (A15 => O25) = (0:0:0,0:0:0);
    (A15 => O24) = (0:0:0,0:0:0);
    (A15 => O23) = (0:0:0,0:0:0);
    (A15 => O22) = (0:0:0,0:0:0);
    (A15 => O21) = (0:0:0,0:0:0);
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O30) = (0:0:0,0:0:0);
    (A14 => O29) = (0:0:0,0:0:0);
    (A14 => O28) = (0:0:0,0:0:0);
    (A14 => O27) = (0:0:0,0:0:0);
    (A14 => O26) = (0:0:0,0:0:0);
    (A14 => O25) = (0:0:0,0:0:0);
    (A14 => O24) = (0:0:0,0:0:0);
    (A14 => O23) = (0:0:0,0:0:0);
    (A14 => O22) = (0:0:0,0:0:0);
    (A14 => O21) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O30) = (0:0:0,0:0:0);
    (A13 => O29) = (0:0:0,0:0:0);
    (A13 => O28) = (0:0:0,0:0:0);
    (A13 => O27) = (0:0:0,0:0:0);
    (A13 => O26) = (0:0:0,0:0:0);
    (A13 => O25) = (0:0:0,0:0:0);
    (A13 => O24) = (0:0:0,0:0:0);
    (A13 => O23) = (0:0:0,0:0:0);
    (A13 => O22) = (0:0:0,0:0:0);
    (A13 => O21) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A12 => O30) = (0:0:0,0:0:0);
    (A12 => O29) = (0:0:0,0:0:0);
    (A12 => O28) = (0:0:0,0:0:0);
    (A12 => O27) = (0:0:0,0:0:0);
    (A12 => O26) = (0:0:0,0:0:0);
    (A12 => O25) = (0:0:0,0:0:0);
    (A12 => O24) = (0:0:0,0:0:0);
    (A12 => O23) = (0:0:0,0:0:0);
    (A12 => O22) = (0:0:0,0:0:0);
    (A12 => O21) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A11 => O30) = (0:0:0,0:0:0);
    (A11 => O29) = (0:0:0,0:0:0);
    (A11 => O28) = (0:0:0,0:0:0);
    (A11 => O27) = (0:0:0,0:0:0);
    (A11 => O26) = (0:0:0,0:0:0);
    (A11 => O25) = (0:0:0,0:0:0);
    (A11 => O24) = (0:0:0,0:0:0);
    (A11 => O23) = (0:0:0,0:0:0);
    (A11 => O22) = (0:0:0,0:0:0);
    (A11 => O21) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A10 => O30) = (0:0:0,0:0:0);
    (A10 => O29) = (0:0:0,0:0:0);
    (A10 => O28) = (0:0:0,0:0:0);
    (A10 => O27) = (0:0:0,0:0:0);
    (A10 => O26) = (0:0:0,0:0:0);
    (A10 => O25) = (0:0:0,0:0:0);
    (A10 => O24) = (0:0:0,0:0:0);
    (A10 => O23) = (0:0:0,0:0:0);
    (A10 => O22) = (0:0:0,0:0:0);
    (A10 => O21) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A9 => O30) = (0:0:0,0:0:0);
    (A9 => O29) = (0:0:0,0:0:0);
    (A9 => O28) = (0:0:0,0:0:0);
    (A9 => O27) = (0:0:0,0:0:0);
    (A9 => O26) = (0:0:0,0:0:0);
    (A9 => O25) = (0:0:0,0:0:0);
    (A9 => O24) = (0:0:0,0:0:0);
    (A9 => O23) = (0:0:0,0:0:0);
    (A9 => O22) = (0:0:0,0:0:0);
    (A9 => O21) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A8 => O30) = (0:0:0,0:0:0);
    (A8 => O29) = (0:0:0,0:0:0);
    (A8 => O28) = (0:0:0,0:0:0);
    (A8 => O27) = (0:0:0,0:0:0);
    (A8 => O26) = (0:0:0,0:0:0);
    (A8 => O25) = (0:0:0,0:0:0);
    (A8 => O24) = (0:0:0,0:0:0);
    (A8 => O23) = (0:0:0,0:0:0);
    (A8 => O22) = (0:0:0,0:0:0);
    (A8 => O21) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A7 => O30) = (0:0:0,0:0:0);
    (A7 => O29) = (0:0:0,0:0:0);
    (A7 => O28) = (0:0:0,0:0:0);
    (A7 => O27) = (0:0:0,0:0:0);
    (A7 => O26) = (0:0:0,0:0:0);
    (A7 => O25) = (0:0:0,0:0:0);
    (A7 => O24) = (0:0:0,0:0:0);
    (A7 => O23) = (0:0:0,0:0:0);
    (A7 => O22) = (0:0:0,0:0:0);
    (A7 => O21) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A6 => O30) = (0:0:0,0:0:0);
    (A6 => O29) = (0:0:0,0:0:0);
    (A6 => O28) = (0:0:0,0:0:0);
    (A6 => O27) = (0:0:0,0:0:0);
    (A6 => O26) = (0:0:0,0:0:0);
    (A6 => O25) = (0:0:0,0:0:0);
    (A6 => O24) = (0:0:0,0:0:0);
    (A6 => O23) = (0:0:0,0:0:0);
    (A6 => O22) = (0:0:0,0:0:0);
    (A6 => O21) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A5 => O30) = (0:0:0,0:0:0);
    (A5 => O29) = (0:0:0,0:0:0);
    (A5 => O28) = (0:0:0,0:0:0);
    (A5 => O27) = (0:0:0,0:0:0);
    (A5 => O26) = (0:0:0,0:0:0);
    (A5 => O25) = (0:0:0,0:0:0);
    (A5 => O24) = (0:0:0,0:0:0);
    (A5 => O23) = (0:0:0,0:0:0);
    (A5 => O22) = (0:0:0,0:0:0);
    (A5 => O21) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A4 => O30) = (0:0:0,0:0:0);
    (A4 => O29) = (0:0:0,0:0:0);
    (A4 => O28) = (0:0:0,0:0:0);
    (A4 => O27) = (0:0:0,0:0:0);
    (A4 => O26) = (0:0:0,0:0:0);
    (A4 => O25) = (0:0:0,0:0:0);
    (A4 => O24) = (0:0:0,0:0:0);
    (A4 => O23) = (0:0:0,0:0:0);
    (A4 => O22) = (0:0:0,0:0:0);
    (A4 => O21) = (0:0:0,0:0:0);
    (A4 => O20) = (0:0:0,0:0:0);
    (A4 => O19) = (0:0:0,0:0:0);
    (A4 => O18) = (0:0:0,0:0:0);
    (A4 => O17) = (0:0:0,0:0:0);
    (A4 => O16) = (0:0:0,0:0:0);
    (A4 => O15) = (0:0:0,0:0:0);
    (A4 => O14) = (0:0:0,0:0:0);
    (A3 => O30) = (0:0:0,0:0:0);
    (A3 => O29) = (0:0:0,0:0:0);
    (A3 => O28) = (0:0:0,0:0:0);
    (A3 => O27) = (0:0:0,0:0:0);
    (A3 => O26) = (0:0:0,0:0:0);
    (A3 => O25) = (0:0:0,0:0:0);
    (A3 => O24) = (0:0:0,0:0:0);
    (A3 => O23) = (0:0:0,0:0:0);
    (A3 => O22) = (0:0:0,0:0:0);
    (A3 => O21) = (0:0:0,0:0:0);
    (A3 => O20) = (0:0:0,0:0:0);
    (A3 => O19) = (0:0:0,0:0:0);
    (A3 => O18) = (0:0:0,0:0:0);
    (A3 => O17) = (0:0:0,0:0:0);
    (A3 => O16) = (0:0:0,0:0:0);
    (A3 => O15) = (0:0:0,0:0:0);
    (A3 => O14) = (0:0:0,0:0:0);
    (A2 => O30) = (0:0:0,0:0:0);
    (A2 => O29) = (0:0:0,0:0:0);
    (A2 => O28) = (0:0:0,0:0:0);
    (A2 => O27) = (0:0:0,0:0:0);
    (A2 => O26) = (0:0:0,0:0:0);
    (A2 => O25) = (0:0:0,0:0:0);
    (A2 => O24) = (0:0:0,0:0:0);
    (A2 => O23) = (0:0:0,0:0:0);
    (A2 => O22) = (0:0:0,0:0:0);
    (A2 => O21) = (0:0:0,0:0:0);
    (A2 => O20) = (0:0:0,0:0:0);
    (A2 => O19) = (0:0:0,0:0:0);
    (A2 => O18) = (0:0:0,0:0:0);
    (A2 => O17) = (0:0:0,0:0:0);
    (A2 => O16) = (0:0:0,0:0:0);
    (A2 => O15) = (0:0:0,0:0:0);
    (A2 => O14) = (0:0:0,0:0:0);
    (A1 => O30) = (0:0:0,0:0:0);
    (A1 => O29) = (0:0:0,0:0:0);
    (A1 => O28) = (0:0:0,0:0:0);
    (A1 => O27) = (0:0:0,0:0:0);
    (A1 => O26) = (0:0:0,0:0:0);
    (A1 => O25) = (0:0:0,0:0:0);
    (A1 => O24) = (0:0:0,0:0:0);
    (A1 => O23) = (0:0:0,0:0:0);
    (A1 => O22) = (0:0:0,0:0:0);
    (A1 => O21) = (0:0:0,0:0:0);
    (A1 => O20) = (0:0:0,0:0:0);
    (A1 => O19) = (0:0:0,0:0:0);
    (A1 => O18) = (0:0:0,0:0:0);
    (A1 => O17) = (0:0:0,0:0:0);
    (A1 => O16) = (0:0:0,0:0:0);
    (A1 => O15) = (0:0:0,0:0:0);
    (A1 => O14) = (0:0:0,0:0:0);
    (A0 => O30) = (0:0:0,0:0:0);
    (A0 => O29) = (0:0:0,0:0:0);
    (A0 => O28) = (0:0:0,0:0:0);
    (A0 => O27) = (0:0:0,0:0:0);
    (A0 => O26) = (0:0:0,0:0:0);
    (A0 => O25) = (0:0:0,0:0:0);
    (A0 => O24) = (0:0:0,0:0:0);
    (A0 => O23) = (0:0:0,0:0:0);
    (A0 => O22) = (0:0:0,0:0:0);
    (A0 => O21) = (0:0:0,0:0:0);
    (A0 => O20) = (0:0:0,0:0:0);
    (A0 => O19) = (0:0:0,0:0:0);
    (A0 => O18) = (0:0:0,0:0:0);
    (A0 => O17) = (0:0:0,0:0:0);
    (A0 => O16) = (0:0:0,0:0:0);
    (A0 => O15) = (0:0:0,0:0:0);
    (A0 => O14) = (0:0:0,0:0:0);
    (B15 => O30) = (0:0:0,0:0:0);
    (B15 => O29) = (0:0:0,0:0:0);
    (B15 => O28) = (0:0:0,0:0:0);
    (B15 => O27) = (0:0:0,0:0:0);
    (B15 => O26) = (0:0:0,0:0:0);
    (B15 => O25) = (0:0:0,0:0:0);
    (B15 => O24) = (0:0:0,0:0:0);
    (B15 => O23) = (0:0:0,0:0:0);
    (B15 => O22) = (0:0:0,0:0:0);
    (B15 => O21) = (0:0:0,0:0:0);
    (B15 => O20) = (0:0:0,0:0:0);
    (B15 => O19) = (0:0:0,0:0:0);
    (B15 => O18) = (0:0:0,0:0:0);
    (B15 => O17) = (0:0:0,0:0:0);
    (B15 => O16) = (0:0:0,0:0:0);
    (B15 => O15) = (0:0:0,0:0:0);
    (B14 => O30) = (0:0:0,0:0:0);
    (B14 => O29) = (0:0:0,0:0:0);
    (B14 => O28) = (0:0:0,0:0:0);
    (B14 => O27) = (0:0:0,0:0:0);
    (B14 => O26) = (0:0:0,0:0:0);
    (B14 => O25) = (0:0:0,0:0:0);
    (B14 => O24) = (0:0:0,0:0:0);
    (B14 => O23) = (0:0:0,0:0:0);
    (B14 => O22) = (0:0:0,0:0:0);
    (B14 => O21) = (0:0:0,0:0:0);
    (B14 => O20) = (0:0:0,0:0:0);
    (B14 => O19) = (0:0:0,0:0:0);
    (B14 => O18) = (0:0:0,0:0:0);
    (B14 => O17) = (0:0:0,0:0:0);
    (B14 => O16) = (0:0:0,0:0:0);
    (B14 => O15) = (0:0:0,0:0:0);
    (B14 => O14) = (0:0:0,0:0:0);
    (B13 => O30) = (0:0:0,0:0:0);
    (B13 => O29) = (0:0:0,0:0:0);
    (B13 => O28) = (0:0:0,0:0:0);
    (B13 => O27) = (0:0:0,0:0:0);
    (B13 => O26) = (0:0:0,0:0:0);
    (B13 => O25) = (0:0:0,0:0:0);
    (B13 => O24) = (0:0:0,0:0:0);
    (B13 => O23) = (0:0:0,0:0:0);
    (B13 => O22) = (0:0:0,0:0:0);
    (B13 => O21) = (0:0:0,0:0:0);
    (B13 => O20) = (0:0:0,0:0:0);
    (B13 => O19) = (0:0:0,0:0:0);
    (B13 => O18) = (0:0:0,0:0:0);
    (B13 => O17) = (0:0:0,0:0:0);
    (B13 => O16) = (0:0:0,0:0:0);
    (B13 => O15) = (0:0:0,0:0:0);
    (B13 => O14) = (0:0:0,0:0:0);
    (B12 => O30) = (0:0:0,0:0:0);
    (B12 => O29) = (0:0:0,0:0:0);
    (B12 => O28) = (0:0:0,0:0:0);
    (B12 => O27) = (0:0:0,0:0:0);
    (B12 => O26) = (0:0:0,0:0:0);
    (B12 => O25) = (0:0:0,0:0:0);
    (B12 => O24) = (0:0:0,0:0:0);
    (B12 => O23) = (0:0:0,0:0:0);
    (B12 => O22) = (0:0:0,0:0:0);
    (B12 => O21) = (0:0:0,0:0:0);
    (B12 => O20) = (0:0:0,0:0:0);
    (B12 => O19) = (0:0:0,0:0:0);
    (B12 => O18) = (0:0:0,0:0:0);
    (B12 => O17) = (0:0:0,0:0:0);
    (B12 => O16) = (0:0:0,0:0:0);
    (B12 => O15) = (0:0:0,0:0:0);
    (B12 => O14) = (0:0:0,0:0:0);
    (B11 => O30) = (0:0:0,0:0:0);
    (B11 => O29) = (0:0:0,0:0:0);
    (B11 => O28) = (0:0:0,0:0:0);
    (B11 => O27) = (0:0:0,0:0:0);
    (B11 => O26) = (0:0:0,0:0:0);
    (B11 => O25) = (0:0:0,0:0:0);
    (B11 => O24) = (0:0:0,0:0:0);
    (B11 => O23) = (0:0:0,0:0:0);
    (B11 => O22) = (0:0:0,0:0:0);
    (B11 => O21) = (0:0:0,0:0:0);
    (B11 => O20) = (0:0:0,0:0:0);
    (B11 => O19) = (0:0:0,0:0:0);
    (B11 => O18) = (0:0:0,0:0:0);
    (B11 => O17) = (0:0:0,0:0:0);
    (B11 => O16) = (0:0:0,0:0:0);
    (B11 => O15) = (0:0:0,0:0:0);
    (B11 => O14) = (0:0:0,0:0:0);
    (B10 => O30) = (0:0:0,0:0:0);
    (B10 => O29) = (0:0:0,0:0:0);
    (B10 => O28) = (0:0:0,0:0:0);
    (B10 => O27) = (0:0:0,0:0:0);
    (B10 => O26) = (0:0:0,0:0:0);
    (B10 => O25) = (0:0:0,0:0:0);
    (B10 => O24) = (0:0:0,0:0:0);
    (B10 => O23) = (0:0:0,0:0:0);
    (B10 => O22) = (0:0:0,0:0:0);
    (B10 => O21) = (0:0:0,0:0:0);
    (B10 => O20) = (0:0:0,0:0:0);
    (B10 => O19) = (0:0:0,0:0:0);
    (B10 => O18) = (0:0:0,0:0:0);
    (B10 => O17) = (0:0:0,0:0:0);
    (B10 => O16) = (0:0:0,0:0:0);
    (B10 => O15) = (0:0:0,0:0:0);
    (B10 => O14) = (0:0:0,0:0:0);
    (B9 => O30) = (0:0:0,0:0:0);
    (B9 => O29) = (0:0:0,0:0:0);
    (B9 => O28) = (0:0:0,0:0:0);
    (B9 => O27) = (0:0:0,0:0:0);
    (B9 => O26) = (0:0:0,0:0:0);
    (B9 => O25) = (0:0:0,0:0:0);
    (B9 => O24) = (0:0:0,0:0:0);
    (B9 => O23) = (0:0:0,0:0:0);
    (B9 => O22) = (0:0:0,0:0:0);
    (B9 => O21) = (0:0:0,0:0:0);
    (B9 => O20) = (0:0:0,0:0:0);
    (B9 => O19) = (0:0:0,0:0:0);
    (B9 => O18) = (0:0:0,0:0:0);
    (B9 => O17) = (0:0:0,0:0:0);
    (B9 => O16) = (0:0:0,0:0:0);
    (B9 => O15) = (0:0:0,0:0:0);
    (B9 => O14) = (0:0:0,0:0:0);
    (B8 => O30) = (0:0:0,0:0:0);
    (B8 => O29) = (0:0:0,0:0:0);
    (B8 => O28) = (0:0:0,0:0:0);
    (B8 => O27) = (0:0:0,0:0:0);
    (B8 => O26) = (0:0:0,0:0:0);
    (B8 => O25) = (0:0:0,0:0:0);
    (B8 => O24) = (0:0:0,0:0:0);
    (B8 => O23) = (0:0:0,0:0:0);
    (B8 => O22) = (0:0:0,0:0:0);
    (B8 => O21) = (0:0:0,0:0:0);
    (B8 => O20) = (0:0:0,0:0:0);
    (B8 => O19) = (0:0:0,0:0:0);
    (B8 => O18) = (0:0:0,0:0:0);
    (B8 => O17) = (0:0:0,0:0:0);
    (B8 => O16) = (0:0:0,0:0:0);
    (B8 => O15) = (0:0:0,0:0:0);
    (B8 => O14) = (0:0:0,0:0:0);
    (B7 => O30) = (0:0:0,0:0:0);
    (B7 => O29) = (0:0:0,0:0:0);
    (B7 => O28) = (0:0:0,0:0:0);
    (B7 => O27) = (0:0:0,0:0:0);
    (B7 => O26) = (0:0:0,0:0:0);
    (B7 => O25) = (0:0:0,0:0:0);
    (B7 => O24) = (0:0:0,0:0:0);
    (B7 => O23) = (0:0:0,0:0:0);
    (B7 => O22) = (0:0:0,0:0:0);
    (B7 => O21) = (0:0:0,0:0:0);
    (B7 => O20) = (0:0:0,0:0:0);
    (B7 => O19) = (0:0:0,0:0:0);
    (B7 => O18) = (0:0:0,0:0:0);
    (B7 => O17) = (0:0:0,0:0:0);
    (B7 => O16) = (0:0:0,0:0:0);
    (B7 => O15) = (0:0:0,0:0:0);
    (B7 => O14) = (0:0:0,0:0:0);
    (B6 => O30) = (0:0:0,0:0:0);
    (B6 => O29) = (0:0:0,0:0:0);
    (B6 => O28) = (0:0:0,0:0:0);
    (B6 => O27) = (0:0:0,0:0:0);
    (B6 => O26) = (0:0:0,0:0:0);
    (B6 => O25) = (0:0:0,0:0:0);
    (B6 => O24) = (0:0:0,0:0:0);
    (B6 => O23) = (0:0:0,0:0:0);
    (B6 => O22) = (0:0:0,0:0:0);
    (B6 => O21) = (0:0:0,0:0:0);
    (B6 => O20) = (0:0:0,0:0:0);
    (B6 => O19) = (0:0:0,0:0:0);
    (B6 => O18) = (0:0:0,0:0:0);
    (B6 => O17) = (0:0:0,0:0:0);
    (B6 => O16) = (0:0:0,0:0:0);
    (B6 => O15) = (0:0:0,0:0:0);
    (B6 => O14) = (0:0:0,0:0:0);
    (B5 => O30) = (0:0:0,0:0:0);
    (B5 => O29) = (0:0:0,0:0:0);
    (B5 => O28) = (0:0:0,0:0:0);
    (B5 => O27) = (0:0:0,0:0:0);
    (B5 => O26) = (0:0:0,0:0:0);
    (B5 => O25) = (0:0:0,0:0:0);
    (B5 => O24) = (0:0:0,0:0:0);
    (B5 => O23) = (0:0:0,0:0:0);
    (B5 => O22) = (0:0:0,0:0:0);
    (B5 => O21) = (0:0:0,0:0:0);
    (B5 => O20) = (0:0:0,0:0:0);
    (B5 => O19) = (0:0:0,0:0:0);
    (B5 => O18) = (0:0:0,0:0:0);
    (B5 => O17) = (0:0:0,0:0:0);
    (B5 => O16) = (0:0:0,0:0:0);
    (B5 => O15) = (0:0:0,0:0:0);
    (B5 => O14) = (0:0:0,0:0:0);
    (B4 => O30) = (0:0:0,0:0:0);
    (B4 => O29) = (0:0:0,0:0:0);
    (B4 => O28) = (0:0:0,0:0:0);
    (B4 => O27) = (0:0:0,0:0:0);
    (B4 => O26) = (0:0:0,0:0:0);
    (B4 => O25) = (0:0:0,0:0:0);
    (B4 => O24) = (0:0:0,0:0:0);
    (B4 => O23) = (0:0:0,0:0:0);
    (B4 => O22) = (0:0:0,0:0:0);
    (B4 => O21) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B3 => O30) = (0:0:0,0:0:0);
    (B3 => O29) = (0:0:0,0:0:0);
    (B3 => O28) = (0:0:0,0:0:0);
    (B3 => O27) = (0:0:0,0:0:0);
    (B3 => O26) = (0:0:0,0:0:0);
    (B3 => O25) = (0:0:0,0:0:0);
    (B3 => O24) = (0:0:0,0:0:0);
    (B3 => O23) = (0:0:0,0:0:0);
    (B3 => O22) = (0:0:0,0:0:0);
    (B3 => O21) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B2 => O30) = (0:0:0,0:0:0);
    (B2 => O29) = (0:0:0,0:0:0);
    (B2 => O28) = (0:0:0,0:0:0);
    (B2 => O27) = (0:0:0,0:0:0);
    (B2 => O26) = (0:0:0,0:0:0);
    (B2 => O25) = (0:0:0,0:0:0);
    (B2 => O24) = (0:0:0,0:0:0);
    (B2 => O23) = (0:0:0,0:0:0);
    (B2 => O22) = (0:0:0,0:0:0);
    (B2 => O21) = (0:0:0,0:0:0);
    (B2 => O20) = (0:0:0,0:0:0);
    (B2 => O19) = (0:0:0,0:0:0);
    (B2 => O18) = (0:0:0,0:0:0);
    (B2 => O17) = (0:0:0,0:0:0);
    (B2 => O16) = (0:0:0,0:0:0);
    (B2 => O15) = (0:0:0,0:0:0);
    (B2 => O14) = (0:0:0,0:0:0);
    (B1 => O30) = (0:0:0,0:0:0);
    (B1 => O29) = (0:0:0,0:0:0);
    (B1 => O28) = (0:0:0,0:0:0);
    (B1 => O27) = (0:0:0,0:0:0);
    (B1 => O26) = (0:0:0,0:0:0);
    (B1 => O25) = (0:0:0,0:0:0);
    (B1 => O24) = (0:0:0,0:0:0);
    (B1 => O23) = (0:0:0,0:0:0);
    (B1 => O22) = (0:0:0,0:0:0);
    (B1 => O21) = (0:0:0,0:0:0);
    (B1 => O20) = (0:0:0,0:0:0);
    (B1 => O19) = (0:0:0,0:0:0);
    (B1 => O18) = (0:0:0,0:0:0);
    (B1 => O17) = (0:0:0,0:0:0);
    (B1 => O16) = (0:0:0,0:0:0);
    (B1 => O15) = (0:0:0,0:0:0);
    (B1 => O14) = (0:0:0,0:0:0);
    (B0 => O30) = (0:0:0,0:0:0);
    (B0 => O29) = (0:0:0,0:0:0);
    (B0 => O28) = (0:0:0,0:0:0);
    (B0 => O27) = (0:0:0,0:0:0);
    (B0 => O26) = (0:0:0,0:0:0);
    (B0 => O25) = (0:0:0,0:0:0);
    (B0 => O24) = (0:0:0,0:0:0);
    (B0 => O23) = (0:0:0,0:0:0);
    (B0 => O22) = (0:0:0,0:0:0);
    (B0 => O21) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
  endspecify

endmodule

module twiddle_gen_mux_38 ( input RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B0175 \twiddle_gen/mux_38 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0175 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x809F8277858489C08F1F95949D0FA57FAECDB8E4C3AACF05DAD9E708F3750000";

    defparam INST10.INIT_1 = "0xF375E708DAD9CF05C3AAB8E4AECDA57F9D0F95948F1F89C085848277809F8001";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module twiddle_gen_mux_39 ( input RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, 
    RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, 
    RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B0176 \twiddle_gen/mux_39 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0176 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0C8B18F8252730FB3C56471C51335A8162F16A6C70E176407A7C7D897F617FFF";

    defparam INST10.INIT_1 = "0x809F8277858489C08F1F95949D0FA57FAECDB8E4C3AACF05DAD9E708F3750000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module data_out_1_ ( input PADDO, output dataout1 );
  wire   VCCI;

  BB_B_B \data_out_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_0_ ( output PADDI, input loadaddress0 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_1_ ( output PADDI, input loadaddress1 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_2_ ( output PADDI, input loadaddress2 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_7_ ( output PADDI, input datain7 );
  wire   GNDI;

  BB_B_B \data_in_pad[7].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain7));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain7 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_5_ ( output PADDI, input datain5 );
  wire   GNDI;

  BB_B_B \data_in_pad[5].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_4_ ( output PADDI, input datain4 );
  wire   GNDI;

  BB_B_B \data_in_pad[4].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_3_ ( output PADDI, input datain3 );
  wire   GNDI;

  BB_B_B \data_in_pad[3].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_2_ ( output PADDI, input datain2 );
  wire   GNDI;

  BB_B_B \data_in_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain2 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_0_ ( output PADDI, input datain0 );
  wire   GNDI;

  BB_B_B \data_in_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain0 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_1_ ( output PADDI, input datain1 );
  wire   GNDI;

  BB_B_B \data_in_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain1 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_2_ ( input PADDO, output dataout2 );
  wire   VCCI;

  BB_B_B \data_out_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_5_ ( input PADDO, output dataout5 );
  wire   VCCI;

  BB_B_B \data_out_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_in_6_ ( output PADDI, input datain6 );
  wire   GNDI;

  BB_B_B \data_in_pad[6].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(datain6));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (datain6 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_0_ ( input PADDO, output dataout0 );
  wire   VCCI;

  BB_B_B \data_out_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module start ( output PADDI, input start );
  wire   GNDI;

  BB_B_B \start_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(start));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (start => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module load ( output PADDI, input load );
  wire   GNDI;

  BB_B_B \load_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(load));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (load => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_6_ ( input PADDO, output dataout6 );
  wire   VCCI;

  BB_B_B \data_out_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_3_ ( output PADDI, input loadaddress3 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[2].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress3 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_3_ ( input PADDO, output dataout3 );
  wire   VCCI;

  BB_B_B \data_out_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_4_ ( output PADDI, input loadaddress4 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[1].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress4 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module load_address_5_ ( output PADDI, input loadaddress5 );
  wire   GNDI;

  BB_B_B \load_address_rev_pad[0].bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(loadaddress5));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (loadaddress5 => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_4_ ( input PADDO, output dataout4 );
  wire   VCCI;

  BB_B_B \data_out_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module data_out_7_ ( input PADDO, output dataout7 );
  wire   VCCI;

  BB_B_B \data_out_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(dataout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => dataout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
