<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>schematic_module.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>schematic_module.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="11-28-2019" design="schematic_module" device="XC9572XL" eqnType="1" pkg="PC44" speed="-5" status="1" statusStr="Successful" swVersion="P.20131013" time="  3:56PM" version="1.0"/><inputs id="X2_SPECSIG" userloc="P43"/><inputs id="X3_SPECSIG" userloc="P38"/><inputs id="X1_SPECSIG" userloc="P40"/><inputs id="X0_SPECSIG" userloc="P42"/><global_inputs id="CLK_LF" pinnum="GCK3" use="GCK3" userloc="P7"/><pin id="FB1_MC2_PIN1" pinnum="1"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4" signal="D7S_D2_SPECSIG" slew="SLOW" use="O"/><pin id="FB1_MC9_PIN5" pinnum="5"/><pin id="FB1_MC11_PIN6" pinnum="6" signal="D7S_D1_SPECSIG" slew="SLOW" use="O"/><pin id="FB1_MC14_PIN7" pinnum="7" signal="CLK_LF" use="GCK"/><pin id="FB1_MC15_PIN8" pinnum="8" signal="D7S_D0_SPECSIG" slew="SLOW" use="O"/><pin id="FB1_MC17_PIN9" pinnum="9" signal="D7S_D3_SPECSIG" slew="SLOW" use="O"/><pin id="FB2_MC2_PIN35" pinnum="35"/><pin id="FB2_MC5_PIN36" pinnum="36" signal="D7S_S6_SPECSIG" use="O"/><pin id="FB2_MC6_PIN37" pinnum="37"/><pin id="FB2_MC8_PIN38" pinnum="38" signal="X3_SPECSIG" use="I"/><pin id="FB2_MC9_PIN39" pinnum="39"/><pin id="FB2_MC11_PIN40" pinnum="40" signal="X1_SPECSIG" use="I"/><pin id="FB2_MC14_PIN42" pinnum="42" signal="X0_SPECSIG" use="I"/><pin id="FB2_MC15_PIN43" pinnum="43" signal="X2_SPECSIG" use="I"/><pin id="FB2_MC17_PIN44" pinnum="44"/><pin id="FB3_MC2_PIN11" pinnum="11"/><pin id="FB3_MC5_PIN12" pinnum="12" signal="D7S_S0_SPECSIG" use="O"/><pin id="FB3_MC8_PIN13" pinnum="13" signal="D7S_S1_SPECSIG" use="O"/><pin id="FB3_MC9_PIN14" pinnum="14" use="b_SPECSIG"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19" signal="D7S_S3_SPECSIG" use="O"/><pin id="FB3_MC15_PIN20" pinnum="20" use="b_SPECSIG"/><pin id="FB3_MC16_PIN24" pinnum="24" use="b_SPECSIG"/><pin id="FB3_MC17_PIN22" pinnum="22" signal="D7S_S2_SPECSIG" use="O"/><pin id="FB4_MC2_PIN25" pinnum="25" signal="D7S_S4_SPECSIG" use="O"/><pin id="FB4_MC5_PIN26" pinnum="26"/><pin id="FB4_MC8_PIN27" pinnum="27" signal="D7S_S5_SPECSIG" use="O"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29" signal="D7S_S7_SPECSIG" use="O"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34"/><fblock id="FB1" inputUse="3" pinUse="4"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1"/><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4" sigUse="1" signal="D7S_D2_SPECSIG"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6" sigUse="1" signal="D7S_D1_SPECSIG"><pterms pt1="FB1_11_1"/></macrocell><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8" sigUse="3" signal="D7S_D0_SPECSIG"><pterms pt1="FB1_15_1"/></macrocell><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9" sigUse="3" signal="D7S_D3_SPECSIG"><pterms pt1="FB1_17_1"/></macrocell><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="D7S_D0_SPECSIG"/><fbinput id="FB1_I2" signal="D7S_D1_SPECSIG"/><fbinput id="FB1_I3" signal="D7S_D2_SPECSIG"/><pterm id="FB1_8_1"><signal id="D7S_D1_SPECSIG"/></pterm><pterm id="FB1_11_1"><signal id="D7S_D0_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><equation id="D7S_D2_SPECSIG" regUse="D" userloc="P4"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><fastsig signal="CLK_LF"/></clk><prld ptindx="VCC"/></equation><equation id="D7S_D1_SPECSIG" regUse="D" userloc="P6"><d2><eq_pterm ptindx="FB1_11_1"/></d2><clk><fastsig signal="CLK_LF"/></clk><prld ptindx="VCC"/></equation><equation id="D7S_D0_SPECSIG" negated="ON" regUse="D" userloc="P8"><d2><eq_pterm ptindx="FB1_15_1"/></d2><clk><fastsig signal="CLK_LF"/></clk><prld ptindx="VCC"/></equation><equation id="D7S_D3_SPECSIG" negated="ON" userloc="P9"><d2><eq_pterm ptindx="FB1_17_1"/></d2></equation></fblock><fblock id="FB2" inputUse="7" pinUse="5"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36" sigUse="7" signal="D7S_S6_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3" pt4="FB2_5_4" pt5="FB2_5_5"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="D7S_D0_SPECSIG"/><fbinput id="FB2_I2" signal="D7S_D1_SPECSIG"/><fbinput id="FB2_I3" signal="D7S_D2_SPECSIG"/><fbinput id="FB2_I4" signal="X0_SPECSIG"/><fbinput id="FB2_I5" signal="X1_SPECSIG"/><fbinput id="FB2_I6" signal="X2_SPECSIG"/><fbinput id="FB2_I7" signal="X3_SPECSIG"/><pterm id="FB2_4_1"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_1"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_3"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/></pterm><pterm id="FB2_5_4"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_5_5"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG"/></pterm><equation id="D7S_S6_SPECSIG"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/><eq_pterm ptindx="FB2_5_3"/><eq_pterm ptindx="FB2_5_4"/><eq_pterm ptindx="FB2_5_5"/><eq_pterm import="1" ptindx="FB2_4_1"/></d2></equation></fblock><fblock id="FB3" inputUse="7" pinUse="4"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11"/><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"><pterms pt1="FB3_4_1"/></macrocell><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12" sigUse="7" signal="D7S_S0_SPECSIG"><pterms pt1="FB3_5_1" pt2="FB3_5_2" pt3="FB3_5_3" pt4="FB3_5_4" pt5="FB3_5_5"/></macrocell><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"><pterms pt1="FB3_7_1"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13" sigUse="7" signal="D7S_S1_SPECSIG"><pterms pt1="FB3_8_1" pt2="FB3_8_2" pt3="FB3_8_3" pt4="FB3_8_4" pt5="FB3_8_5"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"><pterms pt1="FB3_9_1"/></macrocell><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"><pterms pt1="FB3_13_1" pt2="FB3_13_2"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19" sigUse="7" signal="D7S_S3_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2" pt3="FB3_14_3" pt4="FB3_14_4" pt5="FB3_14_5"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"><pterms pt1="FB3_15_1"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22" sigUse="7" signal="D7S_S2_SPECSIG"><pterms pt1="FB3_17_1" pt2="FB3_17_2" pt3="FB3_17_3" pt4="FB3_17_4" pt5="FB3_17_5"/></macrocell><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="D7S_D0_SPECSIG"/><fbinput id="FB3_I2" signal="D7S_D1_SPECSIG"/><fbinput id="FB3_I3" signal="D7S_D2_SPECSIG"/><fbinput id="FB3_I4" signal="X0_SPECSIG"/><fbinput id="FB3_I5" signal="X1_SPECSIG"/><fbinput id="FB3_I6" signal="X2_SPECSIG"/><fbinput id="FB3_I7" signal="X3_SPECSIG"/><pterm id="FB3_4_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_5_1"><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_5_2"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_5_3"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_5_4"><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_5_5"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_7_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8_1"><signal id="X1_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8_2"><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8_3"><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG"/></pterm><pterm id="FB3_8_4"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D1_SPECSIG" negated="ON"/></pterm><pterm id="FB3_8_5"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_9_1"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X3_SPECSIG"/></pterm><pterm id="FB3_13_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_13_2"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_2"><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_3"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_4"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_14_5"><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_15_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_16_1"><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_17_1"><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_2"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_3"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17_4"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB3_17_5"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><equation id="D7S_S0_SPECSIG" userloc="P12"><d2><eq_pterm ptindx="FB3_5_1"/><eq_pterm ptindx="FB3_5_2"/><eq_pterm ptindx="FB3_5_3"/><eq_pterm ptindx="FB3_5_4"/><eq_pterm ptindx="FB3_5_5"/><eq_pterm import="1" ptindx="FB3_4_1"/></d2></equation><equation id="D7S_S1_SPECSIG" negated="ON" userloc="P13"><d2><eq_pterm ptindx="FB3_8_1"/><eq_pterm ptindx="FB3_8_2"/><eq_pterm ptindx="FB3_8_3"/><eq_pterm ptindx="FB3_8_4"/><eq_pterm ptindx="FB3_8_5"/><eq_pterm import="1" ptindx="FB3_7_1"/><eq_pterm import="1" ptindx="FB3_9_1"/></d2></equation><equation id="D7S_S3_SPECSIG" userloc="P19"><d2><eq_pterm ptindx="FB3_14_1"/><eq_pterm ptindx="FB3_14_2"/><eq_pterm ptindx="FB3_14_3"/><eq_pterm ptindx="FB3_14_4"/><eq_pterm ptindx="FB3_14_5"/><eq_pterm import="1" ptindx="FB3_13_1"/><eq_pterm import="1" ptindx="FB3_13_2"/><eq_pterm import="1" ptindx="FB3_15_1"/></d2></equation><equation id="D7S_S2_SPECSIG" userloc="P22"><d2><eq_pterm ptindx="FB3_17_1"/><eq_pterm ptindx="FB3_17_2"/><eq_pterm ptindx="FB3_17_3"/><eq_pterm ptindx="FB3_17_4"/><eq_pterm ptindx="FB3_17_5"/><eq_pterm import="1" ptindx="FB3_16_1"/></d2></equation></fblock><fblock id="FB4" inputUse="7" pinUse="3"><macrocell id="FB4_MC1"><pterms pt1="FB4_1_1"/></macrocell><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25" sigUse="7" signal="D7S_S4_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2" pt3="FB4_2_3" pt4="FB4_2_4" pt5="FB4_2_5"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"><pterms pt1="FB4_7_1"/></macrocell><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27" sigUse="7" signal="D7S_S5_SPECSIG"><pterms pt1="FB4_8_1" pt2="FB4_8_2" pt3="FB4_8_3" pt4="FB4_8_4" pt5="FB4_8_5"/></macrocell><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29" sigUse="0" signal="D7S_S7_SPECSIG"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="D7S_D0_SPECSIG"/><fbinput id="FB4_I2" signal="D7S_D1_SPECSIG"/><fbinput id="FB4_I3" signal="D7S_D2_SPECSIG"/><fbinput id="FB4_I4" signal="X0_SPECSIG"/><fbinput id="FB4_I5" signal="X1_SPECSIG"/><fbinput id="FB4_I6" signal="X2_SPECSIG"/><fbinput id="FB4_I7" signal="X3_SPECSIG"/><pterm id="FB4_1_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_1"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="X0_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_3"><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/></pterm><pterm id="FB4_2_4"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D1_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2_5"><signal id="D7S_D0_SPECSIG"/><signal id="D7S_D2_SPECSIG" negated="ON"/></pterm><pterm id="FB4_7_1"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB4_8_1"><signal id="X1_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8_2"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8_3"><signal id="X1_SPECSIG"/><signal id="X2_SPECSIG" negated="ON"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><pterm id="FB4_8_4"><signal id="X1_SPECSIG" negated="ON"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG" negated="ON"/><signal id="D7S_D0_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8_5"><signal id="X1_SPECSIG"/><signal id="X0_SPECSIG" negated="ON"/><signal id="X2_SPECSIG"/><signal id="X3_SPECSIG"/><signal id="D7S_D1_SPECSIG"/><signal id="D7S_D2_SPECSIG"/></pterm><equation id="D7S_S4_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/><eq_pterm ptindx="FB4_2_3"/><eq_pterm ptindx="FB4_2_4"/><eq_pterm ptindx="FB4_2_5"/><eq_pterm import="1" ptindx="FB4_1_1"/></d2></equation><equation id="D7S_S5_SPECSIG"><d2><eq_pterm ptindx="FB4_8_1"/><eq_pterm ptindx="FB4_8_2"/><eq_pterm ptindx="FB4_8_3"/><eq_pterm ptindx="FB4_8_4"/><eq_pterm ptindx="FB4_8_5"/><eq_pterm import="1" ptindx="FB4_7_1"/></d2></equation><equation id="D7S_S7_SPECSIG"><d2><eq_pterm ptindx="VCC"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'schematic_module.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-5-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="X2_SPECSIG" value="X&lt;2&gt;"/><specSig signal="X3_SPECSIG" value="X&lt;3&gt;"/><specSig signal="X1_SPECSIG" value="X&lt;1&gt;"/><specSig signal="X0_SPECSIG" value="X&lt;0&gt;"/><specSig signal="D7S_D2_SPECSIG" value="D7S_D&lt;2&gt;"/><specSig signal="D7S_D1_SPECSIG" value="D7S_D&lt;1&gt;"/><specSig signal="D7S_D0_SPECSIG" value="D7S_D&lt;0&gt;"/><specSig signal="D7S_D3_SPECSIG" value="D7S_D&lt;3&gt;"/><specSig signal="D7S_S6_SPECSIG" value="D7S_S&lt;6&gt;"/><specSig signal="D7S_S0_SPECSIG" value="D7S_S&lt;0&gt;"/><specSig signal="D7S_S1_SPECSIG" value="D7S_S&lt;1&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="D7S_S3_SPECSIG" value="D7S_S&lt;3&gt;"/><specSig signal="D7S_S2_SPECSIG" value="D7S_S&lt;2&gt;"/><specSig signal="D7S_S4_SPECSIG" value="D7S_S&lt;4&gt;"/><specSig signal="D7S_S5_SPECSIG" value="D7S_S&lt;5&gt;"/><specSig signal="D7S_S7_SPECSIG" value="D7S_S&lt;7&gt;"/></document>
