// Seed: 3316420620
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output tri id_3;
  output wire id_2;
  inout supply1 id_1;
  assign id_1 = -1;
  assign id_3 = {id_4, id_4, 1};
  localparam id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  xor primCall (
      id_2, id_4, id_15, id_18, id_17, id_9, id_6, id_8, id_10, id_7, id_12, id_5, id_16, id_11
  );
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_18,
      id_4
  );
  assign modCall_1.id_3 = 0;
  always @(-1) id_13[1'b0 :-1] = id_7;
endmodule
