Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_cpu_8_behav xil_defaultlib.mips_cpu_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.Alu_8
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.register_file_8
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.multiplexor
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.mips_cpu_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_cpu_8_behav
