m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_regFile
Ealu
Z0 w1610798033
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd
l0
L5
V95?lbW<3GlFRJb1=kfcTD0
!s100 m>4;bDK_;kTbg=[?5TSM?0
Z7 OV;C;10.5b;63
32
Z8 !s110 1611128439
!i10b 1
Z9 !s108 1611128439.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/ALU.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Astructural
R1
R2
R3
DEx4 work 3 alu 0 22 95?lbW<3GlFRJb1=kfcTD0
l17
L15
V[RiZCJU=T_nLOHzkE2gUG0
!s100 gKzC^14jaKzQmfNm]J?gS2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etest_alu
Z14 w1611094895
Z15 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z16 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z17 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU/test_ALU.vhd
Z18 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU/test_ALU.vhd
l0
L6
VY6?01zCHCQmVU:Akfdn<30
!s100 i0lNgj8IgV<C1:O8:nSU91
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU/test_ALU.vhd|
Z20 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_ALU/test_ALU.vhd|
!i113 1
R12
R13
Abehaviour
R15
R16
R2
R3
DEx4 work 8 test_alu 0 22 Y6?01zCHCQmVU:Akfdn<30
l25
L10
VaITm5T[od[ZJXQ30zAD8M2
!s100 iXeE;=hh^h9CQRPnQi0>D1
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
