// Seed: 3527393830
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  always begin
    id_3 = ~id_0;
  end
endmodule
module module_0 (
    output supply1 id_0
    , id_33,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3
    , id_34,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7,
    input tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri id_11,
    input tri id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri id_15,
    output tri id_16,
    output wire id_17,
    input tri id_18,
    input uwire id_19
    , id_35,
    output supply1 id_20,
    input tri0 id_21,
    output wand id_22,
    input uwire id_23,
    input supply1 id_24,
    input wire id_25,
    input tri0 id_26,
    output tri1 id_27,
    output wire id_28,
    output supply0 id_29,
    input tri id_30,
    input tri0 module_1
);
  wire id_36;
  module_0(
      id_4, id_4
  );
  wire id_37;
endmodule
