

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Wed Apr 25 14:52:59 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        flatten
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1237|  1237|  1237|  1237|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1236|  1236|       206|          -|          -|     6|    no    |
        | + Loop 1.1      |   204|   204|        34|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1  |    32|    32|         2|          -|          -|    16|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      60|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      60|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_112_p2        |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_184_p2        |     +    |      0|  0|  12|           3|           1|
    |k_1_fu_225_p2        |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_245_p2       |     +    |      0|  0|  15|           7|           7|
    |tmp_7_fu_194_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_8_fu_254_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_s_fu_235_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_1_fu_172_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_5_fu_142_p2      |     -    |      0|  0|  15|           7|           7|
    |exitcond1_fu_178_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_106_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_219_p2   |   icmp   |      0|  0|  11|           5|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 167|          76|          69|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |i_reg_73   |   9|          2|    3|          6|
    |j_reg_84   |   9|          2|    3|          6|
    |k_reg_95   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   12|         28|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_1_reg_270          |   3|   0|    3|          0|
    |i_reg_73             |   3|   0|    3|          0|
    |j_1_reg_288          |   3|   0|    3|          0|
    |j_reg_84             |   3|   0|    3|          0|
    |k_1_reg_306          |   5|   0|    5|          0|
    |k_reg_95             |   5|   0|    5|          0|
    |tmp_11_cast_reg_293  |   7|   0|   11|          4|
    |tmp_1_reg_280        |   6|   0|   11|          5|
    |tmp_4_reg_298        |   3|   0|    7|          4|
    |tmp_5_reg_275        |   6|   0|    7|          1|
    |tmp_8_reg_316        |  11|   0|   11|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |  60|   0|   74|         14|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    flatten   | return value |
|output_r_address0  | out |   10|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

