// Seed: 1489798322
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output logic id_12,
    output id_13,
    output logic id_14
);
  assign id_14 = (1'h0);
  assign id_4  = 1;
  assign id_4  = id_3;
  initial begin
    SystemTFIdentifier(~1, !id_7);
    SystemTFIdentifier;
  end
endmodule
`default_nettype id_22 `timescale 1 ps / 1ps
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output wor id_10,
    input logic id_11,
    input logic id_12,
    output id_13,
    output logic id_14,
    input logic id_15,
    output logic id_16,
    input id_17,
    output id_18,
    input id_19,
    output id_20,
    input id_21
    , id_22
);
  logic id_23 = 1;
  always @(posedge id_0) if (id_8) id_13 <= 1;
  assign id_10[1'b0] = 1 < 1;
  assign id_10 = id_3;
endmodule
