#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x1f8d280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f9be20 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x1fc8920_0 .net "clk", 0 0, v0x1fc79d0_0;  1 drivers
v0x1fc89e0_0 .var "diff", 7 0;
v0x1fc8aa0_0 .net "dut_diff", 7 0, L_0x1fcd770;  1 drivers
v0x1fc8b90_0 .var "dut_in0", 7 0;
v0x1fc8ca0_0 .var "dut_in1", 7 0;
v0x1fc8db0_0 .var "random_in0", 7 0;
v0x1fc8e70_0 .var "random_in1", 7 0;
v0x1fc8f50_0 .net "reset", 0 0, v0x1fc7d40_0;  1 drivers
S_0x1fa4520 .scope task, "check" "check" 3 43, 3 43 0, S_0x1f9be20;
 .timescale 0 0;
v0x1f9c580_0 .var "diff", 7 0;
v0x1fbed80_0 .var "in0", 7 0;
v0x1fbee60_0 .var "in1", 7 0;
TD_Top.check ;
    %load/vec4 v0x1fc7b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x1fbed80_0;
    %store/vec4 v0x1fc8b90_0, 0, 8;
    %load/vec4 v0x1fbee60_0;
    %store/vec4 v0x1fc8ca0_0, 0, 8;
    %delay 8, 0;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1fc8b90_0;
    %load/vec4 v0x1fc8ca0_0;
    %load/vec4 v0x1fc8aa0_0;
    %vpi_call/w 3 57 "$display", "%3d: %b - %b (%4d - %4d) > %b (%4d)", v0x1fc7ab0_0, v0x1fc8b90_0, v0x1fc8ca0_0, S<2,vec4,s8>, S<1,vec4,s8>, v0x1fc8aa0_0, S<0,vec4,s8> {3 0 0};
T_0.2 ;
    %load/vec4 v0x1f9c580_0;
    %load/vec4 v0x1f9c580_0;
    %load/vec4 v0x1fc8aa0_0;
    %xor;
    %load/vec4 v0x1f9c580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 66 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x1fc7ab0_0, "dut_diff", "diff", v0x1fc8aa0_0, v0x1f9c580_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 69 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fc7b90_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 74 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x1f914b0 .scope module, "dut" "Subtractor_8b_GL" 3 29, 4 10 0, S_0x1f9be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /OUTPUT 8 "diff";
L_0x1fcd8b0 .functor NOT 8, v0x1fc8ca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1fc6d10_0 .net "diff", 7 0, L_0x1fcd770;  alias, 1 drivers
v0x1fc6e10_0 .net "in0", 7 0, v0x1fc8b90_0;  1 drivers
v0x1fc6eb0_0 .net "in1", 7 0, v0x1fc8ca0_0;  1 drivers
v0x1fc6f50_0 .net "unused", 0 0, L_0x1fcce70;  1 drivers
S_0x1fbefe0 .scope module, "complement" "AdderRippleCarry_8b_GL" 4 20, 5 10 0, S_0x1f914b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x1fc6680_0 .net "carry", 0 0, L_0x1fcabe0;  1 drivers
L_0x7ff9c2293018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1fc6740_0 .net "cin", 0 0, L_0x7ff9c2293018;  1 drivers
v0x1fc6800_0 .net "cout", 0 0, L_0x1fcce70;  alias, 1 drivers
v0x1fc6980_0 .net "in0", 7 0, v0x1fc8b90_0;  alias, 1 drivers
v0x1fc6a40_0 .net "in1", 7 0, L_0x1fcd8b0;  1 drivers
v0x1fc6b70_0 .net "sum", 7 0, L_0x1fcd770;  alias, 1 drivers
L_0x1fcb2d0 .part v0x1fc8b90_0, 0, 4;
L_0x1fcb370 .part L_0x1fcd8b0, 0, 4;
L_0x1fcd5a0 .part v0x1fc8b90_0, 4, 4;
L_0x1fcd6d0 .part L_0x1fcd8b0, 4, 4;
L_0x1fcd770 .concat8 [ 4 4 0 0], L_0x1fcb230, L_0x1fcd500;
S_0x1fbf260 .scope module, "adder0" "AdderRippleCarry_4b_GL" 5 22, 6 10 0, S_0x1fbefe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x1fc2490_0 .net "carry0", 0 0, L_0x1fc93b0;  1 drivers
v0x1fc2550_0 .net "carry1", 0 0, L_0x1fc9b70;  1 drivers
v0x1fc2660_0 .net "carry2", 0 0, L_0x1fca3f0;  1 drivers
v0x1fc2750_0 .net "cin", 0 0, L_0x7ff9c2293018;  alias, 1 drivers
v0x1fc27f0_0 .net "cout", 0 0, L_0x1fcabe0;  alias, 1 drivers
v0x1fc28e0_0 .net "in0", 3 0, L_0x1fcb2d0;  1 drivers
v0x1fc2980_0 .net "in1", 3 0, L_0x1fcb370;  1 drivers
v0x1fc2a40_0 .net "sum", 3 0, L_0x1fcb230;  1 drivers
L_0x1fc95e0 .part L_0x1fcb2d0, 0, 1;
L_0x1fc9710 .part L_0x1fcb370, 0, 1;
L_0x1fc9df0 .part L_0x1fcb2d0, 1, 1;
L_0x1fc9f20 .part L_0x1fcb370, 1, 1;
L_0x1fca670 .part L_0x1fcb2d0, 2, 1;
L_0x1fca7a0 .part L_0x1fcb370, 2, 1;
L_0x1fcae60 .part L_0x1fcb2d0, 3, 1;
L_0x1fcb020 .part L_0x1fcb370, 3, 1;
L_0x1fcb230 .concat8 [ 1 1 1 1], L_0x1fc9520, L_0x1fc9d30, L_0x1fca5b0, L_0x1fcada0;
S_0x1fbf4e0 .scope module, "fa0" "FullAdder_GL" 6 22, 7 8 0, S_0x1fbf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fc8ff0 .functor AND 1, L_0x1fc95e0, L_0x1fc9710, C4<1>, C4<1>;
L_0x1fc90c0 .functor AND 1, L_0x1fc9710, L_0x7ff9c2293018, C4<1>, C4<1>;
L_0x1fc91b0 .functor OR 1, L_0x1fc8ff0, L_0x1fc90c0, C4<0>, C4<0>;
L_0x1fc92c0 .functor AND 1, L_0x1fc95e0, L_0x7ff9c2293018, C4<1>, C4<1>;
L_0x1fc93b0 .functor OR 1, L_0x1fc91b0, L_0x1fc92c0, C4<0>, C4<0>;
L_0x1fc9470 .functor XOR 1, L_0x1fc95e0, L_0x1fc9710, C4<0>, C4<0>;
L_0x1fc9520 .functor XOR 1, L_0x1fc9470, L_0x7ff9c2293018, C4<0>, C4<0>;
v0x1fbf760_0 .net *"_ivl_0", 0 0, L_0x1fc8ff0;  1 drivers
v0x1fbf860_0 .net *"_ivl_10", 0 0, L_0x1fc9470;  1 drivers
v0x1fbf940_0 .net *"_ivl_2", 0 0, L_0x1fc90c0;  1 drivers
v0x1fbfa00_0 .net *"_ivl_4", 0 0, L_0x1fc91b0;  1 drivers
v0x1fbfae0_0 .net *"_ivl_6", 0 0, L_0x1fc92c0;  1 drivers
v0x1fbfc10_0 .net "cin", 0 0, L_0x7ff9c2293018;  alias, 1 drivers
v0x1fbfcd0_0 .net "cout", 0 0, L_0x1fc93b0;  alias, 1 drivers
v0x1fbfdb0_0 .net "in0", 0 0, L_0x1fc95e0;  1 drivers
v0x1fbfe70_0 .net "in1", 0 0, L_0x1fc9710;  1 drivers
v0x1fbff30_0 .net "sum", 0 0, L_0x1fc9520;  1 drivers
S_0x1fc00b0 .scope module, "fa1" "FullAdder_GL" 6 30, 7 8 0, S_0x1fbf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fc9840 .functor AND 1, L_0x1fc9df0, L_0x1fc9f20, C4<1>, C4<1>;
L_0x1fc98e0 .functor AND 1, L_0x1fc9f20, L_0x1fc93b0, C4<1>, C4<1>;
L_0x1fc9a10 .functor OR 1, L_0x1fc9840, L_0x1fc98e0, C4<0>, C4<0>;
L_0x1fc9a80 .functor AND 1, L_0x1fc9df0, L_0x1fc93b0, C4<1>, C4<1>;
L_0x1fc9b70 .functor OR 1, L_0x1fc9a10, L_0x1fc9a80, C4<0>, C4<0>;
L_0x1fc9c80 .functor XOR 1, L_0x1fc9df0, L_0x1fc9f20, C4<0>, C4<0>;
L_0x1fc9d30 .functor XOR 1, L_0x1fc9c80, L_0x1fc93b0, C4<0>, C4<0>;
v0x1fc02e0_0 .net *"_ivl_0", 0 0, L_0x1fc9840;  1 drivers
v0x1fc03c0_0 .net *"_ivl_10", 0 0, L_0x1fc9c80;  1 drivers
v0x1fc04a0_0 .net *"_ivl_2", 0 0, L_0x1fc98e0;  1 drivers
v0x1fc0560_0 .net *"_ivl_4", 0 0, L_0x1fc9a10;  1 drivers
v0x1fc0640_0 .net *"_ivl_6", 0 0, L_0x1fc9a80;  1 drivers
v0x1fc0770_0 .net "cin", 0 0, L_0x1fc93b0;  alias, 1 drivers
v0x1fc0810_0 .net "cout", 0 0, L_0x1fc9b70;  alias, 1 drivers
v0x1fc08d0_0 .net "in0", 0 0, L_0x1fc9df0;  1 drivers
v0x1fc0990_0 .net "in1", 0 0, L_0x1fc9f20;  1 drivers
v0x1fc0a50_0 .net "sum", 0 0, L_0x1fc9d30;  1 drivers
S_0x1fc0c60 .scope module, "fa2" "FullAdder_GL" 6 38, 7 8 0, S_0x1fbf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fca080 .functor AND 1, L_0x1fca670, L_0x1fca7a0, C4<1>, C4<1>;
L_0x1fca0f0 .functor AND 1, L_0x1fca7a0, L_0x1fc9b70, C4<1>, C4<1>;
L_0x1fca240 .functor OR 1, L_0x1fca080, L_0x1fca0f0, C4<0>, C4<0>;
L_0x1fca300 .functor AND 1, L_0x1fca670, L_0x1fc9b70, C4<1>, C4<1>;
L_0x1fca3f0 .functor OR 1, L_0x1fca240, L_0x1fca300, C4<0>, C4<0>;
L_0x1fca500 .functor XOR 1, L_0x1fca670, L_0x1fca7a0, C4<0>, C4<0>;
L_0x1fca5b0 .functor XOR 1, L_0x1fca500, L_0x1fc9b70, C4<0>, C4<0>;
v0x1fc0ea0_0 .net *"_ivl_0", 0 0, L_0x1fca080;  1 drivers
v0x1fc0f80_0 .net *"_ivl_10", 0 0, L_0x1fca500;  1 drivers
v0x1fc1060_0 .net *"_ivl_2", 0 0, L_0x1fca0f0;  1 drivers
v0x1fc1150_0 .net *"_ivl_4", 0 0, L_0x1fca240;  1 drivers
v0x1fc1230_0 .net *"_ivl_6", 0 0, L_0x1fca300;  1 drivers
v0x1fc1360_0 .net "cin", 0 0, L_0x1fc9b70;  alias, 1 drivers
v0x1fc1400_0 .net "cout", 0 0, L_0x1fca3f0;  alias, 1 drivers
v0x1fc14c0_0 .net "in0", 0 0, L_0x1fca670;  1 drivers
v0x1fc1580_0 .net "in1", 0 0, L_0x1fca7a0;  1 drivers
v0x1fc1640_0 .net "sum", 0 0, L_0x1fca5b0;  1 drivers
S_0x1fc1880 .scope module, "fa3" "FullAdder_GL" 6 46, 7 8 0, S_0x1fbf260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fca910 .functor AND 1, L_0x1fcae60, L_0x1fcb020, C4<1>, C4<1>;
L_0x1fca980 .functor AND 1, L_0x1fcb020, L_0x1fca3f0, C4<1>, C4<1>;
L_0x1fcaa80 .functor OR 1, L_0x1fca910, L_0x1fca980, C4<0>, C4<0>;
L_0x1fcaaf0 .functor AND 1, L_0x1fcae60, L_0x1fca3f0, C4<1>, C4<1>;
L_0x1fcabe0 .functor OR 1, L_0x1fcaa80, L_0x1fcaaf0, C4<0>, C4<0>;
L_0x1fcacf0 .functor XOR 1, L_0x1fcae60, L_0x1fcb020, C4<0>, C4<0>;
L_0x1fcada0 .functor XOR 1, L_0x1fcacf0, L_0x1fca3f0, C4<0>, C4<0>;
v0x1fc1a90_0 .net *"_ivl_0", 0 0, L_0x1fca910;  1 drivers
v0x1fc1b90_0 .net *"_ivl_10", 0 0, L_0x1fcacf0;  1 drivers
v0x1fc1c70_0 .net *"_ivl_2", 0 0, L_0x1fca980;  1 drivers
v0x1fc1d60_0 .net *"_ivl_4", 0 0, L_0x1fcaa80;  1 drivers
v0x1fc1e40_0 .net *"_ivl_6", 0 0, L_0x1fcaaf0;  1 drivers
v0x1fc1f70_0 .net "cin", 0 0, L_0x1fca3f0;  alias, 1 drivers
v0x1fc2010_0 .net "cout", 0 0, L_0x1fcabe0;  alias, 1 drivers
v0x1fc20d0_0 .net "in0", 0 0, L_0x1fcae60;  1 drivers
v0x1fc2190_0 .net "in1", 0 0, L_0x1fcb020;  1 drivers
v0x1fc2250_0 .net "sum", 0 0, L_0x1fcada0;  1 drivers
S_0x1fc2be0 .scope module, "adder1" "AdderRippleCarry_4b_GL" 5 30, 6 10 0, S_0x1fbefe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x1fc5f10_0 .net "carry0", 0 0, L_0x1fcb710;  1 drivers
v0x1fc5fd0_0 .net "carry1", 0 0, L_0x1fcbe30;  1 drivers
v0x1fc60e0_0 .net "carry2", 0 0, L_0x1fcc6b0;  1 drivers
v0x1fc61d0_0 .net "cin", 0 0, L_0x1fcabe0;  alias, 1 drivers
v0x1fc6270_0 .net "cout", 0 0, L_0x1fcce70;  alias, 1 drivers
v0x1fc6360_0 .net "in0", 3 0, L_0x1fcd5a0;  1 drivers
v0x1fc6400_0 .net "in1", 3 0, L_0x1fcd6d0;  1 drivers
v0x1fc64e0_0 .net "sum", 3 0, L_0x1fcd500;  1 drivers
L_0x1fcb990 .part L_0x1fcd5a0, 0, 1;
L_0x1fcba30 .part L_0x1fcd6d0, 0, 1;
L_0x1fcc0b0 .part L_0x1fcd5a0, 1, 1;
L_0x1fcc1e0 .part L_0x1fcd6d0, 1, 1;
L_0x1fcc930 .part L_0x1fcd5a0, 2, 1;
L_0x1fcca60 .part L_0x1fcd6d0, 2, 1;
L_0x1fcd130 .part L_0x1fcd5a0, 3, 1;
L_0x1fcd2f0 .part L_0x1fcd6d0, 3, 1;
L_0x1fcd500 .concat8 [ 1 1 1 1], L_0x1fcb8d0, L_0x1fcbff0, L_0x1fcc870, L_0x1fcd070;
S_0x1fc2e60 .scope module, "fa0" "FullAdder_GL" 6 22, 7 8 0, S_0x1fc2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fcb410 .functor AND 1, L_0x1fcb990, L_0x1fcba30, C4<1>, C4<1>;
L_0x1fcb480 .functor AND 1, L_0x1fcba30, L_0x1fcabe0, C4<1>, C4<1>;
L_0x1fcb540 .functor OR 1, L_0x1fcb410, L_0x1fcb480, C4<0>, C4<0>;
L_0x1fcb650 .functor AND 1, L_0x1fcb990, L_0x1fcabe0, C4<1>, C4<1>;
L_0x1fcb710 .functor OR 1, L_0x1fcb540, L_0x1fcb650, C4<0>, C4<0>;
L_0x1fcb820 .functor XOR 1, L_0x1fcb990, L_0x1fcba30, C4<0>, C4<0>;
L_0x1fcb8d0 .functor XOR 1, L_0x1fcb820, L_0x1fcabe0, C4<0>, C4<0>;
v0x1fc30c0_0 .net *"_ivl_0", 0 0, L_0x1fcb410;  1 drivers
v0x1fc31c0_0 .net *"_ivl_10", 0 0, L_0x1fcb820;  1 drivers
v0x1fc32a0_0 .net *"_ivl_2", 0 0, L_0x1fcb480;  1 drivers
v0x1fc3390_0 .net *"_ivl_4", 0 0, L_0x1fcb540;  1 drivers
v0x1fc3470_0 .net *"_ivl_6", 0 0, L_0x1fcb650;  1 drivers
v0x1fc35a0_0 .net "cin", 0 0, L_0x1fcabe0;  alias, 1 drivers
v0x1fc3690_0 .net "cout", 0 0, L_0x1fcb710;  alias, 1 drivers
v0x1fc3770_0 .net "in0", 0 0, L_0x1fcb990;  1 drivers
v0x1fc3830_0 .net "in1", 0 0, L_0x1fcba30;  1 drivers
v0x1fc38f0_0 .net "sum", 0 0, L_0x1fcb8d0;  1 drivers
S_0x1fc3b00 .scope module, "fa1" "FullAdder_GL" 6 30, 7 8 0, S_0x1fc2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fcbb60 .functor AND 1, L_0x1fcc0b0, L_0x1fcc1e0, C4<1>, C4<1>;
L_0x1fcbbd0 .functor AND 1, L_0x1fcc1e0, L_0x1fcb710, C4<1>, C4<1>;
L_0x1fcbcd0 .functor OR 1, L_0x1fcbb60, L_0x1fcbbd0, C4<0>, C4<0>;
L_0x1fcbd40 .functor AND 1, L_0x1fcc0b0, L_0x1fcb710, C4<1>, C4<1>;
L_0x1fcbe30 .functor OR 1, L_0x1fcbcd0, L_0x1fcbd40, C4<0>, C4<0>;
L_0x1fcbf40 .functor XOR 1, L_0x1fcc0b0, L_0x1fcc1e0, C4<0>, C4<0>;
L_0x1fcbff0 .functor XOR 1, L_0x1fcbf40, L_0x1fcb710, C4<0>, C4<0>;
v0x1fc3d30_0 .net *"_ivl_0", 0 0, L_0x1fcbb60;  1 drivers
v0x1fc3e10_0 .net *"_ivl_10", 0 0, L_0x1fcbf40;  1 drivers
v0x1fc3ef0_0 .net *"_ivl_2", 0 0, L_0x1fcbbd0;  1 drivers
v0x1fc3fb0_0 .net *"_ivl_4", 0 0, L_0x1fcbcd0;  1 drivers
v0x1fc4090_0 .net *"_ivl_6", 0 0, L_0x1fcbd40;  1 drivers
v0x1fc41c0_0 .net "cin", 0 0, L_0x1fcb710;  alias, 1 drivers
v0x1fc4260_0 .net "cout", 0 0, L_0x1fcbe30;  alias, 1 drivers
v0x1fc4320_0 .net "in0", 0 0, L_0x1fcc0b0;  1 drivers
v0x1fc43e0_0 .net "in1", 0 0, L_0x1fcc1e0;  1 drivers
v0x1fc44a0_0 .net "sum", 0 0, L_0x1fcbff0;  1 drivers
S_0x1fc46e0 .scope module, "fa2" "FullAdder_GL" 6 38, 7 8 0, S_0x1fc2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fcc340 .functor AND 1, L_0x1fcc930, L_0x1fcca60, C4<1>, C4<1>;
L_0x1fcc3b0 .functor AND 1, L_0x1fcca60, L_0x1fcbe30, C4<1>, C4<1>;
L_0x1fcc500 .functor OR 1, L_0x1fcc340, L_0x1fcc3b0, C4<0>, C4<0>;
L_0x1fcc5c0 .functor AND 1, L_0x1fcc930, L_0x1fcbe30, C4<1>, C4<1>;
L_0x1fcc6b0 .functor OR 1, L_0x1fcc500, L_0x1fcc5c0, C4<0>, C4<0>;
L_0x1fcc7c0 .functor XOR 1, L_0x1fcc930, L_0x1fcca60, C4<0>, C4<0>;
L_0x1fcc870 .functor XOR 1, L_0x1fcc7c0, L_0x1fcbe30, C4<0>, C4<0>;
v0x1fc4920_0 .net *"_ivl_0", 0 0, L_0x1fcc340;  1 drivers
v0x1fc4a00_0 .net *"_ivl_10", 0 0, L_0x1fcc7c0;  1 drivers
v0x1fc4ae0_0 .net *"_ivl_2", 0 0, L_0x1fcc3b0;  1 drivers
v0x1fc4bd0_0 .net *"_ivl_4", 0 0, L_0x1fcc500;  1 drivers
v0x1fc4cb0_0 .net *"_ivl_6", 0 0, L_0x1fcc5c0;  1 drivers
v0x1fc4de0_0 .net "cin", 0 0, L_0x1fcbe30;  alias, 1 drivers
v0x1fc4e80_0 .net "cout", 0 0, L_0x1fcc6b0;  alias, 1 drivers
v0x1fc4f40_0 .net "in0", 0 0, L_0x1fcc930;  1 drivers
v0x1fc5000_0 .net "in1", 0 0, L_0x1fcca60;  1 drivers
v0x1fc50c0_0 .net "sum", 0 0, L_0x1fcc870;  1 drivers
S_0x1fc5300 .scope module, "fa3" "FullAdder_GL" 6 46, 7 8 0, S_0x1fc2be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1fccbd0 .functor AND 1, L_0x1fcd130, L_0x1fcd2f0, C4<1>, C4<1>;
L_0x1fccc40 .functor AND 1, L_0x1fcd2f0, L_0x1fcc6b0, C4<1>, C4<1>;
L_0x1fccd40 .functor OR 1, L_0x1fccbd0, L_0x1fccc40, C4<0>, C4<0>;
L_0x1fccdb0 .functor AND 1, L_0x1fcd130, L_0x1fcc6b0, C4<1>, C4<1>;
L_0x1fcce70 .functor OR 1, L_0x1fccd40, L_0x1fccdb0, C4<0>, C4<0>;
L_0x1fccfc0 .functor XOR 1, L_0x1fcd130, L_0x1fcd2f0, C4<0>, C4<0>;
L_0x1fcd070 .functor XOR 1, L_0x1fccfc0, L_0x1fcc6b0, C4<0>, C4<0>;
v0x1fc5510_0 .net *"_ivl_0", 0 0, L_0x1fccbd0;  1 drivers
v0x1fc5610_0 .net *"_ivl_10", 0 0, L_0x1fccfc0;  1 drivers
v0x1fc56f0_0 .net *"_ivl_2", 0 0, L_0x1fccc40;  1 drivers
v0x1fc57e0_0 .net *"_ivl_4", 0 0, L_0x1fccd40;  1 drivers
v0x1fc58c0_0 .net *"_ivl_6", 0 0, L_0x1fccdb0;  1 drivers
v0x1fc59f0_0 .net "cin", 0 0, L_0x1fcc6b0;  alias, 1 drivers
v0x1fc5a90_0 .net "cout", 0 0, L_0x1fcce70;  alias, 1 drivers
v0x1fc5b50_0 .net "in0", 0 0, L_0x1fcd130;  1 drivers
v0x1fc5c10_0 .net "in1", 0 0, L_0x1fcd2f0;  1 drivers
v0x1fc5cd0_0 .net "sum", 0 0, L_0x1fcd070;  1 drivers
S_0x1fc7070 .scope module, "t" "ece2300_TestUtils" 3 19, 8 26 0, S_0x1f9be20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x1fc79d0_0 .var "clk", 0 0;
v0x1fc7ab0_0 .var/2s "cycles", 31 0;
v0x1fc7b90_0 .var "failed", 0 0;
v0x1fc7c60_0 .var/2s "n", 31 0;
v0x1fc7d40_0 .var "reset", 0 0;
v0x1fc7e50_0 .var/2s "seed", 31 0;
v0x1fc7f30_0 .var/str "vcd_filename";
E_0x1f739e0 .event posedge, v0x1fc79d0_0;
S_0x1fc7270 .scope task, "test_bench_begin" "test_bench_begin" 8 90, 8 90 0, S_0x1fc7070;
 .timescale 0 0;
v0x1fc7470_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x1fc7470_0;
    %concat/str;
    %vpi_call/w 8 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x1fc7550 .scope task, "test_bench_end" "test_bench_end" 8 99, 8 99 0, S_0x1fc7070;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 8 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x1fc7c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call/w 8 102 "$write", "\012" {0 0 0};
T_2.10 ;
    %vpi_call/w 8 103 "$finish" {0 0 0};
    %end;
S_0x1fc7750 .scope task, "test_case_begin" "test_case_begin" 8 110, 8 110 0, S_0x1fc7070;
 .timescale 0 0;
v0x1fc7930_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x1fc7930_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 8 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x1fc7c60_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %vpi_call/w 8 113 "$write", "\012" {0 0 0};
T_3.12 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1fc7e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fc7d40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7d40_0, 0, 1;
    %end;
S_0x1fc8050 .scope task, "test_case_1_basic" "test_case_1_basic" 3 74, 3 74 0, S_0x1f9be20;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x1fc7930_0;
    %fork TD_Top.t.test_case_begin, S_0x1fc7750;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %end;
S_0x1fc8230 .scope task, "test_case_2_directed" "test_case_2_directed" 3 84, 3 84 0, S_0x1f9be20;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x1fc7930_0;
    %fork TD_Top.t.test_case_begin, S_0x1fc7750;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %end;
S_0x1fc8460 .scope task, "test_case_3_random" "test_case_3_random" 3 98, 3 98 0, S_0x1f9be20;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x1fc7930_0;
    %fork TD_Top.t.test_case_begin, S_0x1fc7750;
    %join;
    %fork t_1, S_0x1fc8640;
    %jmp t_0;
    .scope S_0x1fc8640;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc8820_0, 0, 32;
T_6.14 ;
    %load/vec4 v0x1fc8820_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_6.15, 5;
    %vpi_func 3 104 "$urandom" 32, v0x1fc7e50_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x1fc8db0_0, 0, 8;
    %vpi_func 3 105 "$urandom" 32, v0x1fc7e50_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x1fc8e70_0, 0, 8;
    %load/vec4 v0x1fc8db0_0;
    %load/vec4 v0x1fc8e70_0;
    %sub;
    %cassign/vec4 v0x1fc89e0_0;
    %load/vec4 v0x1fc8db0_0;
    %store/vec4 v0x1fbed80_0, 0, 8;
    %load/vec4 v0x1fc8e70_0;
    %store/vec4 v0x1fbee60_0, 0, 8;
    %load/vec4 v0x1fc89e0_0;
    %store/vec4 v0x1f9c580_0, 0, 8;
    %fork TD_Top.check, S_0x1fa4520;
    %join;
    %load/vec4 v0x1fc8820_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x1fc8820_0, 0, 32;
    %jmp T_6.14;
T_6.15 ;
    %end;
    .scope S_0x1fc8460;
t_0 %join;
    %end;
S_0x1fc8640 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 102, 3 102 0, S_0x1fc8460;
 .timescale 0 0;
v0x1fc8820_0 .var/2s "i", 31 0;
    .scope S_0x1fc7070;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc7b90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc7c60_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1fc7e50_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x1fc7070;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fc79d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x1fc7070;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x1fc79d0_0;
    %inv;
    %store/vec4 v0x1fc79d0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1fc7070;
T_10 ;
    %vpi_func 8 48 "$value$plusargs" 32, "test-case=%d", v0x1fc7c60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fc7c60_0, 0, 32;
T_10.0 ;
    %vpi_func 8 51 "$value$plusargs" 32, "dump-vcd=%s", v0x1fc7f30_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 8 52 "$dumpfile", v0x1fc7f30_0 {0 0 0};
    %vpi_call/w 8 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x1fc7070;
T_11 ;
    %wait E_0x1f739e0;
    %load/vec4 v0x1fc7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1fc7ab0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1fc7ab0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x1fc7ab0_0, 0;
T_11.1 ;
    %load/vec4 v0x1fc7ab0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 8 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x1fc7ab0_0 {0 0 0};
    %vpi_call/w 8 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1f9be20;
T_12 ;
    %pushi/str "../test/Subtractor_8b_GL-test.v";
    %store/str v0x1fc7470_0;
    %fork TD_Top.t.test_bench_begin, S_0x1fc7270;
    %join;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x1fc8050;
    %join;
T_12.0 ;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_directed, S_0x1fc8230;
    %join;
T_12.3 ;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x1fc7c60_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x1fc8460;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x1fc7550;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "../test/Subtractor_8b_GL-test.v";
    "../hw/Subtractor_8b_GL.v";
    "../hw/AdderRippleCarry_8b_GL.v";
    "../hw/AdderRippleCarry_4b_GL.v";
    "../hw/FullAdder_GL.v";
    "../test/ece2300-test.v";
