{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610597488748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597488749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:11:28 2021 " "Processing started: Thu Jan 14 12:11:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597488749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610597488749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610597488749 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610597489008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "led_display.v" "" { Text "C:/altera/13.1/final_project/led_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyc_counter5_rl.v 1 1 " "Found 1 design units, including 1 entities, in source file cyc_counter5_rl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyc_counter5_rl " "Found entity 1: cyc_counter5_rl" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledlightning.v 1 1 " "Found 1 design units, including 1 entities, in source file ledlightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledLightning " "Found entity 1: ledLightning" {  } { { "ledLightning.v" "" { Text "C:/altera/13.1/final_project/ledLightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2que5.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2que5.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2que5 " "Found entity 1: binary2que5" {  } { { "binary2que5.v" "" { Text "C:/altera/13.1/final_project/binary2que5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.v 1 1 " "Found 1 design units, including 1 entities, in source file player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_driver " "Found entity 1: ps2_keyboard_driver" {  } { { "ps2_keyboard_driver.v" "" { Text "C:/altera/13.1/final_project/ps2_keyboard_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489061 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break get_act.v(15) " "Verilog HDL Declaration warning at get_act.v(15): \"break\" is SystemVerilog-2005 keyword" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1610597489063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_act.v 1 1 " "Found 1 design units, including 1 entities, in source file get_act.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_act " "Found entity 1: get_act" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fight_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file fight_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fight_sys " "Found entity 1: fight_sys" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus2line4.v 1 1 " "Found 1 design units, including 1 entities, in source file bus2line4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus2line4 " "Found entity 1: bus2line4" {  } { { "bus2line4.v" "" { Text "C:/altera/13.1/final_project/bus2line4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_counter " "Found entity 1: pulse_counter" {  } { { "pulse_counter.v" "" { Text "C:/altera/13.1/final_project/pulse_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_counter_pulsel.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_counter_pulsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_counter_pulseL " "Found entity 1: delay_counter_pulseL" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597489072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597489072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610597489100 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7447 inst30 " "Block or symbol \"7447\" of instance \"inst30\" overlaps another block or symbol" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 256 2040 2160 416 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1610597489112 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus2line4 inst52 " "Block or symbol \"bus2line4\" of instance \"inst52\" overlaps another block or symbol" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 520 1320 1456 632 "inst52" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1610597489112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst32 " "Elaborating entity \"7447\" for hierarchy \"7447:inst32\"" {  } { { "final_project.bdf" "inst32" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 536 2040 2160 696 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst32 " "Elaborated megafunction instantiation \"7447:inst32\"" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 536 2040 2160 696 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610597489136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst33 " "Elaborating entity \"freq\" for hierarchy \"freq:inst33\"" {  } { { "final_project.bdf" "inst33" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 688 1136 1280 768 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489137 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489137 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489137 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489137 "|final_project|freq:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fight_sys fight_sys:inst41 " "Elaborating entity \"fight_sys\" for hierarchy \"fight_sys:inst41\"" {  } { { "final_project.bdf" "inst41" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 408 1080 1280 552 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(15) " "Verilog HDL assignment warning at fight_sys.v(15): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489139 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(16) " "Verilog HDL assignment warning at fight_sys.v(16): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489139 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fight_sys.v(27) " "Verilog HDL assignment warning at fight_sys.v(27): truncated value with size 2 to match size of target (1)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489139 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fight_sys.v(38) " "Verilog HDL assignment warning at fight_sys.v(38): truncated value with size 2 to match size of target (1)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489139 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(49) " "Verilog HDL assignment warning at fight_sys.v(49): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489140 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(50) " "Verilog HDL assignment warning at fight_sys.v(50): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489140 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(152) " "Verilog HDL Always Construct warning at fight_sys.v(152): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489140 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(156) " "Verilog HDL Always Construct warning at fight_sys.v(156): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(158) " "Verilog HDL Always Construct warning at fight_sys.v(158): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(160) " "Verilog HDL Always Construct warning at fight_sys.v(160): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 160 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(166) " "Verilog HDL Always Construct warning at fight_sys.v(166): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(169) " "Verilog HDL Always Construct warning at fight_sys.v(169): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(173) " "Verilog HDL Always Construct warning at fight_sys.v(173): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(175) " "Verilog HDL Always Construct warning at fight_sys.v(175): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(177) " "Verilog HDL Always Construct warning at fight_sys.v(177): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(183) " "Verilog HDL Always Construct warning at fight_sys.v(183): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597489141 "|final_project|fight_sys:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter_pulseL delay_counter_pulseL:inst42 " "Elaborating entity \"delay_counter_pulseL\" for hierarchy \"delay_counter_pulseL:inst42\"" {  } { { "final_project.bdf" "inst42" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 472 528 648 552 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(12) " "Verilog HDL assignment warning at delay_counter_pulseL.v(12): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489158 "|final_project|delay_counter_pulseL:inst42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(18) " "Verilog HDL assignment warning at delay_counter_pulseL.v(18): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489158 "|final_project|delay_counter_pulseL:inst42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(23) " "Verilog HDL assignment warning at delay_counter_pulseL.v(23): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489158 "|final_project|delay_counter_pulseL:inst42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player1 " "Elaborating entity \"player\" for hierarchy \"player:player1\"" {  } { { "final_project.bdf" "player1" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 800 984 200 "player1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489158 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(62) " "Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597489159 "|final_project|player:player1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(130) " "Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597489159 "|final_project|player:player1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq player:player1\|freq:fq_act " "Elaborating entity \"freq\" for hierarchy \"player:player1\|freq:fq_act\"" {  } { { "player.v" "fq_act" { Text "C:/altera/13.1/final_project/player.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489160 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489161 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489161 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489161 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489161 "|final_project|player:player1|freq:fq_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_apt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_apt\"" {  } { { "player.v" "ct_apt" { Text "C:/altera/13.1/final_project/player.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489162 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489162 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489162 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489162 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489162 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_art " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_art\"" {  } { { "player.v" "ct_art" { Text "C:/altera/13.1/final_project/player.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489164 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489164 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489164 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489164 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489164 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_drt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_drt\"" {  } { { "player.v" "ct_drt" { Text "C:/altera/13.1/final_project/player.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489166 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489166 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489166 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489166 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489166 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_dht " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_dht\"" {  } { { "player.v" "ct_dht" { Text "C:/altera/13.1/final_project/player.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489167 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489167 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489167 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489168 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489168 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_act get_act:inst20 " "Elaborating entity \"get_act\" for hierarchy \"get_act:inst20\"" {  } { { "final_project.bdf" "inst20" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 520 680 200 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(18) " "Verilog HDL assignment warning at get_act.v(18): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489169 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(87) " "Verilog HDL assignment warning at get_act.v(87): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489169 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(96) " "Verilog HDL assignment warning at get_act.v(96): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489169 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(99) " "Verilog HDL assignment warning at get_act.v(99): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489169 "|final_project|get_act:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_driver ps2_keyboard_driver:inst22 " "Elaborating entity \"ps2_keyboard_driver\" for hierarchy \"ps2_keyboard_driver:inst22\"" {  } { { "final_project.bdf" "inst22" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 264 464 200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489170 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_f0 ps2_keyboard_driver.v(106) " "Verilog HDL or VHDL warning at ps2_keyboard_driver.v(106): object \"key_f0\" assigned a value but never read" {  } { { "ps2_keyboard_driver.v" "" { Text "C:/altera/13.1/final_project/ps2_keyboard_driver.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610597489171 "|final_project|ps2_keyboard_driver:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:inst23 " "Elaborating entity \"player\" for hierarchy \"player:inst23\"" {  } { { "final_project.bdf" "inst23" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 1008 784 968 1120 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489172 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(62) " "Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597489172 "|final_project|player:inst23"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(130) " "Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597489172 "|final_project|player:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq player:inst23\|freq:fq_act " "Elaborating entity \"freq\" for hierarchy \"player:inst23\|freq:fq_act\"" {  } { { "player.v" "fq_act" { Text "C:/altera/13.1/final_project/player.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489174 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489174 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489174 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489174 "|final_project|player:inst23|freq:fq_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:inst23\|cyc_counter5_rl:ct_apt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:inst23\|cyc_counter5_rl:ct_apt\"" {  } { { "player.v" "ct_apt" { Text "C:/altera/13.1/final_project/player.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489175 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489175 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489175 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489175 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597489175 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus2line4 bus2line4:inst7 " "Elaborating entity \"bus2line4\" for hierarchy \"bus2line4:inst7\"" {  } { { "final_project.bdf" "inst7" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 528 1896 2032 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display led_display:inst26 " "Elaborating entity \"led_display\" for hierarchy \"led_display:inst26\"" {  } { { "final_project.bdf" "inst26" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 1008 1624 1800 1120 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597489183 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1610597490182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1610597490182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RBON VCC " "Pin \"RBON\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 664 2160 2336 680 "RBON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597490532 "|final_project|RBON"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 440 -48 128 456 "dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597490532 "|final_project|dot"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON11 VCC " "Pin \"RBON11\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 368 1600 1776 384 "RBON11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597490532 "|final_project|RBON11"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON10 VCC " "Pin \"RBON10\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 384 2152 2328 400 "RBON10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597490532 "|final_project|RBON10"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON21 VCC " "Pin \"RBON21\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 656 1600 1776 672 "RBON21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597490532 "|final_project|RBON21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610597490532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610597490649 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610597491685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610597491880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610597491880 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1426 " "Implemented 1426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610597492071 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610597492071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1377 " "Implemented 1377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610597492071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610597492071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597492105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:11:32 2021 " "Processing ended: Thu Jan 14 12:11:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597492105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597492105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597492105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610597492105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610597493302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597493303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:11:33 2021 " "Processing started: Thu Jan 14 12:11:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597493303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610597493303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610597493303 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610597493363 ""}
{ "Info" "0" "" "Project  = final_project" {  } {  } 0 0 "Project  = final_project" 0 0 "Fitter" 0 0 1610597493364 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1610597493364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1610597493429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610597493440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610597493471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610597493472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610597493472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610597493592 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610597493599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610597493764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610597493764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610597493764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610597493764 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610597493767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610597493767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610597493767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2551 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610597493767 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2553 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610597493767 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610597493767 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610597493769 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 49 " "No exact pin location assignment(s) for 4 pins of 49 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RBON " "Pin RBON not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RBON } } } { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 664 2160 2336 680 "RBON" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RBON } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610597494341 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RBON11 " "Pin RBON11 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RBON11 } } } { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 368 1600 1776 384 "RBON11" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RBON11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610597494341 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RBON10 " "Pin RBON10 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RBON10 } } } { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 384 2152 2328 400 "RBON10" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RBON10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610597494341 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RBON21 " "Pin RBON21 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { RBON21 } } } { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 656 1600 1776 672 "RBON21" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RBON21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1610597494341 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1610597494341 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610597494568 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610597494568 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610597494578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610597494578 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610597494578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610597494644 ""}  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 304 56 224 320 "clk" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2536 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610597494644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player:inst23\|freq:fq_act\|clkout  " "Automatically promoted node player:inst23\|freq:fq_act\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610597494644 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:inst23\|freq:fq_act\|clkout~2 " "Destination node player:inst23\|freq:fq_act\|clkout~2" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player:inst23|freq:fq_act|clkout~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2385 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610597494644 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610597494644 ""}  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player:inst23|freq:fq_act|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610597494644 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player:player1\|freq:fq_act\|clkout  " "Automatically promoted node player:player1\|freq:fq_act\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610597494645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player1\|freq:fq_act\|clkout~2 " "Destination node player:player1\|freq:fq_act\|clkout~2" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player:player1|freq:fq_act|clkout~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 2383 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610597494645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610597494645 ""}  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { player:player1|freq:fq_act|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.1/final_project/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610597494645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610597494898 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610597494900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610597494900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610597494902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610597494904 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610597494905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610597494906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610597494907 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610597494936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610597494938 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610597494938 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1610597494946 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1610597494946 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1610597494946 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 16 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 44 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1610597494947 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1610597494947 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1610597494947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610597495038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610597495814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610597496268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610597496279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610597497873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610597497873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610597498161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/altera/13.1/final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610597499069 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610597499069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610597500307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1610597500308 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610597500308 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610597500330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610597500370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610597500685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610597500727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610597500926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610597501290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/final_project/output_files/final_project.fit.smsg " "Generated suppressed messages file C:/altera/13.1/final_project/output_files/final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610597502000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597502398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:11:42 2021 " "Processing ended: Thu Jan 14 12:11:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597502398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597502398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597502398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610597502398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610597503529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597503530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:11:43 2021 " "Processing started: Thu Jan 14 12:11:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597503530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610597503530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610597503530 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610597504211 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610597504235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597504499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:11:44 2021 " "Processing ended: Thu Jan 14 12:11:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597504499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597504499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597504499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610597504499 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610597505077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610597505691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597505691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:11:45 2021 " "Processing started: Thu Jan 14 12:11:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597505691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610597505691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project " "Command: quartus_sta final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610597505692 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1610597505758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610597505891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610597505891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610597505926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1610597505926 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "final_project.sdc " "Synopsys Design Constraints File file not found: 'final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1610597506130 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1610597506130 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506133 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name player:player1\|freq:fq_act\|clkout player:player1\|freq:fq_act\|clkout " "create_clock -period 1.000 -name player:player1\|freq:fq_act\|clkout player:player1\|freq:fq_act\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506133 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name player:inst23\|freq:fq_act\|clkout player:inst23\|freq:fq_act\|clkout " "create_clock -period 1.000 -name player:inst23\|freq:fq_act\|clkout player:inst23\|freq:fq_act\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506133 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506133 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1610597506221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1610597506222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1610597506229 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610597506302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610597506302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.427 " "Worst-case setup slack is -3.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.427            -458.086 clk  " "   -3.427            -458.086 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.236            -345.606 player:inst23\|freq:fq_act\|clkout  " "   -3.236            -345.606 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938            -337.948 player:player1\|freq:fq_act\|clkout  " "   -2.938            -337.948 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.063 " "Worst-case hold slack is -0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.063              -0.094 clk  " "   -0.063              -0.094 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 player:inst23\|freq:fq_act\|clkout  " "    0.327               0.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 player:player1\|freq:fq_act\|clkout  " "    0.343               0.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.099 " "Worst-case recovery slack is -1.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.099              -9.600 clk  " "   -1.099              -9.600 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.010 " "Worst-case removal slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 clk  " "    1.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -226.000 clk  " "   -3.000            -226.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610597506485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1610597506502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1610597506886 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506956 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610597506973 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610597506973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.995 " "Worst-case setup slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995            -385.537 clk  " "   -2.995            -385.537 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787            -292.597 player:inst23\|freq:fq_act\|clkout  " "   -2.787            -292.597 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513            -283.777 player:player1\|freq:fq_act\|clkout  " "   -2.513            -283.777 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.172 clk  " "   -0.106              -0.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 player:inst23\|freq:fq_act\|clkout  " "    0.299               0.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 player:player1\|freq:fq_act\|clkout  " "    0.299               0.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.882 " "Worst-case recovery slack is -0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882              -7.455 clk  " "   -0.882              -7.455 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597506998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597506998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.914 " "Worst-case removal slack is 0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 clk  " "    0.914               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -226.000 clk  " "   -3.000            -226.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507012 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1610597507186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1610597507290 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1610597507290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.505 " "Worst-case setup slack is -1.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.505            -172.430 clk  " "   -1.505            -172.430 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.408            -137.056 player:inst23\|freq:fq_act\|clkout  " "   -1.408            -137.056 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.263            -130.953 player:player1\|freq:fq_act\|clkout  " "   -1.263            -130.953 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.130 " "Worst-case hold slack is -0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -0.248 clk  " "   -0.130              -0.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 player:inst23\|freq:fq_act\|clkout  " "    0.136               0.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 player:player1\|freq:fq_act\|clkout  " "    0.178               0.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.214 " "Worst-case recovery slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -1.150 clk  " "   -0.214              -1.150 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clk  " "    0.555               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -239.956 clk  " "   -3.000            -239.956 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:inst23\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout  " "   -1.000            -148.000 player:player1\|freq:fq_act\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1610597507350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610597507717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1610597507718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597507856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:11:47 2021 " "Processing ended: Thu Jan 14 12:11:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597507856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597507856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597507856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610597507856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610597509008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597509009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:11:48 2021 " "Processing started: Thu Jan 14 12:11:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597509009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610597509009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610597509009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "final_project.vo C:/altera/13.1/final_project/simulation/qsim// simulation " "Generated file final_project.vo in folder \"C:/altera/13.1/final_project/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1610597509432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597509484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:11:49 2021 " "Processing ended: Thu Jan 14 12:11:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597509484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597509484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597509484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610597509484 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610597510073 ""}
