SCCP on function '__cxx_global_var_init'
Marking Block Executable: entry

Popped off BBWL: 
entry:
  call void @_ZNSt8ios_base4InitC1Ev(%"class.std::ios_base::Init"* nonnull align 1 dereferenceable(1) @_ZStL8__ioinit)
  %i = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3
  ret void

Merged overdefined into   %i = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3 : overdefined

Popped off OI-WL:   %i = call i32 @__cxa_atexit(void (i8*)* bitcast (void (%"class.std::ios_base::Init"*)* @_ZNSt8ios_base4InitD1Ev to void (i8*)*), i8* getelementptr inbounds (%"class.std::ios_base::Init", %"class.std::ios_base::Init"* @_ZStL8__ioinit, i32 0, i32 0), i8* @__dso_handle) #3
RESOLVING UNDEFs
SCCP on function 'main'
Marking Block Executable: entry

Popped off BBWL: 
entry:
  %m = alloca i32, align 4
  %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)
  %i = load i32, i32* %m, align 4
  switch i32 %i, label %sw.default [
    i32 2, label %sw.bb
    i32 4, label %sw.bb1
    i32 6, label %sw.bb4
  ]

SCCP: Don't know how to handle:   %m = alloca i32, align 4
markOverdefined:   %m = alloca i32, align 4
Merged overdefined into   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m) : overdefined
Merged overdefined into   %i = load i32, i32* %m, align 4 : overdefined
Marking Block Executable: sw.default
Marking Block Executable: sw.bb
Marking Block Executable: sw.bb1
Marking Block Executable: sw.bb4

Popped off BBWL: 
sw.bb4:                                           ; preds = %entry
  %mul5 = mul nsw i32 2, 1
  %add6 = add nsw i32 %mul5, 1
  %add7 = add nsw i32 %add6, 2
  br label %sw.epilog

Merged constantrange<2, 3> into   %mul5 = mul nsw i32 2, 1 : constantrange<2, 3>
Merged constantrange<3, 4> into   %add6 = add nsw i32 %mul5, 1 : constantrange<3, 4>
Merged constantrange<5, 6> into   %add7 = add nsw i32 %add6, 2 : constantrange<5, 6>
Marking Block Executable: sw.epilog

Popped off BBWL: 
sw.epilog:                                        ; preds = %sw.default, %sw.bb4, %sw.bb1, %sw.bb
  %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]
  %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]
  %mul8 = mul nsw i32 2, %x.0
  %add9 = add nsw i32 %mul8, 10
  %add10 = add nsw i32 9, %x.0
  %cmp = icmp sle i32 %add9, %add10
  br i1 %cmp, label %if.end, label %if.else

Merged constantrange<5, 6> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange<5, 6>
Merged constantrange<3, 4> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<3, 4>
Merged constantrange<6, 7> into   %mul8 = mul nsw i32 2, %x.0 : constantrange<6, 7>
Merged constantrange<16, 17> into   %add9 = add nsw i32 %mul8, 10 : constantrange<16, 17>
Merged constantrange<12, 13> into   %add10 = add nsw i32 9, %x.0 : constantrange<12, 13>
Merged constantrange<0, -1> into   %cmp = icmp sle i32 %add9, %add10 : constantrange<0, -1>
Marking Block Executable: if.else

Popped off BBWL: 
if.else:                                          ; preds = %sw.epilog
  %mul11 = mul nsw i32 3, %x.0
  %add12 = add nsw i32 %n.0, %mul11
  switch i32 %add12, label %if.end [
    i32 200, label %sw.bb14
    i32 300, label %sw.bb15
  ]

Merged constantrange<9, 10> into   %mul11 = mul nsw i32 3, %x.0 : constantrange<9, 10>
Merged constantrange<14, 15> into   %add12 = add nsw i32 %n.0, %mul11 : constantrange<14, 15>
Marking Block Executable: if.end

Popped off BBWL: 
if.end:                                           ; preds = %if.else, %sw.epilog
  %add17 = add nsw i32 %n.0, %x.0
  store i32 %add17, i32* %m, align 4
  br label %end

Merged constantrange<8, 9> into   %add17 = add nsw i32 %n.0, %x.0 : constantrange<8, 9>
Marking Block Executable: end

Popped off BBWL: 
end:                                              ; preds = %if.end, %sw.bb14
  ret i32 0


Popped off BBWL: 
sw.bb1:                                           ; preds = %entry
  %mul2 = mul nsw i32 2, 1
  %add3 = add nsw i32 %mul2, 5
  %sub = sub nsw i32 %add3, 2
  br label %sw.epilog

Merged constantrange<2, 3> into   %mul2 = mul nsw i32 2, 1 : constantrange<2, 3>
Merged constantrange<7, 8> into   %add3 = add nsw i32 %mul2, 5 : constantrange<7, 8>
Merged constantrange<5, 6> into   %sub = sub nsw i32 %add3, 2 : constantrange<5, 6>
Marking Edge Executable: sw.bb1 -> sw.epilog
Merged constantrange<3, 8> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<3, 8>

Popped off BBWL: 
sw.bb:                                            ; preds = %entry
  %mul = mul nsw i32 2, 1
  %add = add nsw i32 %mul, 5
  br label %sw.epilog

Merged constantrange<2, 3> into   %mul = mul nsw i32 2, 1 : constantrange<2, 3>
Merged constantrange<7, 8> into   %add = add nsw i32 %mul, 5 : constantrange<7, 8>
Marking Edge Executable: sw.bb -> sw.epilog
Merged constantrange<5, 11> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange<5, 11>

Popped off BBWL: 
sw.default:                                       ; preds = %entry
  br label %sw.epilog

Marking Edge Executable: sw.default -> sw.epilog
Merged constantrange incl. undef <5, 11> into   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ] : constantrange incl. undef <5, 11>
Merged constantrange<2, 8> into   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ] : constantrange<2, 8>

Popped off OI-WL:   %i = load i32, i32* %m, align 4

Popped off OI-WL:   %call = call nonnull align 8 dereferenceable(16) %"class.std::basic_istream"* @_ZNSirsERi(%"class.std::basic_istream"* nonnull align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4 dereferenceable(4) %m)

Popped off OI-WL:   %m = alloca i32, align 4

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]
Merged constantrange<7, 18> into   %add17 = add nsw i32 %n.0, %x.0 : constantrange<7, 18>
Merged constantrange<6, 22> into   %mul11 = mul nsw i32 3, %x.0 : constantrange<6, 22>
Merged constantrange<11, 17> into   %add10 = add nsw i32 9, %x.0 : constantrange<11, 17>
Merged constantrange<4, 15> into   %mul8 = mul nsw i32 2, %x.0 : constantrange<4, 15>

Popped off I-WL:   %mul8 = mul nsw i32 2, %x.0
Merged constantrange<14, 25> into   %add9 = add nsw i32 %mul8, 10 : constantrange<14, 25>

Popped off I-WL:   %add9 = add nsw i32 %mul8, 10
markOverdefined:   %cmp = icmp sle i32 %add9, %add10

Popped off I-WL:   %add10 = add nsw i32 9, %x.0

Popped off I-WL:   %mul11 = mul nsw i32 3, %x.0
Merged constantrange<11, 32> into   %add12 = add nsw i32 %n.0, %mul11 : constantrange<11, 32>

Popped off I-WL:   %add12 = add nsw i32 %n.0, %mul11

Popped off I-WL:   %add17 = add nsw i32 %n.0, %x.0

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]

Popped off I-WL:   %add = add nsw i32 %mul, 5

Popped off I-WL:   %mul = mul nsw i32 2, 1

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]

Popped off I-WL:   %sub = sub nsw i32 %add3, 2

Popped off I-WL:   %add3 = add nsw i32 %mul2, 5

Popped off I-WL:   %mul2 = mul nsw i32 2, 1

Popped off I-WL:   %add17 = add nsw i32 %n.0, %x.0

Popped off I-WL:   %add12 = add nsw i32 %n.0, %mul11

Popped off I-WL:   %mul11 = mul nsw i32 3, %x.0

Popped off I-WL:   %cmp = icmp sle i32 %add9, %add10

Popped off I-WL:   %add10 = add nsw i32 9, %x.0

Popped off I-WL:   %add9 = add nsw i32 %mul8, 10

Popped off I-WL:   %mul8 = mul nsw i32 2, %x.0

Popped off I-WL:   %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [ %add, %sw.bb ]

Popped off I-WL:   %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1 ], [ 10, %sw.bb ]

Popped off I-WL:   %add7 = add nsw i32 %add6, 2

Popped off I-WL:   %add6 = add nsw i32 %mul5, 1

Popped off I-WL:   %mul5 = mul nsw i32 2, 1

Popped off OI-WL:   %cmp = icmp sle i32 %add9, %add10
Marking Edge Executable: sw.epilog -> if.end
RESOLVING UNDEFs
  Constant: i32 2 =   %mul = mul nsw i32 2, 1
  Constant: i32 7 =   %add = add nsw i32 2, 5
  Constant: i32 2 =   %mul2 = mul nsw i32 2, 1
  Constant: i32 7 =   %add3 = add nsw i32 2, 5
  Constant: i32 5 =   %sub = sub nsw i32 7, 2
  Constant: i32 2 =   %mul5 = mul nsw i32 2, 1
  Constant: i32 3 =   %add6 = add nsw i32 2, 1
  Constant: i32 5 =   %add7 = add nsw i32 3, 2
  BasicBlock Dead:
sw.bb14:                                          ; preds = %if.else
  br label %end
  BasicBlock Dead:
sw.bb15:                                          ; preds = %if.else
  call void @exit(i32 0) #6
  unreachable
SCCP on function '_GLOBAL__sub_I_test.cpp'
Marking Block Executable: entry

Popped off BBWL: 
entry:
  call void @__cxx_global_var_init()
  ret void

RESOLVING UNDEFs
===-------------------------------------------------------------------------===
                      ... Pass execution timing report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0066 seconds (0.0066 wall clock)

   ---User Time---   --User+System--   ---Wall Time---  --- Name ---
   0.0063 ( 95.2%)   0.0063 ( 95.2%)   0.0063 ( 95.2%)  SCCPPass
   0.0001 (  2.0%)   0.0001 (  2.0%)   0.0001 (  2.0%)  PrintModulePass
   0.0001 (  1.3%)   0.0001 (  1.3%)   0.0001 (  1.3%)  VerifierPass
   0.0001 (  1.2%)   0.0001 (  1.2%)   0.0001 (  1.2%)  VerifierAnalysis
   0.0000 (  0.2%)   0.0000 (  0.2%)   0.0000 (  0.2%)  PreservedCFGCheckerAnalysis
   0.0000 (  0.1%)   0.0000 (  0.1%)   0.0000 (  0.1%)  TargetLibraryAnalysis
   0.0066 (100.0%)   0.0066 (100.0%)   0.0066 (100.0%)  Total

===-------------------------------------------------------------------------===
                                LLVM IR Parsing
===-------------------------------------------------------------------------===
  Total Execution Time: 0.0004 seconds (0.0004 wall clock)

   ---User Time---   --System Time--   --User+System--   ---Wall Time---  --- Name ---
   0.0002 (100.0%)   0.0002 (100.0%)   0.0004 (100.0%)   0.0004 (100.0%)  Parse IR
   0.0002 (100.0%)   0.0002 (100.0%)   0.0004 (100.0%)   0.0004 (100.0%)  Total

