// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    in1, 
    in2, 
    out );

    // ASSERT: in1 and in2 are both 1
    //       out is 1

    // ASSERT: out is 1
    //       in1 and b are both 0
    //       in2 and a are both 0

endmodule
