var g_data = {"149":{"st":"inst","pa":0,"n":"/hdl_top/DUT/Dec","l":"Verilog","sn":319,"du":{"n":"work.Decode","s":107,"b":1},"bc":[{"n":"hdl_top","s":116,"b":1},{"n":"DUT","s":147,"b":1},{"n":"Dec","s":149,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1]}}},"155":{"st":"inst","pa":0,"n":"/hdl_top/DUT/WB/RF","l":"Verilog","sn":321,"du":{"n":"work.RegFile","s":113,"b":1},"bc":[{"n":"hdl_top","s":116,"b":1},{"n":"DUT","s":147,"b":1},{"n":"WB","s":154,"b":1},{"n":"RF","s":155,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1]}}},"154":{"st":"inst","pa":0,"n":"/hdl_top/DUT/WB","l":"Verilog","sn":319,"du":{"n":"work.Writeback","s":112,"b":0},"bc":[{"n":"hdl_top","s":116,"b":1},{"n":"DUT","s":147,"b":1},{"n":"WB","s":154,"z":1}],"children":[{"n":"RF","id":155,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":100.00,"data":{"s":[8,8]}}},"147":{"st":"inst","pa":0,"n":"/hdl_top/DUT","l":"Verilog","sn":304,"du":{"n":"work.LC3","s":105,"b":0},"bc":[{"n":"hdl_top","s":116,"b":1},{"n":"DUT","s":147,"z":1}],"children":[{"n":"WB","id":154,"zf":1,"tc":100.00,"s":100.00},{"n":"Dec","id":149,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":100.00,"data":{"s":[9,9]}}},"116":{"st":"inst","pa":0,"n":"/hdl_top","l":"Verilog","sn":304,"du":{"n":"work.hdl_top","s":60,"b":0},"bc":[{"n":"hdl_top","s":116,"z":1}],"children":[{"n":"DUT","id":147,"zf":1,"tc":100.00,"s":100.00}],"rec":{"cp":100.00,"data":{"s":[9,9]}}},"160":{"st":"inst","pa":0,"n":"/imem_pkg","l":"SystemVerilog","sn":47,"du":{"n":"work.imem_pkg","s":20,"b":1},"bc":[{"n":"imem_pkg","s":160,"z":1}],"loc":{"cp":100.00,"data":{"gb":[163,163,1],"cvpc":[62,1],"g":[4,100.00,1]}}},"241":{"st":"inst","pa":0,"n":"/lc3_prediction_pkg","l":"SystemVerilog","sn":113,"du":{"n":"work.lc3_prediction_pkg","s":27,"b":1},"bc":[{"n":"lc3_prediction_pkg","s":241,"z":1}],"loc":{"cp":100.00,"data":{"a":[2,2,1]}}},"107":{"st":"du","pa":0,"n":"work.Decode","l":"Verilog","sn":323,"one_inst":149,"loc":{"cp":100.00,"data":{"s":[1,1,1]}}},"113":{"st":"du","pa":0,"n":"work.RegFile","l":"Verilog","sn":321,"one_inst":155,"loc":{"cp":100.00,"data":{"s":[8,8,1]}}},"20":{"st":"du","pa":0,"n":"work.imem_pkg","l":"SystemVerilog","sn":47,"one_inst":160,"loc":{"cp":100.00,"data":{"gb":[163,163,1],"cvpc":[62,1],"g":[4,100.00,1]}}},"27":{"st":"du","pa":0,"n":"work.lc3_prediction_pkg","l":"SystemVerilog","sn":113,"one_inst":241,"loc":{"cp":100.00,"data":{"a":[2,2,1]}}}};
processSummaryData(g_data);