[INFO]: Run Directory: /openlane/designs/dff_ram/runs/ayazlab
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/dff_ram/runs/ayazlab/logs/synthesis/26-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/dff_ram/runs/ayazlab/logs/synthesis/27-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/dff_ram/runs/ayazlab/logs/floorplan/28-initial_fp.log)...
[INFO]: Floorplanned with width 171.58 and height 171.36.
[INFO]: Running IO Placement (log: designs/dff_ram/runs/ayazlab/logs/floorplan/29-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/dff_ram/runs/ayazlab/logs/floorplan/30-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/dff_ram/runs/ayazlab/logs/floorplan/31-pdn.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/dff_ram/runs/ayazlab/logs/placement/31-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/dff_ram/runs/ayazlab/logs/placement/33-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/dff_ram/runs/ayazlab/logs/placement/34-io.log)...
[INFO]: Running Global Placement (log: designs/dff_ram/runs/ayazlab/logs/placement/34-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/dff_ram/runs/ayazlab/logs/placement/36-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/dff_ram/runs/ayazlab/logs/placement/37-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/dff_ram/runs/ayazlab/logs/placement/38-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/dff_ram/runs/ayazlab/logs/placement/39-dpl_sta.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/dff_ram/runs/ayazlab/logs/routing/40-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/dff_ram/runs/ayazlab/logs/routing/41-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/dff_ram/runs/ayazlab/logs/routing/42-resizer_timing.log)...
[ERROR]: during executing openroad script /openlane/scripts/openroad/resizer_routing_timing.tcl
[ERROR]: Log: designs/dff_ram/runs/ayazlab/logs/routing/42-resizer_timing.log
[ERROR]: Last 10 lines:

[INFO GRT-0018] Total wirelength: 53778 um
[INFO GRT-0014] Routed nets: 1479
[INFO]: Setting RC values...
[INFO RSZ-0046] Found 360 endpoints with hold violations.
[WARNING RSZ-0064] Unable to repair all hold checks within margin.
[INFO RSZ-0032] Inserted 985 hold buffers.
[ERROR RSZ-0060] Max buffer count reached.
Error: resizer_routing_timing.tcl, 67 RSZ-0060
child process exited abnormally

[ERROR]: Creating issue reproducible...
[INFO]: Saving runtime environment...
[INFO]: Reproducible packaged: Please tarball and upload 'designs/dff_ram/runs/ayazlab/issue_reproducible' if you're going to submit an issue.
