

================================================================
== Vivado HLS Report for 'Conv2d_2'
================================================================
* Date:           Thu Nov  3 16:10:42 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_label0_L  |   40|   40|         9|          4|          1|     9|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    311|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        -|      -|     195|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     550|    842|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U59  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U60  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_225_p2           |     +    |      0|  0|  12|           4|           1|
    |add_ln29_fu_561_p2           |     +    |      0|  0|  11|           3|           1|
    |add_ln30_fu_317_p2           |     +    |      0|  0|  15|           5|           5|
    |add_ln31_fu_403_p2           |     +    |      0|  0|  12|           4|           1|
    |add_ln33_2_fu_540_p2         |     +    |      0|  0|  10|           8|           8|
    |add_ln33_fu_525_p2           |     +    |      0|  0|  15|           8|           8|
    |col_7_fu_409_p2              |     +    |      0|  0|  11|           3|           1|
    |i_fu_231_p2                  |     +    |      0|  0|   9|           2|           1|
    |j_fu_556_p2                  |     +    |      0|  0|   9|           2|           1|
    |row_5_fu_551_p2              |     +    |      0|  0|  11|           3|           1|
    |sub_ln30_3_fu_291_p2         |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_fu_213_p2           |     -    |      0|  0|  15|           5|           5|
    |sub_ln33_10_fu_469_p2        |     -    |      0|  0|  12|           4|           4|
    |sub_ln33_11_fu_494_p2        |     -    |      0|  0|  15|           8|           8|
    |sub_ln33_3_mid2_fu_508_p2    |     -    |      0|  0|  10|           8|           8|
    |sub_ln33_6_fu_360_p2         |     -    |      0|  0|  15|           8|           8|
    |sub_ln33_7_fu_391_p2         |     -    |      0|  0|  15|           8|           8|
    |sub_ln33_9_fu_455_p2         |     -    |      0|  0|  15|           8|           8|
    |sub_ln33_fu_366_p2           |     -    |      0|  0|  12|           4|           4|
    |icmp_ln28_fu_219_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln29_fu_237_p2          |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln31_fu_397_p2          |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_415_p2          |   icmp   |      0|  0|   9|           3|           3|
    |col_cast6_mid2_v_fu_259_p3   |  select  |      0|  0|   2|           1|           2|
    |indvars_iv_mid2_fu_243_p3    |  select  |      0|  0|   3|           1|           2|
    |row_0_mid2_fu_420_p3         |  select  |      0|  0|   3|           1|           3|
    |row_mid2_fu_251_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln31_fu_517_p3        |  select  |      0|  0|   3|           1|           3|
    |sub_ln30_mid2_fu_297_p3      |  select  |      0|  0|   5|           1|           5|
    |sub_ln33_3_mid2_v_fu_500_p3  |  select  |      0|  0|   8|           1|           8|
    |sub_ln33_6_mid2_fu_461_p3    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 311|         123|         134|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_160_p4           |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_150_p4  |   9|          2|    4|          8|
    |ap_phi_mux_row_0_phi_fu_181_p4           |   9|          2|    3|          6|
    |col_0_reg_157                            |   9|          2|    3|          6|
    |col_reg_113                              |   9|          2|    2|          4|
    |empty_reg_166                            |   9|          2|   32|         64|
    |indvar_flatten7_reg_102                  |   9|          2|    4|          8|
    |indvar_flatten_reg_146                   |   9|          2|    4|          8|
    |indvars_iv_reg_124                       |   9|          2|    3|          6|
    |out_matrix_address0                      |  15|          3|    4|         12|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |row_0_reg_178                            |   9|          2|    3|          6|
    |row_reg_135                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 179|         38|  101|        244|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln28_reg_570                 |   4|   0|    4|          0|
    |add_ln31_reg_622                 |   4|   0|    4|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |col_0_reg_157                    |   3|   0|    3|          0|
    |col_cast6_mid2_v_reg_586         |   2|   0|    2|          0|
    |col_cast_mid2_reg_596            |   2|   0|    4|          2|
    |col_reg_113                      |   2|   0|    2|          0|
    |empty_reg_166                    |  32|   0|   32|          0|
    |icmp_ln31_reg_618                |   1|   0|    1|          0|
    |icmp_ln31_reg_618_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten7_reg_102          |   4|   0|    4|          0|
    |indvar_flatten_reg_146           |   4|   0|    4|          0|
    |indvars_iv_mid2_reg_575          |   3|   0|    3|          0|
    |indvars_iv_reg_124               |   3|   0|    3|          0|
    |kernel_load_reg_652              |  32|   0|   32|          0|
    |max_poo_out_1_load_reg_647       |  32|   0|   32|          0|
    |out_matrix_addr_reg_613          |   4|   0|    4|          0|
    |row_0_mid2_reg_627               |   3|   0|    3|          0|
    |row_0_reg_178                    |   3|   0|    3|          0|
    |row_5_reg_657                    |   3|   0|    3|          0|
    |row_cast3_reg_602                |   2|   0|    3|          1|
    |row_cast_reg_608                 |   2|   0|    8|          6|
    |row_mid2_reg_581                 |   2|   0|    2|          0|
    |row_reg_135                      |   2|   0|    2|          0|
    |select_ln31_reg_632              |   3|   0|    3|          0|
    |tmp_reg_662                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 195|   0|  204|          9|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    Conv2d.2   | return value |
|kernel_address0         | out |    8|  ap_memory |     kernel    |     array    |
|kernel_ce0              | out |    1|  ap_memory |     kernel    |     array    |
|kernel_q0               |  in |   32|  ap_memory |     kernel    |     array    |
|out_matrix_address0     | out |    4|  ap_memory |   out_matrix  |     array    |
|out_matrix_ce0          | out |    1|  ap_memory |   out_matrix  |     array    |
|out_matrix_we0          | out |    1|  ap_memory |   out_matrix  |     array    |
|out_matrix_d0           | out |   32|  ap_memory |   out_matrix  |     array    |
|max_poo_out_1_address0  | out |    8|  ap_memory | max_poo_out_1 |     array    |
|max_poo_out_1_ce0       | out |    1|  ap_memory | max_poo_out_1 |     array    |
|max_poo_out_1_q0        |  in |   32|  ap_memory | max_poo_out_1 |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

