m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/simulation/questa
Eclock_idle
Z1 w1746439335
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd
Z6 FC:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd
l0
L5 1
VZV>HOfWR[mDUC:R7Mkgkk0
!s100 ?EdJacfo6hV]K5IQfGzGn0
Z7 OV;C;2020.1;71
31
Z8 !s110 1746439483
!i10b 1
Z9 !s108 1746439483.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd|
Z11 !s107 C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/clock_idle.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
Z14 DEx4 work 10 clock_idle 0 22 ZV>HOfWR[mDUC:R7Mkgkk0
!i122 0
l17
L12 20
V93C[7j2b^T7e^kk@giaPP3
!s100 EL2Jk0>4Ki4R_[0_153md1
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etb_clock_idle
Z15 w1746439330
R2
R3
R4
!i122 1
R0
Z16 8C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd
Z17 FC:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd
l0
L5 1
VlLdTB;=fRzO9^;m`6iW]L3
!s100 ILnLa^FBnbmXF6kWMgz8N0
R7
31
Z18 !s110 1746439484
!i10b 1
Z19 !s108 1746439484.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd|
!s107 C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd|
!i113 1
R12
R13
Atb
R14
R2
R3
R4
DEx4 work 13 tb_clock_idle 0 22 lLdTB;=fRzO9^;m`6iW]L3
!i122 1
l20
L8 39
VKM_]RFh217OeTRV9EfRZI0
!s100 jTF^^43h0MHF199ka>gAN2
R7
31
R18
!i10b 1
R19
R20
Z21 !s107 C:/users/eloiseleblanc/Desktop/Workspace/TP_FPGA/TP4/tb_clock_idle.vhd|
!i113 1
R12
R13
