Welcome, and thank you for visiting my GitHub profile.

Suresh Gadi  
Electronics and Communication Engineering Student  
Aditya University | CGPA: 9.24  
Specialization: ASIC Design and Verification Roles in semiconductor Industry  
LinkedIn: https://www.linkedin.com/in/suresh-gadi-6201a0293  

---

About Me  
I am an Electronics and Communication Engineering undergraduate with a strong academic background and a focused interest in Very-Large-Scale Integration (VLSI) technology. I am specializing in ASIC Design and Verification, aiming to contribute meaningfully to the semiconductor industry through both academic excellence and hands-on project experience.

---

Technical Skills

Programming Languages and HDLs:  
- C  
- Python  
- JavaScript  
- Verilog HDL  
- SystemVerilog  

EDA Tools:  
- Cadence Xcelium  
- Cadence Virtuoso  
- Cadence Genus 
- Xilinx Vivado  
- ModelSim   
- Quartus Prime  
- Proteus  
- MATLAB  

---

Academic Projects

Password Locking System  
Designed and implemented using Verilog HDL, focusing on finite state machine (FSM) design and functional simulation.

APB Protocol Interfacing  
Developed using Verilog and SystemVerilog. The project involved protocol-level communication and verification techniques. Selected among the top 15 teams out of 120 teams based on performance and design quality.

---

Professional Interests

- RTL design and implementation  
- Digital logic and system-level architecture  
- Functional and formal verification  
- ASIC design flow, including synthesis and simulation  
- FPGA prototyping and testing  
- Tool-driven circuit design, analysis, and optimization  

---

Hobbies

- Exploring developments in semiconductor and VLSI technology  
- Reading technical articles and documentation  
- Listening to music for relaxation and focus
  [![Your GitHub stats](https://github-readme-stats.vercel.app/api?username=suresh2327)](https://github.com/anuraghazra/github-readme-stats)

