;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	DJN @12, #100
	JMP 204
	JMP 0, -92
	JMP 0, -92
	MOV 0, @-32
	DAT <10, #10
	MOV 0, @-32
	SUB @127, 106
	SUB #0, <-92
	SUB #0, <-92
	SUB #0, <-92
	DAT <10, #10
	DAT <10, #10
	ADD <110, 401
	ADD <110, 401
	ADD <110, 401
	SUB #0, @12
	SUB #0, @12
	SUB #0, @12
	JMP @12, #200
	SUB #10, 16
	JMP 0, -92
	JMP 0, -92
	ADD #270, <0
	JMZ <-127, 100
	ADD @-1, 1
	JMP 0, -2
	JMP 0, -2
	JMZ <-127, 100
	SUB 20, @12
	SUB 270, 60
	SUB @0, @2
	SPL <30, 9
	SUB @121, 106
	MOV -7, <-22
	SUB -207, <-126
	JMZ -1, @-20
	SUB 300, 90
	SUB -207, <-126
	JMZ -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB -207, <-126
	CMP -207, <-126
	CMP -207, <-126
