# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:58 on Dec 05,2017
# vlog -reportprogress 300 ./sendblock.sv 
# -- Compiling module sendblock
# 
# Top level modules:
# 	sendblock
# End time: 19:41:59 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:59 on Dec 05,2017
# vlog -reportprogress 300 ./BSC.sv 
# -- Compiling module BSC
# 
# Top level modules:
# 	BSC
# End time: 19:42:00 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:00 on Dec 05,2017
# vlog -reportprogress 300 ./BIC.sv 
# -- Compiling module BIC
# 
# Top level modules:
# 	BIC
# End time: 19:42:01 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:01 on Dec 05,2017
# vlog -reportprogress 300 ./SRclock.sv 
# -- Compiling module SRclock
# 
# Top level modules:
# 	SRclock
# End time: 19:42:01 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:01 on Dec 05,2017
# vlog -reportprogress 300 ./reciveblock.sv 
# -- Compiling module reciveblock
# 
# Top level modules:
# 	reciveblock
# End time: 19:42:02 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:02 on Dec 05,2017
# vlog -reportprogress 300 ./startblock.sv 
# -- Compiling module startblock
# 
# Top level modules:
# 	startblock
# End time: 19:42:03 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:03 on Dec 05,2017
# vlog -reportprogress 300 ./seri2pari.sv 
# -- Compiling module seri2pari
# -- Compiling module seri2pari_testbench
# 
# Top level modules:
# 	seri2pari_testbench
# End time: 19:42:03 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work seri2pari_testbench 
# Start time: 19:42:03 on Dec 05,2017
# Loading sv_std.std
# Loading work.seri2pari_testbench
# Loading work.seri2pari
# ** Error: Cannot open macro file: seri2pari_testbench_wave.do
# Error in macro ./runlab.do line 25
# Cannot open macro file: seri2pari_testbench_wave.do
#     while executing
# "do seri2pari_testbench_wave.do"
add wave -position insertpoint  \
sim:/seri2pari_testbench/srclk \
sim:/seri2pari_testbench/inbit \
sim:/seri2pari_testbench/reset \
sim:/seri2pari_testbench/outbyte
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {U:/send block/seri2pari_testbench_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:46 on Dec 05,2017
# vlog -reportprogress 300 ./sendblock.sv 
# -- Compiling module sendblock
# 
# Top level modules:
# 	sendblock
# End time: 19:42:47 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:47 on Dec 05,2017
# vlog -reportprogress 300 ./BSC.sv 
# -- Compiling module BSC
# 
# Top level modules:
# 	BSC
# End time: 19:42:48 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:48 on Dec 05,2017
# vlog -reportprogress 300 ./BIC.sv 
# -- Compiling module BIC
# 
# Top level modules:
# 	BIC
# End time: 19:42:48 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:48 on Dec 05,2017
# vlog -reportprogress 300 ./SRclock.sv 
# -- Compiling module SRclock
# 
# Top level modules:
# 	SRclock
# End time: 19:42:49 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:49 on Dec 05,2017
# vlog -reportprogress 300 ./reciveblock.sv 
# -- Compiling module reciveblock
# 
# Top level modules:
# 	reciveblock
# End time: 19:42:50 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:50 on Dec 05,2017
# vlog -reportprogress 300 ./startblock.sv 
# -- Compiling module startblock
# 
# Top level modules:
# 	startblock
# End time: 19:42:50 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:42:50 on Dec 05,2017
# vlog -reportprogress 300 ./seri2pari.sv 
# -- Compiling module seri2pari
# -- Compiling module seri2pari_testbench
# 
# Top level modules:
# 	seri2pari_testbench
# End time: 19:42:51 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:42:52 on Dec 05,2017, Elapsed time: 0:00:49
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work seri2pari_testbench 
# Start time: 19:42:52 on Dec 05,2017
# Loading sv_std.std
# Loading work.seri2pari_testbench
# Loading work.seri2pari
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./seri2pari.sv(93)
#    Time: 27200 ps  Iteration: 0  Instance: /seri2pari_testbench
# Break in Module seri2pari_testbench at ./seri2pari.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:28 on Dec 05,2017
# vlog -reportprogress 300 ./sendblock.sv 
# -- Compiling module sendblock
# 
# Top level modules:
# 	sendblock
# End time: 19:45:29 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:30 on Dec 05,2017
# vlog -reportprogress 300 ./BSC.sv 
# -- Compiling module BSC
# 
# Top level modules:
# 	BSC
# End time: 19:45:30 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:30 on Dec 05,2017
# vlog -reportprogress 300 ./BIC.sv 
# -- Compiling module BIC
# 
# Top level modules:
# 	BIC
# End time: 19:45:31 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:31 on Dec 05,2017
# vlog -reportprogress 300 ./SRclock.sv 
# -- Compiling module SRclock
# 
# Top level modules:
# 	SRclock
# End time: 19:45:31 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:31 on Dec 05,2017
# vlog -reportprogress 300 ./reciveblock.sv 
# -- Compiling module reciveblock
# 
# Top level modules:
# 	reciveblock
# End time: 19:45:32 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:32 on Dec 05,2017
# vlog -reportprogress 300 ./startblock.sv 
# -- Compiling module startblock
# 
# Top level modules:
# 	startblock
# End time: 19:45:32 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:45:32 on Dec 05,2017
# vlog -reportprogress 300 ./seri2pari.sv 
# -- Compiling module seri2pari
# -- Compiling module seri2pari_testbench
# 
# Top level modules:
# 	seri2pari_testbench
# End time: 19:45:33 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:45:34 on Dec 05,2017, Elapsed time: 0:02:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work seri2pari_testbench 
# Start time: 19:45:34 on Dec 05,2017
# Loading sv_std.std
# Loading work.seri2pari_testbench
# Loading work.seri2pari
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./seri2pari.sv(93)
#    Time: 27200 ps  Iteration: 0  Instance: /seri2pari_testbench
# Break in Module seri2pari_testbench at ./seri2pari.sv line 93
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:02 on Dec 05,2017
# vlog -reportprogress 300 ./sendblock.sv 
# -- Compiling module sendblock
# 
# Top level modules:
# 	sendblock
# End time: 19:49:03 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Dec 05,2017
# vlog -reportprogress 300 ./BSC.sv 
# -- Compiling module BSC
# 
# Top level modules:
# 	BSC
# End time: 19:49:03 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:03 on Dec 05,2017
# vlog -reportprogress 300 ./BIC.sv 
# -- Compiling module BIC
# 
# Top level modules:
# 	BIC
# End time: 19:49:04 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:04 on Dec 05,2017
# vlog -reportprogress 300 ./SRclock.sv 
# -- Compiling module SRclock
# 
# Top level modules:
# 	SRclock
# End time: 19:49:05 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:05 on Dec 05,2017
# vlog -reportprogress 300 ./reciveblock.sv 
# -- Compiling module reciveblock
# 
# Top level modules:
# 	reciveblock
# End time: 19:49:06 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:06 on Dec 05,2017
# vlog -reportprogress 300 ./startblock.sv 
# -- Compiling module startblock
# 
# Top level modules:
# 	startblock
# End time: 19:49:06 on Dec 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:06 on Dec 05,2017
# vlog -reportprogress 300 ./seri2pari.sv 
# -- Compiling module seri2pari
# -- Compiling module seri2pari_testbench
# 
# Top level modules:
# 	seri2pari_testbench
# End time: 19:49:07 on Dec 05,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:49:08 on Dec 05,2017, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work seri2pari_testbench 
# Start time: 19:49:08 on Dec 05,2017
# Loading sv_std.std
# Loading work.seri2pari_testbench
# Loading work.seri2pari
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./seri2pari.sv(152)
#    Time: 35600 ps  Iteration: 0  Instance: /seri2pari_testbench
# Break in Module seri2pari_testbench at ./seri2pari.sv line 152
# End time: 19:57:44 on Dec 05,2017, Elapsed time: 0:08:36
# Errors: 0, Warnings: 0
