0.7
2020.1
May 27 2020
20:09:33
E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.srcs/sources_1/imports/Lab 3/Clock_Divider_t.v,1602748055,verilog,,,,Clock_Divider_t,,,,,,,,
E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.srcs/sources_1/imports/Lab 3/Lab3_Clock_Divider.v,1602751022,verilog,,E:/Code/Vivado/Lab 3/Clock_Divider/Clock_Divider.srcs/sources_1/imports/Lab 3/Clock_Divider_t.v,,Clock_Divider,,,,,,,,
