// Generated by CIRCT 42e53322a
module bitwise(	// /tmp/tmp.uePFF6QFAY/16374_RISKY_FPGA_bitwise_bitwise.cleaned.mlir:2:3
  input  [7:0] a,	// /tmp/tmp.uePFF6QFAY/16374_RISKY_FPGA_bitwise_bitwise.cleaned.mlir:2:25
  input        b,	// /tmp/tmp.uePFF6QFAY/16374_RISKY_FPGA_bitwise_bitwise.cleaned.mlir:2:37
  output [7:0] p	// /tmp/tmp.uePFF6QFAY/16374_RISKY_FPGA_bitwise_bitwise.cleaned.mlir:2:50
);

  assign p = a & {8{b}};	// /tmp/tmp.uePFF6QFAY/16374_RISKY_FPGA_bitwise_bitwise.cleaned.mlir:3:10, :4:10, :5:5
endmodule

