

================================================================
== Vivado HLS Report for 'L_drain_IO_L2_out_0_s'
================================================================
* Date:           Thu May 27 10:44:54 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|      419| 0.257 us | 1.397 us |   77|  419|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |       76|      418|  4 ~ 22  |          -|          -|      19|    no    |
        | + Loop 1.1  |       19|       19|         2|          1|          1|      19|    yes   |
        | + Loop 1.2  |        1|       19|         2|          1|          1| 1 ~ 19 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       80|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      141|    -|
|Register             |        -|      -|       33|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       33|      221|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c0_V_fu_112_p2                    |     +    |      0|  0|   6|           5|           1|
    |c1_V_18_fu_146_p2                 |     +    |      0|  0|   6|           5|           1|
    |c1_V_fu_134_p2                    |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln498_fu_106_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln501_fu_140_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln510_fu_128_p2              |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln879_fu_122_p2              |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  80|          48|          30|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |fifo_L_drain_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_L_drain_local_in_V_blk_n  |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n       |   9|          2|    1|          2|
    |fifo_L_drain_out_V_din         |  15|          3|   32|         96|
    |p_035_0_in_reg_86              |   9|          2|    6|         12|
    |p_072_0_reg_95                 |   9|          2|    5|         10|
    |p_080_0_reg_75                 |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 141|         29|   55|        148|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |c0_V_reg_156             |  5|   0|    5|          0|
    |icmp_ln501_reg_179       |  1|   0|    1|          0|
    |icmp_ln510_reg_170       |  1|   0|    1|          0|
    |p_035_0_in_reg_86        |  6|   0|    6|          0|
    |p_072_0_reg_95           |  5|   0|    5|          0|
    |p_080_0_reg_75           |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 33|   0|   33|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   L_drain_IO_L2_out<0>  | return value |
|fifo_L_drain_in_V_dout           |  in |   32|   ap_fifo  |    fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_in_V_empty_n        |  in |    1|   ap_fifo  |    fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_in_V_read           | out |    1|   ap_fifo  |    fifo_L_drain_in_V    |    pointer   |
|fifo_L_drain_out_V_din           | out |   32|   ap_fifo  |    fifo_L_drain_out_V   |    pointer   |
|fifo_L_drain_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_L_drain_out_V   |    pointer   |
|fifo_L_drain_out_V_write         | out |    1|   ap_fifo  |    fifo_L_drain_out_V   |    pointer   |
|fifo_L_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
|fifo_L_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_L_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:498]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_080_0 = phi i5 [ 0, %0 ], [ %c0_V, %.loopexit ]"   --->   Operation 12 'phi' 'p_080_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln498 = icmp eq i5 %p_080_0, -13" [src/kernel_kernel.cpp:498]   --->   Operation 13 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%c0_V = add i5 %p_080_0, 1" [src/kernel_kernel.cpp:498]   --->   Operation 15 'add' 'c0_V' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %3, label %2" [src/kernel_kernel.cpp:498]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i5 %p_080_0 to i6" [src/kernel_kernel.cpp:498]   --->   Operation 17 'zext' 'zext_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_080_0, 0" [src/kernel_kernel.cpp:500]   --->   Operation 18 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln498)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %.preheader136.preheader, label %.preheader.preheader" [src/kernel_kernel.cpp:500]   --->   Operation 19 'br' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:510]   --->   Operation 20 'br' <Predicate = (!icmp_ln498 & !icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader136" [src/kernel_kernel.cpp:501]   --->   Operation 21 'br' <Predicate = (!icmp_ln498 & icmp_ln879)> <Delay = 0.60>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:520]   --->   Operation 22 'ret' <Predicate = (icmp_ln498)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_035_0_in = phi i6 [ %c1_V, %hls_label_518 ], [ %zext_ln498, %.preheader.preheader ]"   --->   Operation 23 'phi' 'p_035_0_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.61ns)   --->   "%icmp_ln510 = icmp eq i6 %p_035_0_in, 19" [src/kernel_kernel.cpp:510]   --->   Operation 24 'icmp' 'icmp_ln510' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_1339 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 19, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty_1339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln510, label %.loopexit.loopexit, label %hls_label_518" [src/kernel_kernel.cpp:510]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.43ns)   --->   "%c1_V = add i6 %p_035_0_in, 1" [src/kernel_kernel.cpp:510]   --->   Operation 27 'add' 'c1_V' <Predicate = (!icmp_ln510)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_407 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str92)" [src/kernel_kernel.cpp:510]   --->   Operation 28 'specregionbegin' 'tmp_407' <Predicate = (!icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:511]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.21ns)   --->   "%tmp_1787 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_L_drain_in_V)" [src/kernel_kernel.cpp:515]   --->   Operation 30 'read' 'tmp_1787' <Predicate = (!icmp_ln510)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 31 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_1787)" [src/kernel_kernel.cpp:516]   --->   Operation 31 'write' <Predicate = (!icmp_ln510)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%empty_1340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str92, i32 %tmp_407)" [src/kernel_kernel.cpp:517]   --->   Operation 32 'specregionend' 'empty_1340' <Predicate = (!icmp_ln510)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel.cpp:510]   --->   Operation 33 'br' <Predicate = (!icmp_ln510)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:498]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.63>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%p_072_0 = phi i5 [ %c1_V_18, %hls_label_517 ], [ 1, %.preheader136.preheader ]"   --->   Operation 37 'phi' 'p_072_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.63ns)   --->   "%icmp_ln501 = icmp eq i5 %p_072_0, -12" [src/kernel_kernel.cpp:501]   --->   Operation 38 'icmp' 'icmp_ln501' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1337 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)"   --->   Operation 39 'speclooptripcount' 'empty_1337' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln501, label %.loopexit.loopexit4, label %hls_label_517" [src/kernel_kernel.cpp:501]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.34ns)   --->   "%c1_V_18 = add i5 %p_072_0, 1" [src/kernel_kernel.cpp:501]   --->   Operation 41 'add' 'c1_V_18' <Predicate = (!icmp_ln501)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str91)" [src/kernel_kernel.cpp:501]   --->   Operation 42 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln501)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:502]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln501)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.21ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_L_drain_local_in_V)" [src/kernel_kernel.cpp:506]   --->   Operation 44 'read' 'tmp' <Predicate = (!icmp_ln501)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 45 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp)" [src/kernel_kernel.cpp:507]   --->   Operation 45 'write' <Predicate = (!icmp_ln501)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str91, i32 %tmp_s)" [src/kernel_kernel.cpp:508]   --->   Operation 46 'specregionend' 'empty_1338' <Predicate = (!icmp_ln501)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader136" [src/kernel_kernel.cpp:501]   --->   Operation 47 'br' <Predicate = (!icmp_ln501)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_L_drain_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln498           (br               ) [ 01111111]
p_080_0            (phi              ) [ 00100000]
icmp_ln498         (icmp             ) [ 00111111]
empty              (speclooptripcount) [ 00000000]
c0_V               (add              ) [ 01111111]
br_ln498           (br               ) [ 00000000]
zext_ln498         (zext             ) [ 00111111]
icmp_ln879         (icmp             ) [ 00111111]
br_ln500           (br               ) [ 00000000]
br_ln510           (br               ) [ 00111111]
br_ln501           (br               ) [ 00111111]
ret_ln520          (ret              ) [ 00000000]
p_035_0_in         (phi              ) [ 00010000]
icmp_ln510         (icmp             ) [ 00111111]
empty_1339         (speclooptripcount) [ 00000000]
br_ln510           (br               ) [ 00000000]
c1_V               (add              ) [ 00111111]
tmp_407            (specregionbegin  ) [ 00000000]
specpipeline_ln511 (specpipeline     ) [ 00000000]
tmp_1787           (read             ) [ 00000000]
write_ln516        (write            ) [ 00000000]
empty_1340         (specregionend    ) [ 00000000]
br_ln510           (br               ) [ 00111111]
br_ln0             (br               ) [ 00000000]
br_ln0             (br               ) [ 00000000]
br_ln498           (br               ) [ 01111111]
p_072_0            (phi              ) [ 00000010]
icmp_ln501         (icmp             ) [ 00111111]
empty_1337         (speclooptripcount) [ 00000000]
br_ln501           (br               ) [ 00000000]
c1_V_18            (add              ) [ 00111111]
tmp_s              (specregionbegin  ) [ 00000000]
specpipeline_ln502 (specpipeline     ) [ 00000000]
tmp                (read             ) [ 00000000]
write_ln507        (write            ) [ 00000000]
empty_1338         (specregionend    ) [ 00000000]
br_ln501           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_L_drain_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_L_drain_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_L_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1787_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1787/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln516/4 write_ln507/7 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="75" class="1005" name="p_080_0_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="1"/>
<pin id="77" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_080_0 (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_080_0_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="5" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_080_0/2 "/>
</bind>
</comp>

<comp id="86" class="1005" name="p_035_0_in_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="88" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_035_0_in (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_035_0_in_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="5" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_035_0_in/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="p_072_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="1"/>
<pin id="97" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_072_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_072_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_072_0/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln498_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c0_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln498_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln879_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln510_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln510/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c1_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln501_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln501/6 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c1_V_18_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1_V_18/6 "/>
</bind>
</comp>

<comp id="152" class="1005" name="icmp_ln498_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln498 "/>
</bind>
</comp>

<comp id="156" class="1005" name="c0_V_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c0_V "/>
</bind>
</comp>

<comp id="161" class="1005" name="zext_ln498_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="1"/>
<pin id="163" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln498 "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln879_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln510_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln510 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c1_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c1_V "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln501_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln501 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c1_V_18_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c1_V_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="54" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="68" pin="2"/><net_sink comp="60" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="79" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="79" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="79" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="79" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="89" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="89" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="99" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="99" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="106" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="112" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="164"><net_src comp="118" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="169"><net_src comp="122" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="128" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="134" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="182"><net_src comp="140" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="146" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="99" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_L_drain_out_V | {4 7 }
 - Input state : 
	Port: L_drain_IO_L2_out<0> : fifo_L_drain_in_V | {4 }
	Port: L_drain_IO_L2_out<0> : fifo_L_drain_local_in_V | {7 }
  - Chain level:
	State 1
	State 2
		icmp_ln498 : 1
		c0_V : 1
		br_ln498 : 2
		zext_ln498 : 1
		icmp_ln879 : 1
		br_ln500 : 2
	State 3
		icmp_ln510 : 1
		br_ln510 : 2
		c1_V : 1
	State 4
		empty_1340 : 1
	State 5
	State 6
		icmp_ln501 : 1
		br_ln501 : 2
		c1_V_18 : 1
	State 7
		empty_1338 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  icmp_ln498_fu_106  |    0    |    11   |
|   icmp   |  icmp_ln879_fu_122  |    0    |    11   |
|          |  icmp_ln510_fu_128  |    0    |    11   |
|          |  icmp_ln501_fu_140  |    0    |    11   |
|----------|---------------------|---------|---------|
|          |     c0_V_fu_112     |    0    |    6    |
|    add   |     c1_V_fu_134     |    0    |    6    |
|          |    c1_V_18_fu_146   |    0    |    6    |
|----------|---------------------|---------|---------|
|   read   | tmp_1787_read_fu_54 |    0    |    0    |
|          |    tmp_read_fu_68   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_60   |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln498_fu_118  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    62   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   c0_V_reg_156   |    5   |
|  c1_V_18_reg_183 |    5   |
|   c1_V_reg_174   |    6   |
|icmp_ln498_reg_152|    1   |
|icmp_ln501_reg_179|    1   |
|icmp_ln510_reg_170|    1   |
|icmp_ln879_reg_166|    1   |
| p_035_0_in_reg_86|    6   |
|  p_072_0_reg_95  |    5   |
|  p_080_0_reg_75  |    5   |
|zext_ln498_reg_161|    6   |
+------------------+--------+
|       Total      |   42   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_60 |  p2  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  0.603  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   62   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   71   |
+-----------+--------+--------+--------+
