// Seed: 1573965076
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  reg id_6;
  always @(posedge id_5 - 1) id_6 <= #1 id_5 & 1;
  logic id_7;
  assign id_7 = id_6 + id_3;
  type_14(
      id_1, 1'b0
  );
  logic id_8 = id_5;
  assign id_4 = 1;
  logic id_9;
  logic id_10;
endmodule
