<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trace.c source code [codebrowser/hw/intc/trace.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/intc/trace.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>intc</a>/<a href='trace.c.html'>trace.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is autogenerated by tracetool, do not edit. */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_CPU_SET_APIC_BASE_DSTATE" title='_TRACE_CPU_SET_APIC_BASE_DSTATE' data-ref="_TRACE_CPU_SET_APIC_BASE_DSTATE">_TRACE_CPU_SET_APIC_BASE_DSTATE</dfn>;</td></tr>
<tr><th id="7">7</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_CPU_GET_APIC_BASE_DSTATE" title='_TRACE_CPU_GET_APIC_BASE_DSTATE' data-ref="_TRACE_CPU_GET_APIC_BASE_DSTATE">_TRACE_CPU_GET_APIC_BASE_DSTATE</dfn>;</td></tr>
<tr><th id="8">8</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE">_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE</dfn>;</td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE">_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE</dfn>;</td></tr>
<tr><th id="10">10</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE">_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE</dfn>;</td></tr>
<tr><th id="11">11</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_LOCAL_DELIVER_DSTATE" title='_TRACE_APIC_LOCAL_DELIVER_DSTATE' data-ref="_TRACE_APIC_LOCAL_DELIVER_DSTATE">_TRACE_APIC_LOCAL_DELIVER_DSTATE</dfn>;</td></tr>
<tr><th id="12">12</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_DELIVER_IRQ_DSTATE" title='_TRACE_APIC_DELIVER_IRQ_DSTATE' data-ref="_TRACE_APIC_DELIVER_IRQ_DSTATE">_TRACE_APIC_DELIVER_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="13">13</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_MEM_READL_DSTATE" title='_TRACE_APIC_MEM_READL_DSTATE' data-ref="_TRACE_APIC_MEM_READL_DSTATE">_TRACE_APIC_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="14">14</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_APIC_MEM_WRITEL_DSTATE" title='_TRACE_APIC_MEM_WRITEL_DSTATE' data-ref="_TRACE_APIC_MEM_WRITEL_DSTATE">_TRACE_APIC_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="15">15</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE" title='_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE' data-ref="_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE">_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE</dfn>;</td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE" title='_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE' data-ref="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE">_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE</dfn>;</td></tr>
<tr><th id="17">17</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_IOAPIC_EOI_BROADCAST_DSTATE" title='_TRACE_IOAPIC_EOI_BROADCAST_DSTATE' data-ref="_TRACE_IOAPIC_EOI_BROADCAST_DSTATE">_TRACE_IOAPIC_EOI_BROADCAST_DSTATE</dfn>;</td></tr>
<tr><th id="18">18</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_IOAPIC_MEM_READ_DSTATE" title='_TRACE_IOAPIC_MEM_READ_DSTATE' data-ref="_TRACE_IOAPIC_MEM_READ_DSTATE">_TRACE_IOAPIC_MEM_READ_DSTATE</dfn>;</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_IOAPIC_MEM_WRITE_DSTATE" title='_TRACE_IOAPIC_MEM_WRITE_DSTATE' data-ref="_TRACE_IOAPIC_MEM_WRITE_DSTATE">_TRACE_IOAPIC_MEM_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="20">20</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="22">22</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE</dfn>;</td></tr>
<tr><th id="23">23</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE</dfn>;</td></tr>
<tr><th id="24">24</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE</dfn>;</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE</dfn>;</td></tr>
<tr><th id="26">26</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="27">27</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE</dfn>;</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE</dfn>;</td></tr>
<tr><th id="29">29</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE" title='_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE' data-ref="_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE">_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE</dfn>;</td></tr>
<tr><th id="30">30</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_SET_IRQ_DSTATE" title='_TRACE_SLAVIO_SET_IRQ_DSTATE' data-ref="_TRACE_SLAVIO_SET_IRQ_DSTATE">_TRACE_SLAVIO_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="31">31</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE" title='_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE' data-ref="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE">_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE</dfn>;</td></tr>
<tr><th id="32">32</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE" title='_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE">_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE</dfn>;</td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_ACK_DSTATE" title='_TRACE_GRLIB_IRQMP_ACK_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_ACK_DSTATE">_TRACE_GRLIB_IRQMP_ACK_DSTATE</dfn>;</td></tr>
<tr><th id="34">34</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE" title='_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE">_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="35">35</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE" title='_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE">_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE</dfn>;</td></tr>
<tr><th id="36">36</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE" title='_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE">_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE</dfn>;</td></tr>
<tr><th id="37">37</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_RAISE_IRQ_DSTATE" title='_TRACE_LM32_PIC_RAISE_IRQ_DSTATE' data-ref="_TRACE_LM32_PIC_RAISE_IRQ_DSTATE">_TRACE_LM32_PIC_RAISE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="38">38</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_LOWER_IRQ_DSTATE" title='_TRACE_LM32_PIC_LOWER_IRQ_DSTATE' data-ref="_TRACE_LM32_PIC_LOWER_IRQ_DSTATE">_TRACE_LM32_PIC_LOWER_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="39">39</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_INTERRUPT_DSTATE" title='_TRACE_LM32_PIC_INTERRUPT_DSTATE' data-ref="_TRACE_LM32_PIC_INTERRUPT_DSTATE">_TRACE_LM32_PIC_INTERRUPT_DSTATE</dfn>;</td></tr>
<tr><th id="40">40</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_SET_IM_DSTATE" title='_TRACE_LM32_PIC_SET_IM_DSTATE' data-ref="_TRACE_LM32_PIC_SET_IM_DSTATE">_TRACE_LM32_PIC_SET_IM_DSTATE</dfn>;</td></tr>
<tr><th id="41">41</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_SET_IP_DSTATE" title='_TRACE_LM32_PIC_SET_IP_DSTATE' data-ref="_TRACE_LM32_PIC_SET_IP_DSTATE">_TRACE_LM32_PIC_SET_IP_DSTATE</dfn>;</td></tr>
<tr><th id="42">42</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_GET_IM_DSTATE" title='_TRACE_LM32_PIC_GET_IM_DSTATE' data-ref="_TRACE_LM32_PIC_GET_IM_DSTATE">_TRACE_LM32_PIC_GET_IM_DSTATE</dfn>;</td></tr>
<tr><th id="43">43</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_LM32_PIC_GET_IP_DSTATE" title='_TRACE_LM32_PIC_GET_IP_DSTATE' data-ref="_TRACE_LM32_PIC_GET_IP_DSTATE">_TRACE_LM32_PIC_GET_IP_DSTATE</dfn>;</td></tr>
<tr><th id="44">44</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICP_CHECK_IPI_DSTATE" title='_TRACE_XICS_ICP_CHECK_IPI_DSTATE' data-ref="_TRACE_XICS_ICP_CHECK_IPI_DSTATE">_TRACE_XICS_ICP_CHECK_IPI_DSTATE</dfn>;</td></tr>
<tr><th id="45">45</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICP_ACCEPT_DSTATE" title='_TRACE_XICS_ICP_ACCEPT_DSTATE' data-ref="_TRACE_XICS_ICP_ACCEPT_DSTATE">_TRACE_XICS_ICP_ACCEPT_DSTATE</dfn>;</td></tr>
<tr><th id="46">46</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICP_EOI_DSTATE" title='_TRACE_XICS_ICP_EOI_DSTATE' data-ref="_TRACE_XICS_ICP_EOI_DSTATE">_TRACE_XICS_ICP_EOI_DSTATE</dfn>;</td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICP_IRQ_DSTATE" title='_TRACE_XICS_ICP_IRQ_DSTATE' data-ref="_TRACE_XICS_ICP_IRQ_DSTATE">_TRACE_XICS_ICP_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="48">48</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICP_RAISE_DSTATE" title='_TRACE_XICS_ICP_RAISE_DSTATE' data-ref="_TRACE_XICS_ICP_RAISE_DSTATE">_TRACE_XICS_ICP_RAISE_DSTATE</dfn>;</td></tr>
<tr><th id="49">49</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE</dfn>;</td></tr>
<tr><th id="50">50</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_MASKED_PENDING_DSTATE" title='_TRACE_XICS_MASKED_PENDING_DSTATE' data-ref="_TRACE_XICS_MASKED_PENDING_DSTATE">_TRACE_XICS_MASKED_PENDING_DSTATE</dfn>;</td></tr>
<tr><th id="51">51</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE</dfn>;</td></tr>
<tr><th id="52">52</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE">_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE</dfn>;</td></tr>
<tr><th id="53">53</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE">_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE</dfn>;</td></tr>
<tr><th id="54">54</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE">_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE</dfn>;</td></tr>
<tr><th id="55">55</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ALLOC_DSTATE" title='_TRACE_XICS_ALLOC_DSTATE' data-ref="_TRACE_XICS_ALLOC_DSTATE">_TRACE_XICS_ALLOC_DSTATE</dfn>;</td></tr>
<tr><th id="56">56</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ALLOC_BLOCK_DSTATE" title='_TRACE_XICS_ALLOC_BLOCK_DSTATE' data-ref="_TRACE_XICS_ALLOC_BLOCK_DSTATE">_TRACE_XICS_ALLOC_BLOCK_DSTATE</dfn>;</td></tr>
<tr><th id="57">57</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_FREE_DSTATE" title='_TRACE_XICS_ICS_FREE_DSTATE' data-ref="_TRACE_XICS_ICS_FREE_DSTATE">_TRACE_XICS_ICS_FREE_DSTATE</dfn>;</td></tr>
<tr><th id="58">58</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_XICS_ICS_FREE_WARN_DSTATE" title='_TRACE_XICS_ICS_FREE_WARN_DSTATE' data-ref="_TRACE_XICS_ICS_FREE_WARN_DSTATE">_TRACE_XICS_ICS_FREE_WARN_DSTATE</dfn>;</td></tr>
<tr><th id="59">59</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_FLIC_CREATE_DEVICE_DSTATE" title='_TRACE_FLIC_CREATE_DEVICE_DSTATE' data-ref="_TRACE_FLIC_CREATE_DEVICE_DSTATE">_TRACE_FLIC_CREATE_DEVICE_DSTATE</dfn>;</td></tr>
<tr><th id="60">60</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_FLIC_NO_DEVICE_API_DSTATE" title='_TRACE_FLIC_NO_DEVICE_API_DSTATE' data-ref="_TRACE_FLIC_NO_DEVICE_API_DSTATE">_TRACE_FLIC_NO_DEVICE_API_DSTATE</dfn>;</td></tr>
<tr><th id="61">61</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_FLIC_RESET_FAILED_DSTATE" title='_TRACE_FLIC_RESET_FAILED_DSTATE' data-ref="_TRACE_FLIC_RESET_FAILED_DSTATE">_TRACE_FLIC_RESET_FAILED_DSTATE</dfn>;</td></tr>
<tr><th id="62">62</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE" title='_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE' data-ref="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE">_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE</dfn>;</td></tr>
<tr><th id="63">63</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE" title='_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE' data-ref="_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE">_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE</dfn>;</td></tr>
<tr><th id="64">64</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_SET_IRQ_DSTATE" title='_TRACE_ASPEED_VIC_SET_IRQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_SET_IRQ_DSTATE">_TRACE_ASPEED_VIC_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="65">65</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE" title='_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE">_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE</dfn>;</td></tr>
<tr><th id="66">66</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE" title='_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE">_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="67">67</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_READ_DSTATE" title='_TRACE_ASPEED_VIC_READ_DSTATE' data-ref="_TRACE_ASPEED_VIC_READ_DSTATE">_TRACE_ASPEED_VIC_READ_DSTATE</dfn>;</td></tr>
<tr><th id="68">68</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_WRITE_DSTATE" title='_TRACE_ASPEED_VIC_WRITE_DSTATE' data-ref="_TRACE_ASPEED_VIC_WRITE_DSTATE">_TRACE_ASPEED_VIC_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="69">69</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_ENABLE_IRQ_DSTATE" title='_TRACE_GIC_ENABLE_IRQ_DSTATE' data-ref="_TRACE_GIC_ENABLE_IRQ_DSTATE">_TRACE_GIC_ENABLE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="70">70</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_DISABLE_IRQ_DSTATE" title='_TRACE_GIC_DISABLE_IRQ_DSTATE' data-ref="_TRACE_GIC_DISABLE_IRQ_DSTATE">_TRACE_GIC_DISABLE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="71">71</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_SET_IRQ_DSTATE" title='_TRACE_GIC_SET_IRQ_DSTATE' data-ref="_TRACE_GIC_SET_IRQ_DSTATE">_TRACE_GIC_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="72">72</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_UPDATE_BESTIRQ_DSTATE" title='_TRACE_GIC_UPDATE_BESTIRQ_DSTATE' data-ref="_TRACE_GIC_UPDATE_BESTIRQ_DSTATE">_TRACE_GIC_UPDATE_BESTIRQ_DSTATE</dfn>;</td></tr>
<tr><th id="73">73</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_UPDATE_SET_IRQ_DSTATE" title='_TRACE_GIC_UPDATE_SET_IRQ_DSTATE' data-ref="_TRACE_GIC_UPDATE_SET_IRQ_DSTATE">_TRACE_GIC_UPDATE_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="74">74</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE" title='_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE' data-ref="_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE">_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="75">75</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_PMR_READ_DSTATE" title='_TRACE_GICV3_ICC_PMR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_PMR_READ_DSTATE">_TRACE_GICV3_ICC_PMR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="76">76</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_PMR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_PMR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_PMR_WRITE_DSTATE">_TRACE_GICV3_ICC_PMR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="77">77</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_BPR_READ_DSTATE" title='_TRACE_GICV3_ICC_BPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_BPR_READ_DSTATE">_TRACE_GICV3_ICC_BPR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="78">78</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_BPR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_BPR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_BPR_WRITE_DSTATE">_TRACE_GICV3_ICC_BPR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="79">79</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_AP_READ_DSTATE" title='_TRACE_GICV3_ICC_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_AP_READ_DSTATE">_TRACE_GICV3_ICC_AP_READ_DSTATE</dfn>;</td></tr>
<tr><th id="80">80</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICC_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_AP_WRITE_DSTATE">_TRACE_GICV3_ICC_AP_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="81">81</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE">_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE</dfn>;</td></tr>
<tr><th id="82">82</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE">_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="83">83</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE">_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE</dfn>;</td></tr>
<tr><th id="84">84</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE">_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="85">85</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_READ_DSTATE" title='_TRACE_GICV3_ICC_CTLR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_READ_DSTATE">_TRACE_GICV3_ICC_CTLR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="86">86</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE">_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="87">87</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE" title='_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE">_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE</dfn>;</td></tr>
<tr><th id="88">88</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE" title='_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE">_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="89">89</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_UPDATE_DSTATE" title='_TRACE_GICV3_CPUIF_UPDATE_DSTATE' data-ref="_TRACE_GICV3_CPUIF_UPDATE_DSTATE">_TRACE_GICV3_CPUIF_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="90">90</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE" title='_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE' data-ref="_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE">_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE</dfn>;</td></tr>
<tr><th id="91">91</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE" title='_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE' data-ref="_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE">_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE</dfn>;</td></tr>
<tr><th id="92">92</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IAR0_READ_DSTATE" title='_TRACE_GICV3_ICC_IAR0_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IAR0_READ_DSTATE">_TRACE_GICV3_ICC_IAR0_READ_DSTATE</dfn>;</td></tr>
<tr><th id="93">93</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IAR1_READ_DSTATE" title='_TRACE_GICV3_ICC_IAR1_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IAR1_READ_DSTATE">_TRACE_GICV3_ICC_IAR1_READ_DSTATE</dfn>;</td></tr>
<tr><th id="94">94</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE">_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="95">95</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE" title='_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE">_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE</dfn>;</td></tr>
<tr><th id="96">96</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE" title='_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE">_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE</dfn>;</td></tr>
<tr><th id="97">97</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_DIR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_DIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_DIR_WRITE_DSTATE">_TRACE_GICV3_ICC_DIR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="98">98</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_RPR_READ_DSTATE" title='_TRACE_GICV3_ICC_RPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_RPR_READ_DSTATE">_TRACE_GICV3_ICC_RPR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="99">99</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_AP_READ_DSTATE" title='_TRACE_GICV3_ICH_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_AP_READ_DSTATE">_TRACE_GICV3_ICH_AP_READ_DSTATE</dfn>;</td></tr>
<tr><th id="100">100</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICH_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_AP_WRITE_DSTATE">_TRACE_GICV3_ICH_AP_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="101">101</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_HCR_READ_DSTATE" title='_TRACE_GICV3_ICH_HCR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_HCR_READ_DSTATE">_TRACE_GICV3_ICH_HCR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="102">102</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_HCR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_HCR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_HCR_WRITE_DSTATE">_TRACE_GICV3_ICH_HCR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="103">103</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VMCR_READ_DSTATE" title='_TRACE_GICV3_ICH_VMCR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_VMCR_READ_DSTATE">_TRACE_GICV3_ICH_VMCR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="104">104</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE">_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="105">105</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR_READ_DSTATE" title='_TRACE_GICV3_ICH_LR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LR_READ_DSTATE">_TRACE_GICV3_ICH_LR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="106">106</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR32_READ_DSTATE" title='_TRACE_GICV3_ICH_LR32_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LR32_READ_DSTATE">_TRACE_GICV3_ICH_LR32_READ_DSTATE</dfn>;</td></tr>
<tr><th id="107">107</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LRC_READ_DSTATE" title='_TRACE_GICV3_ICH_LRC_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LRC_READ_DSTATE">_TRACE_GICV3_ICH_LRC_READ_DSTATE</dfn>;</td></tr>
<tr><th id="108">108</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LR_WRITE_DSTATE">_TRACE_GICV3_ICH_LR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="109">109</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR32_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LR32_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LR32_WRITE_DSTATE">_TRACE_GICV3_ICH_LR32_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="110">110</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LRC_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LRC_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LRC_WRITE_DSTATE">_TRACE_GICV3_ICH_LRC_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="111">111</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VTR_READ_DSTATE" title='_TRACE_GICV3_ICH_VTR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_VTR_READ_DSTATE">_TRACE_GICV3_ICH_VTR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="112">112</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_MISR_READ_DSTATE" title='_TRACE_GICV3_ICH_MISR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_MISR_READ_DSTATE">_TRACE_GICV3_ICH_MISR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="113">113</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_EISR_READ_DSTATE" title='_TRACE_GICV3_ICH_EISR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_EISR_READ_DSTATE">_TRACE_GICV3_ICH_EISR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="114">114</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_ELRSR_READ_DSTATE" title='_TRACE_GICV3_ICH_ELRSR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_ELRSR_READ_DSTATE">_TRACE_GICV3_ICH_ELRSR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="115">115</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_AP_READ_DSTATE" title='_TRACE_GICV3_ICV_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_AP_READ_DSTATE">_TRACE_GICV3_ICV_AP_READ_DSTATE</dfn>;</td></tr>
<tr><th id="116">116</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICV_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_AP_WRITE_DSTATE">_TRACE_GICV3_ICV_AP_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="117">117</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_BPR_READ_DSTATE" title='_TRACE_GICV3_ICV_BPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_BPR_READ_DSTATE">_TRACE_GICV3_ICV_BPR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="118">118</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_BPR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_BPR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_BPR_WRITE_DSTATE">_TRACE_GICV3_ICV_BPR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="119">119</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_PMR_READ_DSTATE" title='_TRACE_GICV3_ICV_PMR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_PMR_READ_DSTATE">_TRACE_GICV3_ICV_PMR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="120">120</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_PMR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_PMR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_PMR_WRITE_DSTATE">_TRACE_GICV3_ICV_PMR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="121">121</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE" title='_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE">_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE</dfn>;</td></tr>
<tr><th id="122">122</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE" title='_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE">_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="123">123</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_CTLR_READ_DSTATE" title='_TRACE_GICV3_ICV_CTLR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_CTLR_READ_DSTATE">_TRACE_GICV3_ICV_CTLR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="124">124</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE">_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="125">125</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_RPR_READ_DSTATE" title='_TRACE_GICV3_ICV_RPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_RPR_READ_DSTATE">_TRACE_GICV3_ICV_RPR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="126">126</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_HPPIR_READ_DSTATE" title='_TRACE_GICV3_ICV_HPPIR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_HPPIR_READ_DSTATE">_TRACE_GICV3_ICV_HPPIR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="127">127</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_DIR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_DIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_DIR_WRITE_DSTATE">_TRACE_GICV3_ICV_DIR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="128">128</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IAR_READ_DSTATE" title='_TRACE_GICV3_ICV_IAR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_IAR_READ_DSTATE">_TRACE_GICV3_ICV_IAR_READ_DSTATE</dfn>;</td></tr>
<tr><th id="129">129</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE">_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="130">130</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE" title='_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE' data-ref="_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE">_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="131">131</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE" title='_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE' data-ref="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE">_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE</dfn>;</td></tr>
<tr><th id="132">132</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_READ_DSTATE" title='_TRACE_GICV3_DIST_READ_DSTATE' data-ref="_TRACE_GICV3_DIST_READ_DSTATE">_TRACE_GICV3_DIST_READ_DSTATE</dfn>;</td></tr>
<tr><th id="133">133</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_BADREAD_DSTATE" title='_TRACE_GICV3_DIST_BADREAD_DSTATE' data-ref="_TRACE_GICV3_DIST_BADREAD_DSTATE">_TRACE_GICV3_DIST_BADREAD_DSTATE</dfn>;</td></tr>
<tr><th id="134">134</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_WRITE_DSTATE" title='_TRACE_GICV3_DIST_WRITE_DSTATE' data-ref="_TRACE_GICV3_DIST_WRITE_DSTATE">_TRACE_GICV3_DIST_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="135">135</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_BADWRITE_DSTATE" title='_TRACE_GICV3_DIST_BADWRITE_DSTATE' data-ref="_TRACE_GICV3_DIST_BADWRITE_DSTATE">_TRACE_GICV3_DIST_BADWRITE_DSTATE</dfn>;</td></tr>
<tr><th id="136">136</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_SET_IRQ_DSTATE" title='_TRACE_GICV3_DIST_SET_IRQ_DSTATE' data-ref="_TRACE_GICV3_DIST_SET_IRQ_DSTATE">_TRACE_GICV3_DIST_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="137">137</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_READ_DSTATE" title='_TRACE_GICV3_REDIST_READ_DSTATE' data-ref="_TRACE_GICV3_REDIST_READ_DSTATE">_TRACE_GICV3_REDIST_READ_DSTATE</dfn>;</td></tr>
<tr><th id="138">138</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_BADREAD_DSTATE" title='_TRACE_GICV3_REDIST_BADREAD_DSTATE' data-ref="_TRACE_GICV3_REDIST_BADREAD_DSTATE">_TRACE_GICV3_REDIST_BADREAD_DSTATE</dfn>;</td></tr>
<tr><th id="139">139</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_WRITE_DSTATE" title='_TRACE_GICV3_REDIST_WRITE_DSTATE' data-ref="_TRACE_GICV3_REDIST_WRITE_DSTATE">_TRACE_GICV3_REDIST_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="140">140</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_BADWRITE_DSTATE" title='_TRACE_GICV3_REDIST_BADWRITE_DSTATE' data-ref="_TRACE_GICV3_REDIST_BADWRITE_DSTATE">_TRACE_GICV3_REDIST_BADWRITE_DSTATE</dfn>;</td></tr>
<tr><th id="141">141</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_SET_IRQ_DSTATE" title='_TRACE_GICV3_REDIST_SET_IRQ_DSTATE' data-ref="_TRACE_GICV3_REDIST_SET_IRQ_DSTATE">_TRACE_GICV3_REDIST_SET_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="142">142</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_SEND_SGI_DSTATE" title='_TRACE_GICV3_REDIST_SEND_SGI_DSTATE' data-ref="_TRACE_GICV3_REDIST_SEND_SGI_DSTATE">_TRACE_GICV3_REDIST_SEND_SGI_DSTATE</dfn>;</td></tr>
<tr><th id="143">143</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_RECOMPUTE_STATE_DSTATE" title='_TRACE_NVIC_RECOMPUTE_STATE_DSTATE' data-ref="_TRACE_NVIC_RECOMPUTE_STATE_DSTATE">_TRACE_NVIC_RECOMPUTE_STATE_DSTATE</dfn>;</td></tr>
<tr><th id="144">144</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PRIO_DSTATE" title='_TRACE_NVIC_SET_PRIO_DSTATE' data-ref="_TRACE_NVIC_SET_PRIO_DSTATE">_TRACE_NVIC_SET_PRIO_DSTATE</dfn>;</td></tr>
<tr><th id="145">145</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_IRQ_UPDATE_DSTATE" title='_TRACE_NVIC_IRQ_UPDATE_DSTATE' data-ref="_TRACE_NVIC_IRQ_UPDATE_DSTATE">_TRACE_NVIC_IRQ_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="146">146</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_ESCALATE_PRIO_DSTATE" title='_TRACE_NVIC_ESCALATE_PRIO_DSTATE' data-ref="_TRACE_NVIC_ESCALATE_PRIO_DSTATE">_TRACE_NVIC_ESCALATE_PRIO_DSTATE</dfn>;</td></tr>
<tr><th id="147">147</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_ESCALATE_DISABLED_DSTATE" title='_TRACE_NVIC_ESCALATE_DISABLED_DSTATE' data-ref="_TRACE_NVIC_ESCALATE_DISABLED_DSTATE">_TRACE_NVIC_ESCALATE_DISABLED_DSTATE</dfn>;</td></tr>
<tr><th id="148">148</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PENDING_DSTATE" title='_TRACE_NVIC_SET_PENDING_DSTATE' data-ref="_TRACE_NVIC_SET_PENDING_DSTATE">_TRACE_NVIC_SET_PENDING_DSTATE</dfn>;</td></tr>
<tr><th id="149">149</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_CLEAR_PENDING_DSTATE" title='_TRACE_NVIC_CLEAR_PENDING_DSTATE' data-ref="_TRACE_NVIC_CLEAR_PENDING_DSTATE">_TRACE_NVIC_CLEAR_PENDING_DSTATE</dfn>;</td></tr>
<tr><th id="150">150</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE" title='_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE' data-ref="_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE">_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE</dfn>;</td></tr>
<tr><th id="151">151</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE" title='_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE' data-ref="_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE">_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="152">152</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_COMPLETE_IRQ_DSTATE" title='_TRACE_NVIC_COMPLETE_IRQ_DSTATE' data-ref="_TRACE_NVIC_COMPLETE_IRQ_DSTATE">_TRACE_NVIC_COMPLETE_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="153">153</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE" title='_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE' data-ref="_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE">_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE</dfn>;</td></tr>
<tr><th id="154">154</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SYSREG_READ_DSTATE" title='_TRACE_NVIC_SYSREG_READ_DSTATE' data-ref="_TRACE_NVIC_SYSREG_READ_DSTATE">_TRACE_NVIC_SYSREG_READ_DSTATE</dfn>;</td></tr>
<tr><th id="155">155</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_NVIC_SYSREG_WRITE_DSTATE" title='_TRACE_NVIC_SYSREG_WRITE_DSTATE' data-ref="_TRACE_NVIC_SYSREG_WRITE_DSTATE">_TRACE_NVIC_SYSREG_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="156">156</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_CPU_SET_APIC_BASE_EVENT" title='_TRACE_CPU_SET_APIC_BASE_EVENT' data-ref="_TRACE_CPU_SET_APIC_BASE_EVENT">_TRACE_CPU_SET_APIC_BASE_EVENT</dfn> = {</td></tr>
<tr><th id="157">157</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="158">158</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"cpu_set_apic_base"</q>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#309" title="1" data-ref="_M/TRACE_CPU_SET_APIC_BASE_ENABLED">TRACE_CPU_SET_APIC_BASE_ENABLED</a>,</td></tr>
<tr><th id="161">161</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_CPU_SET_APIC_BASE_DSTATE" title='_TRACE_CPU_SET_APIC_BASE_DSTATE' data-ref="_TRACE_CPU_SET_APIC_BASE_DSTATE">_TRACE_CPU_SET_APIC_BASE_DSTATE</a> </td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_CPU_GET_APIC_BASE_EVENT" title='_TRACE_CPU_GET_APIC_BASE_EVENT' data-ref="_TRACE_CPU_GET_APIC_BASE_EVENT">_TRACE_CPU_GET_APIC_BASE_EVENT</dfn> = {</td></tr>
<tr><th id="164">164</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="165">165</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"cpu_get_apic_base"</q>,</td></tr>
<tr><th id="167">167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#310" title="1" data-ref="_M/TRACE_CPU_GET_APIC_BASE_ENABLED">TRACE_CPU_GET_APIC_BASE_ENABLED</a>,</td></tr>
<tr><th id="168">168</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_CPU_GET_APIC_BASE_DSTATE" title='_TRACE_CPU_GET_APIC_BASE_DSTATE' data-ref="_TRACE_CPU_GET_APIC_BASE_DSTATE">_TRACE_CPU_GET_APIC_BASE_DSTATE</a> </td></tr>
<tr><th id="169">169</th><td>};</td></tr>
<tr><th id="170">170</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT">_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT</dfn> = {</td></tr>
<tr><th id="171">171</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="172">172</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="173">173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_report_irq_delivered"</q>,</td></tr>
<tr><th id="174">174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#311" title="1" data-ref="_M/TRACE_APIC_REPORT_IRQ_DELIVERED_ENABLED">TRACE_APIC_REPORT_IRQ_DELIVERED_ENABLED</a>,</td></tr>
<tr><th id="175">175</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE">_TRACE_APIC_REPORT_IRQ_DELIVERED_DSTATE</a> </td></tr>
<tr><th id="176">176</th><td>};</td></tr>
<tr><th id="177">177</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT">_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT</dfn> = {</td></tr>
<tr><th id="178">178</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="179">179</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="180">180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_reset_irq_delivered"</q>,</td></tr>
<tr><th id="181">181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#312" title="1" data-ref="_M/TRACE_APIC_RESET_IRQ_DELIVERED_ENABLED">TRACE_APIC_RESET_IRQ_DELIVERED_ENABLED</a>,</td></tr>
<tr><th id="182">182</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE">_TRACE_APIC_RESET_IRQ_DELIVERED_DSTATE</a> </td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_GET_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_GET_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_GET_IRQ_DELIVERED_EVENT">_TRACE_APIC_GET_IRQ_DELIVERED_EVENT</dfn> = {</td></tr>
<tr><th id="185">185</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="186">186</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="187">187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_get_irq_delivered"</q>,</td></tr>
<tr><th id="188">188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#313" title="1" data-ref="_M/TRACE_APIC_GET_IRQ_DELIVERED_ENABLED">TRACE_APIC_GET_IRQ_DELIVERED_ENABLED</a>,</td></tr>
<tr><th id="189">189</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE" title='_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE' data-ref="_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE">_TRACE_APIC_GET_IRQ_DELIVERED_DSTATE</a> </td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_LOCAL_DELIVER_EVENT" title='_TRACE_APIC_LOCAL_DELIVER_EVENT' data-ref="_TRACE_APIC_LOCAL_DELIVER_EVENT">_TRACE_APIC_LOCAL_DELIVER_EVENT</dfn> = {</td></tr>
<tr><th id="192">192</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="193">193</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="194">194</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_local_deliver"</q>,</td></tr>
<tr><th id="195">195</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#314" title="1" data-ref="_M/TRACE_APIC_LOCAL_DELIVER_ENABLED">TRACE_APIC_LOCAL_DELIVER_ENABLED</a>,</td></tr>
<tr><th id="196">196</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_LOCAL_DELIVER_DSTATE" title='_TRACE_APIC_LOCAL_DELIVER_DSTATE' data-ref="_TRACE_APIC_LOCAL_DELIVER_DSTATE">_TRACE_APIC_LOCAL_DELIVER_DSTATE</a> </td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_DELIVER_IRQ_EVENT" title='_TRACE_APIC_DELIVER_IRQ_EVENT' data-ref="_TRACE_APIC_DELIVER_IRQ_EVENT">_TRACE_APIC_DELIVER_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="199">199</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="200">200</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="201">201</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_deliver_irq"</q>,</td></tr>
<tr><th id="202">202</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#315" title="1" data-ref="_M/TRACE_APIC_DELIVER_IRQ_ENABLED">TRACE_APIC_DELIVER_IRQ_ENABLED</a>,</td></tr>
<tr><th id="203">203</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_DELIVER_IRQ_DSTATE" title='_TRACE_APIC_DELIVER_IRQ_DSTATE' data-ref="_TRACE_APIC_DELIVER_IRQ_DSTATE">_TRACE_APIC_DELIVER_IRQ_DSTATE</a> </td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_MEM_READL_EVENT" title='_TRACE_APIC_MEM_READL_EVENT' data-ref="_TRACE_APIC_MEM_READL_EVENT">_TRACE_APIC_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="206">206</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="207">207</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="208">208</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_mem_readl"</q>,</td></tr>
<tr><th id="209">209</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#316" title="1" data-ref="_M/TRACE_APIC_MEM_READL_ENABLED">TRACE_APIC_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="210">210</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_MEM_READL_DSTATE" title='_TRACE_APIC_MEM_READL_DSTATE' data-ref="_TRACE_APIC_MEM_READL_DSTATE">_TRACE_APIC_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_APIC_MEM_WRITEL_EVENT" title='_TRACE_APIC_MEM_WRITEL_EVENT' data-ref="_TRACE_APIC_MEM_WRITEL_EVENT">_TRACE_APIC_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="213">213</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="214">214</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="215">215</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"apic_mem_writel"</q>,</td></tr>
<tr><th id="216">216</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#317" title="1" data-ref="_M/TRACE_APIC_MEM_WRITEL_ENABLED">TRACE_APIC_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="217">217</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_MEM_WRITEL_DSTATE" title='_TRACE_APIC_MEM_WRITEL_DSTATE' data-ref="_TRACE_APIC_MEM_WRITEL_DSTATE">_TRACE_APIC_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="218">218</th><td>};</td></tr>
<tr><th id="219">219</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT" title='_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT' data-ref="_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT">_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT</dfn> = {</td></tr>
<tr><th id="220">220</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="221">221</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="222">222</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ioapic_set_remote_irr"</q>,</td></tr>
<tr><th id="223">223</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#318" title="1" data-ref="_M/TRACE_IOAPIC_SET_REMOTE_IRR_ENABLED">TRACE_IOAPIC_SET_REMOTE_IRR_ENABLED</a>,</td></tr>
<tr><th id="224">224</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE" title='_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE' data-ref="_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE">_TRACE_IOAPIC_SET_REMOTE_IRR_DSTATE</a> </td></tr>
<tr><th id="225">225</th><td>};</td></tr>
<tr><th id="226">226</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT" title='_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT' data-ref="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT">_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT</dfn> = {</td></tr>
<tr><th id="227">227</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="228">228</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="229">229</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ioapic_clear_remote_irr"</q>,</td></tr>
<tr><th id="230">230</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#319" title="1" data-ref="_M/TRACE_IOAPIC_CLEAR_REMOTE_IRR_ENABLED">TRACE_IOAPIC_CLEAR_REMOTE_IRR_ENABLED</a>,</td></tr>
<tr><th id="231">231</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE" title='_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE' data-ref="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE">_TRACE_IOAPIC_CLEAR_REMOTE_IRR_DSTATE</a> </td></tr>
<tr><th id="232">232</th><td>};</td></tr>
<tr><th id="233">233</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_IOAPIC_EOI_BROADCAST_EVENT" title='_TRACE_IOAPIC_EOI_BROADCAST_EVENT' data-ref="_TRACE_IOAPIC_EOI_BROADCAST_EVENT">_TRACE_IOAPIC_EOI_BROADCAST_EVENT</dfn> = {</td></tr>
<tr><th id="234">234</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="235">235</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="236">236</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ioapic_eoi_broadcast"</q>,</td></tr>
<tr><th id="237">237</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#320" title="1" data-ref="_M/TRACE_IOAPIC_EOI_BROADCAST_ENABLED">TRACE_IOAPIC_EOI_BROADCAST_ENABLED</a>,</td></tr>
<tr><th id="238">238</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_EOI_BROADCAST_DSTATE" title='_TRACE_IOAPIC_EOI_BROADCAST_DSTATE' data-ref="_TRACE_IOAPIC_EOI_BROADCAST_DSTATE">_TRACE_IOAPIC_EOI_BROADCAST_DSTATE</a> </td></tr>
<tr><th id="239">239</th><td>};</td></tr>
<tr><th id="240">240</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_IOAPIC_MEM_READ_EVENT" title='_TRACE_IOAPIC_MEM_READ_EVENT' data-ref="_TRACE_IOAPIC_MEM_READ_EVENT">_TRACE_IOAPIC_MEM_READ_EVENT</dfn> = {</td></tr>
<tr><th id="241">241</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="242">242</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="243">243</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ioapic_mem_read"</q>,</td></tr>
<tr><th id="244">244</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#321" title="1" data-ref="_M/TRACE_IOAPIC_MEM_READ_ENABLED">TRACE_IOAPIC_MEM_READ_ENABLED</a>,</td></tr>
<tr><th id="245">245</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_MEM_READ_DSTATE" title='_TRACE_IOAPIC_MEM_READ_DSTATE' data-ref="_TRACE_IOAPIC_MEM_READ_DSTATE">_TRACE_IOAPIC_MEM_READ_DSTATE</a> </td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_IOAPIC_MEM_WRITE_EVENT" title='_TRACE_IOAPIC_MEM_WRITE_EVENT' data-ref="_TRACE_IOAPIC_MEM_WRITE_EVENT">_TRACE_IOAPIC_MEM_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="248">248</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="249">249</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="250">250</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"ioapic_mem_write"</q>,</td></tr>
<tr><th id="251">251</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#322" title="1" data-ref="_M/TRACE_IOAPIC_MEM_WRITE_ENABLED">TRACE_IOAPIC_MEM_WRITE_ENABLED</a>,</td></tr>
<tr><th id="252">252</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_MEM_WRITE_DSTATE" title='_TRACE_IOAPIC_MEM_WRITE_DSTATE' data-ref="_TRACE_IOAPIC_MEM_WRITE_DSTATE">_TRACE_IOAPIC_MEM_WRITE_DSTATE</a> </td></tr>
<tr><th id="253">253</th><td>};</td></tr>
<tr><th id="254">254</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT">_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="255">255</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="256">256</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="257">257</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctl_mem_readl"</q>,</td></tr>
<tr><th id="258">258</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#323" title="1" data-ref="_M/TRACE_SLAVIO_INTCTL_MEM_READL_ENABLED">TRACE_SLAVIO_INTCTL_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="259">259</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="260">260</th><td>};</td></tr>
<tr><th id="261">261</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="262">262</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="263">263</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="264">264</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctl_mem_writel"</q>,</td></tr>
<tr><th id="265">265</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#324" title="1" data-ref="_M/TRACE_SLAVIO_INTCTL_MEM_WRITEL_ENABLED">TRACE_SLAVIO_INTCTL_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="266">266</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="267">267</th><td>};</td></tr>
<tr><th id="268">268</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT</dfn> = {</td></tr>
<tr><th id="269">269</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="270">270</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="271">271</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctl_mem_writel_clear"</q>,</td></tr>
<tr><th id="272">272</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#325" title="1" data-ref="_M/TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_ENABLED">TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_ENABLED</a>,</td></tr>
<tr><th id="273">273</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_DSTATE</a> </td></tr>
<tr><th id="274">274</th><td>};</td></tr>
<tr><th id="275">275</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT</dfn> = {</td></tr>
<tr><th id="276">276</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="277">277</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="278">278</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctl_mem_writel_set"</q>,</td></tr>
<tr><th id="279">279</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#326" title="1" data-ref="_M/TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_ENABLED">TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_ENABLED</a>,</td></tr>
<tr><th id="280">280</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_DSTATE</a> </td></tr>
<tr><th id="281">281</th><td>};</td></tr>
<tr><th id="282">282</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT</dfn> = {</td></tr>
<tr><th id="283">283</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="284">284</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="285">285</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctlm_mem_readl"</q>,</td></tr>
<tr><th id="286">286</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#327" title="1" data-ref="_M/TRACE_SLAVIO_INTCTLM_MEM_READL_ENABLED">TRACE_SLAVIO_INTCTLM_MEM_READL_ENABLED</a>,</td></tr>
<tr><th id="287">287</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_READL_DSTATE</a> </td></tr>
<tr><th id="288">288</th><td>};</td></tr>
<tr><th id="289">289</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT</dfn> = {</td></tr>
<tr><th id="290">290</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="291">291</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="292">292</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctlm_mem_writel"</q>,</td></tr>
<tr><th id="293">293</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#328" title="1" data-ref="_M/TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLED">TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLED</a>,</td></tr>
<tr><th id="294">294</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DSTATE</a> </td></tr>
<tr><th id="295">295</th><td>};</td></tr>
<tr><th id="296">296</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="297">297</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="298">298</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="299">299</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctlm_mem_writel_enable"</q>,</td></tr>
<tr><th id="300">300</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#329" title="1" data-ref="_M/TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_ENABLED">TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="301">301</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_DSTATE</a> </td></tr>
<tr><th id="302">302</th><td>};</td></tr>
<tr><th id="303">303</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT</dfn> = {</td></tr>
<tr><th id="304">304</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="305">305</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="306">306</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctlm_mem_writel_disable"</q>,</td></tr>
<tr><th id="307">307</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#330" title="1" data-ref="_M/TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_ENABLED">TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_ENABLED</a>,</td></tr>
<tr><th id="308">308</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_DSTATE</a> </td></tr>
<tr><th id="309">309</th><td>};</td></tr>
<tr><th id="310">310</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT</dfn> = {</td></tr>
<tr><th id="311">311</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="312">312</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="313">313</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_intctlm_mem_writel_target"</q>,</td></tr>
<tr><th id="314">314</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#331" title="1" data-ref="_M/TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_ENABLED">TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_ENABLED</a>,</td></tr>
<tr><th id="315">315</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_DSTATE</a> </td></tr>
<tr><th id="316">316</th><td>};</td></tr>
<tr><th id="317">317</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT" title='_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT' data-ref="_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT">_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT</dfn> = {</td></tr>
<tr><th id="318">318</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="319">319</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="320">320</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_check_interrupts"</q>,</td></tr>
<tr><th id="321">321</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#332" title="1" data-ref="_M/TRACE_SLAVIO_CHECK_INTERRUPTS_ENABLED">TRACE_SLAVIO_CHECK_INTERRUPTS_ENABLED</a>,</td></tr>
<tr><th id="322">322</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE" title='_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE' data-ref="_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE">_TRACE_SLAVIO_CHECK_INTERRUPTS_DSTATE</a> </td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_SET_IRQ_EVENT" title='_TRACE_SLAVIO_SET_IRQ_EVENT' data-ref="_TRACE_SLAVIO_SET_IRQ_EVENT">_TRACE_SLAVIO_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="325">325</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="326">326</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="327">327</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_set_irq"</q>,</td></tr>
<tr><th id="328">328</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#333" title="1" data-ref="_M/TRACE_SLAVIO_SET_IRQ_ENABLED">TRACE_SLAVIO_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="329">329</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_SET_IRQ_DSTATE" title='_TRACE_SLAVIO_SET_IRQ_DSTATE' data-ref="_TRACE_SLAVIO_SET_IRQ_DSTATE">_TRACE_SLAVIO_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="330">330</th><td>};</td></tr>
<tr><th id="331">331</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT" title='_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT' data-ref="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT">_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT</dfn> = {</td></tr>
<tr><th id="332">332</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="333">333</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="334">334</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"slavio_set_timer_irq_cpu"</q>,</td></tr>
<tr><th id="335">335</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#334" title="1" data-ref="_M/TRACE_SLAVIO_SET_TIMER_IRQ_CPU_ENABLED">TRACE_SLAVIO_SET_TIMER_IRQ_CPU_ENABLED</a>,</td></tr>
<tr><th id="336">336</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE" title='_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE' data-ref="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE">_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_DSTATE</a> </td></tr>
<tr><th id="337">337</th><td>};</td></tr>
<tr><th id="338">338</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT" title='_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT' data-ref="_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT">_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT</dfn> = {</td></tr>
<tr><th id="339">339</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="340">340</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="341">341</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_irqmp_check_irqs"</q>,</td></tr>
<tr><th id="342">342</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#335" title="1" data-ref="_M/TRACE_GRLIB_IRQMP_CHECK_IRQS_ENABLED">TRACE_GRLIB_IRQMP_CHECK_IRQS_ENABLED</a>,</td></tr>
<tr><th id="343">343</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE" title='_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE">_TRACE_GRLIB_IRQMP_CHECK_IRQS_DSTATE</a> </td></tr>
<tr><th id="344">344</th><td>};</td></tr>
<tr><th id="345">345</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_ACK_EVENT" title='_TRACE_GRLIB_IRQMP_ACK_EVENT' data-ref="_TRACE_GRLIB_IRQMP_ACK_EVENT">_TRACE_GRLIB_IRQMP_ACK_EVENT</dfn> = {</td></tr>
<tr><th id="346">346</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="347">347</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="348">348</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_irqmp_ack"</q>,</td></tr>
<tr><th id="349">349</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#336" title="1" data-ref="_M/TRACE_GRLIB_IRQMP_ACK_ENABLED">TRACE_GRLIB_IRQMP_ACK_ENABLED</a>,</td></tr>
<tr><th id="350">350</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_ACK_DSTATE" title='_TRACE_GRLIB_IRQMP_ACK_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_ACK_DSTATE">_TRACE_GRLIB_IRQMP_ACK_DSTATE</a> </td></tr>
<tr><th id="351">351</th><td>};</td></tr>
<tr><th id="352">352</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT" title='_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT' data-ref="_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT">_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="353">353</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="354">354</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="355">355</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_irqmp_set_irq"</q>,</td></tr>
<tr><th id="356">356</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#337" title="1" data-ref="_M/TRACE_GRLIB_IRQMP_SET_IRQ_ENABLED">TRACE_GRLIB_IRQMP_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="357">357</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE" title='_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE">_TRACE_GRLIB_IRQMP_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="358">358</th><td>};</td></tr>
<tr><th id="359">359</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT" title='_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT' data-ref="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT">_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT</dfn> = {</td></tr>
<tr><th id="360">360</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="361">361</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="362">362</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_irqmp_readl_unknown"</q>,</td></tr>
<tr><th id="363">363</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#338" title="1" data-ref="_M/TRACE_GRLIB_IRQMP_READL_UNKNOWN_ENABLED">TRACE_GRLIB_IRQMP_READL_UNKNOWN_ENABLED</a>,</td></tr>
<tr><th id="364">364</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE" title='_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE">_TRACE_GRLIB_IRQMP_READL_UNKNOWN_DSTATE</a> </td></tr>
<tr><th id="365">365</th><td>};</td></tr>
<tr><th id="366">366</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT" title='_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT' data-ref="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT">_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT</dfn> = {</td></tr>
<tr><th id="367">367</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="368">368</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="369">369</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"grlib_irqmp_writel_unknown"</q>,</td></tr>
<tr><th id="370">370</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#339" title="1" data-ref="_M/TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_ENABLED">TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_ENABLED</a>,</td></tr>
<tr><th id="371">371</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE" title='_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE' data-ref="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE">_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_DSTATE</a> </td></tr>
<tr><th id="372">372</th><td>};</td></tr>
<tr><th id="373">373</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_RAISE_IRQ_EVENT" title='_TRACE_LM32_PIC_RAISE_IRQ_EVENT' data-ref="_TRACE_LM32_PIC_RAISE_IRQ_EVENT">_TRACE_LM32_PIC_RAISE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="374">374</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="375">375</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="376">376</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_raise_irq"</q>,</td></tr>
<tr><th id="377">377</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#340" title="1" data-ref="_M/TRACE_LM32_PIC_RAISE_IRQ_ENABLED">TRACE_LM32_PIC_RAISE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="378">378</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_RAISE_IRQ_DSTATE" title='_TRACE_LM32_PIC_RAISE_IRQ_DSTATE' data-ref="_TRACE_LM32_PIC_RAISE_IRQ_DSTATE">_TRACE_LM32_PIC_RAISE_IRQ_DSTATE</a> </td></tr>
<tr><th id="379">379</th><td>};</td></tr>
<tr><th id="380">380</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_LOWER_IRQ_EVENT" title='_TRACE_LM32_PIC_LOWER_IRQ_EVENT' data-ref="_TRACE_LM32_PIC_LOWER_IRQ_EVENT">_TRACE_LM32_PIC_LOWER_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="381">381</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="382">382</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="383">383</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_lower_irq"</q>,</td></tr>
<tr><th id="384">384</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#341" title="1" data-ref="_M/TRACE_LM32_PIC_LOWER_IRQ_ENABLED">TRACE_LM32_PIC_LOWER_IRQ_ENABLED</a>,</td></tr>
<tr><th id="385">385</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_LOWER_IRQ_DSTATE" title='_TRACE_LM32_PIC_LOWER_IRQ_DSTATE' data-ref="_TRACE_LM32_PIC_LOWER_IRQ_DSTATE">_TRACE_LM32_PIC_LOWER_IRQ_DSTATE</a> </td></tr>
<tr><th id="386">386</th><td>};</td></tr>
<tr><th id="387">387</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_INTERRUPT_EVENT" title='_TRACE_LM32_PIC_INTERRUPT_EVENT' data-ref="_TRACE_LM32_PIC_INTERRUPT_EVENT">_TRACE_LM32_PIC_INTERRUPT_EVENT</dfn> = {</td></tr>
<tr><th id="388">388</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="389">389</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="390">390</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_interrupt"</q>,</td></tr>
<tr><th id="391">391</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#342" title="1" data-ref="_M/TRACE_LM32_PIC_INTERRUPT_ENABLED">TRACE_LM32_PIC_INTERRUPT_ENABLED</a>,</td></tr>
<tr><th id="392">392</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_INTERRUPT_DSTATE" title='_TRACE_LM32_PIC_INTERRUPT_DSTATE' data-ref="_TRACE_LM32_PIC_INTERRUPT_DSTATE">_TRACE_LM32_PIC_INTERRUPT_DSTATE</a> </td></tr>
<tr><th id="393">393</th><td>};</td></tr>
<tr><th id="394">394</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_SET_IM_EVENT" title='_TRACE_LM32_PIC_SET_IM_EVENT' data-ref="_TRACE_LM32_PIC_SET_IM_EVENT">_TRACE_LM32_PIC_SET_IM_EVENT</dfn> = {</td></tr>
<tr><th id="395">395</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="396">396</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="397">397</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_set_im"</q>,</td></tr>
<tr><th id="398">398</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#343" title="1" data-ref="_M/TRACE_LM32_PIC_SET_IM_ENABLED">TRACE_LM32_PIC_SET_IM_ENABLED</a>,</td></tr>
<tr><th id="399">399</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_SET_IM_DSTATE" title='_TRACE_LM32_PIC_SET_IM_DSTATE' data-ref="_TRACE_LM32_PIC_SET_IM_DSTATE">_TRACE_LM32_PIC_SET_IM_DSTATE</a> </td></tr>
<tr><th id="400">400</th><td>};</td></tr>
<tr><th id="401">401</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_SET_IP_EVENT" title='_TRACE_LM32_PIC_SET_IP_EVENT' data-ref="_TRACE_LM32_PIC_SET_IP_EVENT">_TRACE_LM32_PIC_SET_IP_EVENT</dfn> = {</td></tr>
<tr><th id="402">402</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="403">403</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="404">404</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_set_ip"</q>,</td></tr>
<tr><th id="405">405</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#344" title="1" data-ref="_M/TRACE_LM32_PIC_SET_IP_ENABLED">TRACE_LM32_PIC_SET_IP_ENABLED</a>,</td></tr>
<tr><th id="406">406</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_SET_IP_DSTATE" title='_TRACE_LM32_PIC_SET_IP_DSTATE' data-ref="_TRACE_LM32_PIC_SET_IP_DSTATE">_TRACE_LM32_PIC_SET_IP_DSTATE</a> </td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_GET_IM_EVENT" title='_TRACE_LM32_PIC_GET_IM_EVENT' data-ref="_TRACE_LM32_PIC_GET_IM_EVENT">_TRACE_LM32_PIC_GET_IM_EVENT</dfn> = {</td></tr>
<tr><th id="409">409</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="410">410</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="411">411</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_get_im"</q>,</td></tr>
<tr><th id="412">412</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#345" title="1" data-ref="_M/TRACE_LM32_PIC_GET_IM_ENABLED">TRACE_LM32_PIC_GET_IM_ENABLED</a>,</td></tr>
<tr><th id="413">413</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_GET_IM_DSTATE" title='_TRACE_LM32_PIC_GET_IM_DSTATE' data-ref="_TRACE_LM32_PIC_GET_IM_DSTATE">_TRACE_LM32_PIC_GET_IM_DSTATE</a> </td></tr>
<tr><th id="414">414</th><td>};</td></tr>
<tr><th id="415">415</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_LM32_PIC_GET_IP_EVENT" title='_TRACE_LM32_PIC_GET_IP_EVENT' data-ref="_TRACE_LM32_PIC_GET_IP_EVENT">_TRACE_LM32_PIC_GET_IP_EVENT</dfn> = {</td></tr>
<tr><th id="416">416</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="417">417</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="418">418</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"lm32_pic_get_ip"</q>,</td></tr>
<tr><th id="419">419</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#346" title="1" data-ref="_M/TRACE_LM32_PIC_GET_IP_ENABLED">TRACE_LM32_PIC_GET_IP_ENABLED</a>,</td></tr>
<tr><th id="420">420</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_GET_IP_DSTATE" title='_TRACE_LM32_PIC_GET_IP_DSTATE' data-ref="_TRACE_LM32_PIC_GET_IP_DSTATE">_TRACE_LM32_PIC_GET_IP_DSTATE</a> </td></tr>
<tr><th id="421">421</th><td>};</td></tr>
<tr><th id="422">422</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICP_CHECK_IPI_EVENT" title='_TRACE_XICS_ICP_CHECK_IPI_EVENT' data-ref="_TRACE_XICS_ICP_CHECK_IPI_EVENT">_TRACE_XICS_ICP_CHECK_IPI_EVENT</dfn> = {</td></tr>
<tr><th id="423">423</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="424">424</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="425">425</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_icp_check_ipi"</q>,</td></tr>
<tr><th id="426">426</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#347" title="1" data-ref="_M/TRACE_XICS_ICP_CHECK_IPI_ENABLED">TRACE_XICS_ICP_CHECK_IPI_ENABLED</a>,</td></tr>
<tr><th id="427">427</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_CHECK_IPI_DSTATE" title='_TRACE_XICS_ICP_CHECK_IPI_DSTATE' data-ref="_TRACE_XICS_ICP_CHECK_IPI_DSTATE">_TRACE_XICS_ICP_CHECK_IPI_DSTATE</a> </td></tr>
<tr><th id="428">428</th><td>};</td></tr>
<tr><th id="429">429</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICP_ACCEPT_EVENT" title='_TRACE_XICS_ICP_ACCEPT_EVENT' data-ref="_TRACE_XICS_ICP_ACCEPT_EVENT">_TRACE_XICS_ICP_ACCEPT_EVENT</dfn> = {</td></tr>
<tr><th id="430">430</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="432">432</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_icp_accept"</q>,</td></tr>
<tr><th id="433">433</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#348" title="1" data-ref="_M/TRACE_XICS_ICP_ACCEPT_ENABLED">TRACE_XICS_ICP_ACCEPT_ENABLED</a>,</td></tr>
<tr><th id="434">434</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_ACCEPT_DSTATE" title='_TRACE_XICS_ICP_ACCEPT_DSTATE' data-ref="_TRACE_XICS_ICP_ACCEPT_DSTATE">_TRACE_XICS_ICP_ACCEPT_DSTATE</a> </td></tr>
<tr><th id="435">435</th><td>};</td></tr>
<tr><th id="436">436</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICP_EOI_EVENT" title='_TRACE_XICS_ICP_EOI_EVENT' data-ref="_TRACE_XICS_ICP_EOI_EVENT">_TRACE_XICS_ICP_EOI_EVENT</dfn> = {</td></tr>
<tr><th id="437">437</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="438">438</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="439">439</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_icp_eoi"</q>,</td></tr>
<tr><th id="440">440</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#349" title="1" data-ref="_M/TRACE_XICS_ICP_EOI_ENABLED">TRACE_XICS_ICP_EOI_ENABLED</a>,</td></tr>
<tr><th id="441">441</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_EOI_DSTATE" title='_TRACE_XICS_ICP_EOI_DSTATE' data-ref="_TRACE_XICS_ICP_EOI_DSTATE">_TRACE_XICS_ICP_EOI_DSTATE</a> </td></tr>
<tr><th id="442">442</th><td>};</td></tr>
<tr><th id="443">443</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICP_IRQ_EVENT" title='_TRACE_XICS_ICP_IRQ_EVENT' data-ref="_TRACE_XICS_ICP_IRQ_EVENT">_TRACE_XICS_ICP_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="444">444</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="445">445</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="446">446</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_icp_irq"</q>,</td></tr>
<tr><th id="447">447</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#350" title="1" data-ref="_M/TRACE_XICS_ICP_IRQ_ENABLED">TRACE_XICS_ICP_IRQ_ENABLED</a>,</td></tr>
<tr><th id="448">448</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_IRQ_DSTATE" title='_TRACE_XICS_ICP_IRQ_DSTATE' data-ref="_TRACE_XICS_ICP_IRQ_DSTATE">_TRACE_XICS_ICP_IRQ_DSTATE</a> </td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICP_RAISE_EVENT" title='_TRACE_XICS_ICP_RAISE_EVENT' data-ref="_TRACE_XICS_ICP_RAISE_EVENT">_TRACE_XICS_ICP_RAISE_EVENT</dfn> = {</td></tr>
<tr><th id="451">451</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="452">452</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="453">453</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_icp_raise"</q>,</td></tr>
<tr><th id="454">454</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#351" title="1" data-ref="_M/TRACE_XICS_ICP_RAISE_ENABLED">TRACE_XICS_ICP_RAISE_ENABLED</a>,</td></tr>
<tr><th id="455">455</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_RAISE_DSTATE" title='_TRACE_XICS_ICP_RAISE_DSTATE' data-ref="_TRACE_XICS_ICP_RAISE_DSTATE">_TRACE_XICS_ICP_RAISE_DSTATE</a> </td></tr>
<tr><th id="456">456</th><td>};</td></tr>
<tr><th id="457">457</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT</dfn> = {</td></tr>
<tr><th id="458">458</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="459">459</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="460">460</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_simple_set_irq_msi"</q>,</td></tr>
<tr><th id="461">461</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#352" title="1" data-ref="_M/TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_ENABLED">TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_ENABLED</a>,</td></tr>
<tr><th id="462">462</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_DSTATE</a> </td></tr>
<tr><th id="463">463</th><td>};</td></tr>
<tr><th id="464">464</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_MASKED_PENDING_EVENT" title='_TRACE_XICS_MASKED_PENDING_EVENT' data-ref="_TRACE_XICS_MASKED_PENDING_EVENT">_TRACE_XICS_MASKED_PENDING_EVENT</dfn> = {</td></tr>
<tr><th id="465">465</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="466">466</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="467">467</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_masked_pending"</q>,</td></tr>
<tr><th id="468">468</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#353" title="1" data-ref="_M/TRACE_XICS_MASKED_PENDING_ENABLED">TRACE_XICS_MASKED_PENDING_ENABLED</a>,</td></tr>
<tr><th id="469">469</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_MASKED_PENDING_DSTATE" title='_TRACE_XICS_MASKED_PENDING_DSTATE' data-ref="_TRACE_XICS_MASKED_PENDING_DSTATE">_TRACE_XICS_MASKED_PENDING_DSTATE</a> </td></tr>
<tr><th id="470">470</th><td>};</td></tr>
<tr><th id="471">471</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT</dfn> = {</td></tr>
<tr><th id="472">472</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="473">473</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="474">474</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_simple_set_irq_lsi"</q>,</td></tr>
<tr><th id="475">475</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#354" title="1" data-ref="_M/TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_ENABLED">TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_ENABLED</a>,</td></tr>
<tr><th id="476">476</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_DSTATE</a> </td></tr>
<tr><th id="477">477</th><td>};</td></tr>
<tr><th id="478">478</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT" title='_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT">_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT</dfn> = {</td></tr>
<tr><th id="479">479</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="480">480</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="481">481</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_simple_write_xive"</q>,</td></tr>
<tr><th id="482">482</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#355" title="1" data-ref="_M/TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_ENABLED">TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_ENABLED</a>,</td></tr>
<tr><th id="483">483</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE">_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_DSTATE</a> </td></tr>
<tr><th id="484">484</th><td>};</td></tr>
<tr><th id="485">485</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT" title='_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT">_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT</dfn> = {</td></tr>
<tr><th id="486">486</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="487">487</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="488">488</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_simple_reject"</q>,</td></tr>
<tr><th id="489">489</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#356" title="1" data-ref="_M/TRACE_XICS_ICS_SIMPLE_REJECT_ENABLED">TRACE_XICS_ICS_SIMPLE_REJECT_ENABLED</a>,</td></tr>
<tr><th id="490">490</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE">_TRACE_XICS_ICS_SIMPLE_REJECT_DSTATE</a> </td></tr>
<tr><th id="491">491</th><td>};</td></tr>
<tr><th id="492">492</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_SIMPLE_EOI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_EOI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_EOI_EVENT">_TRACE_XICS_ICS_SIMPLE_EOI_EVENT</dfn> = {</td></tr>
<tr><th id="493">493</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="494">494</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="495">495</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_simple_eoi"</q>,</td></tr>
<tr><th id="496">496</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#357" title="1" data-ref="_M/TRACE_XICS_ICS_SIMPLE_EOI_ENABLED">TRACE_XICS_ICS_SIMPLE_EOI_ENABLED</a>,</td></tr>
<tr><th id="497">497</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE" title='_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE' data-ref="_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE">_TRACE_XICS_ICS_SIMPLE_EOI_DSTATE</a> </td></tr>
<tr><th id="498">498</th><td>};</td></tr>
<tr><th id="499">499</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ALLOC_EVENT" title='_TRACE_XICS_ALLOC_EVENT' data-ref="_TRACE_XICS_ALLOC_EVENT">_TRACE_XICS_ALLOC_EVENT</dfn> = {</td></tr>
<tr><th id="500">500</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="501">501</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="502">502</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_alloc"</q>,</td></tr>
<tr><th id="503">503</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#358" title="1" data-ref="_M/TRACE_XICS_ALLOC_ENABLED">TRACE_XICS_ALLOC_ENABLED</a>,</td></tr>
<tr><th id="504">504</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ALLOC_DSTATE" title='_TRACE_XICS_ALLOC_DSTATE' data-ref="_TRACE_XICS_ALLOC_DSTATE">_TRACE_XICS_ALLOC_DSTATE</a> </td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ALLOC_BLOCK_EVENT" title='_TRACE_XICS_ALLOC_BLOCK_EVENT' data-ref="_TRACE_XICS_ALLOC_BLOCK_EVENT">_TRACE_XICS_ALLOC_BLOCK_EVENT</dfn> = {</td></tr>
<tr><th id="507">507</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="508">508</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="509">509</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_alloc_block"</q>,</td></tr>
<tr><th id="510">510</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#359" title="1" data-ref="_M/TRACE_XICS_ALLOC_BLOCK_ENABLED">TRACE_XICS_ALLOC_BLOCK_ENABLED</a>,</td></tr>
<tr><th id="511">511</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ALLOC_BLOCK_DSTATE" title='_TRACE_XICS_ALLOC_BLOCK_DSTATE' data-ref="_TRACE_XICS_ALLOC_BLOCK_DSTATE">_TRACE_XICS_ALLOC_BLOCK_DSTATE</a> </td></tr>
<tr><th id="512">512</th><td>};</td></tr>
<tr><th id="513">513</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_FREE_EVENT" title='_TRACE_XICS_ICS_FREE_EVENT' data-ref="_TRACE_XICS_ICS_FREE_EVENT">_TRACE_XICS_ICS_FREE_EVENT</dfn> = {</td></tr>
<tr><th id="514">514</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="515">515</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="516">516</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_free"</q>,</td></tr>
<tr><th id="517">517</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#360" title="1" data-ref="_M/TRACE_XICS_ICS_FREE_ENABLED">TRACE_XICS_ICS_FREE_ENABLED</a>,</td></tr>
<tr><th id="518">518</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_FREE_DSTATE" title='_TRACE_XICS_ICS_FREE_DSTATE' data-ref="_TRACE_XICS_ICS_FREE_DSTATE">_TRACE_XICS_ICS_FREE_DSTATE</a> </td></tr>
<tr><th id="519">519</th><td>};</td></tr>
<tr><th id="520">520</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_XICS_ICS_FREE_WARN_EVENT" title='_TRACE_XICS_ICS_FREE_WARN_EVENT' data-ref="_TRACE_XICS_ICS_FREE_WARN_EVENT">_TRACE_XICS_ICS_FREE_WARN_EVENT</dfn> = {</td></tr>
<tr><th id="521">521</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="522">522</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="523">523</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"xics_ics_free_warn"</q>,</td></tr>
<tr><th id="524">524</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#361" title="1" data-ref="_M/TRACE_XICS_ICS_FREE_WARN_ENABLED">TRACE_XICS_ICS_FREE_WARN_ENABLED</a>,</td></tr>
<tr><th id="525">525</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_FREE_WARN_DSTATE" title='_TRACE_XICS_ICS_FREE_WARN_DSTATE' data-ref="_TRACE_XICS_ICS_FREE_WARN_DSTATE">_TRACE_XICS_ICS_FREE_WARN_DSTATE</a> </td></tr>
<tr><th id="526">526</th><td>};</td></tr>
<tr><th id="527">527</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_FLIC_CREATE_DEVICE_EVENT" title='_TRACE_FLIC_CREATE_DEVICE_EVENT' data-ref="_TRACE_FLIC_CREATE_DEVICE_EVENT">_TRACE_FLIC_CREATE_DEVICE_EVENT</dfn> = {</td></tr>
<tr><th id="528">528</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="529">529</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="530">530</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"flic_create_device"</q>,</td></tr>
<tr><th id="531">531</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#362" title="1" data-ref="_M/TRACE_FLIC_CREATE_DEVICE_ENABLED">TRACE_FLIC_CREATE_DEVICE_ENABLED</a>,</td></tr>
<tr><th id="532">532</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_CREATE_DEVICE_DSTATE" title='_TRACE_FLIC_CREATE_DEVICE_DSTATE' data-ref="_TRACE_FLIC_CREATE_DEVICE_DSTATE">_TRACE_FLIC_CREATE_DEVICE_DSTATE</a> </td></tr>
<tr><th id="533">533</th><td>};</td></tr>
<tr><th id="534">534</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_FLIC_NO_DEVICE_API_EVENT" title='_TRACE_FLIC_NO_DEVICE_API_EVENT' data-ref="_TRACE_FLIC_NO_DEVICE_API_EVENT">_TRACE_FLIC_NO_DEVICE_API_EVENT</dfn> = {</td></tr>
<tr><th id="535">535</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="536">536</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="537">537</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"flic_no_device_api"</q>,</td></tr>
<tr><th id="538">538</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#363" title="1" data-ref="_M/TRACE_FLIC_NO_DEVICE_API_ENABLED">TRACE_FLIC_NO_DEVICE_API_ENABLED</a>,</td></tr>
<tr><th id="539">539</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_NO_DEVICE_API_DSTATE" title='_TRACE_FLIC_NO_DEVICE_API_DSTATE' data-ref="_TRACE_FLIC_NO_DEVICE_API_DSTATE">_TRACE_FLIC_NO_DEVICE_API_DSTATE</a> </td></tr>
<tr><th id="540">540</th><td>};</td></tr>
<tr><th id="541">541</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_FLIC_RESET_FAILED_EVENT" title='_TRACE_FLIC_RESET_FAILED_EVENT' data-ref="_TRACE_FLIC_RESET_FAILED_EVENT">_TRACE_FLIC_RESET_FAILED_EVENT</dfn> = {</td></tr>
<tr><th id="542">542</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="543">543</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="544">544</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"flic_reset_failed"</q>,</td></tr>
<tr><th id="545">545</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#364" title="1" data-ref="_M/TRACE_FLIC_RESET_FAILED_ENABLED">TRACE_FLIC_RESET_FAILED_ENABLED</a>,</td></tr>
<tr><th id="546">546</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_RESET_FAILED_DSTATE" title='_TRACE_FLIC_RESET_FAILED_DSTATE' data-ref="_TRACE_FLIC_RESET_FAILED_DSTATE">_TRACE_FLIC_RESET_FAILED_DSTATE</a> </td></tr>
<tr><th id="547">547</th><td>};</td></tr>
<tr><th id="548">548</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT" title='_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT' data-ref="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT">_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT</dfn> = {</td></tr>
<tr><th id="549">549</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="550">550</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="551">551</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"qemu_s390_airq_suppressed"</q>,</td></tr>
<tr><th id="552">552</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#365" title="1" data-ref="_M/TRACE_QEMU_S390_AIRQ_SUPPRESSED_ENABLED">TRACE_QEMU_S390_AIRQ_SUPPRESSED_ENABLED</a>,</td></tr>
<tr><th id="553">553</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE" title='_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE' data-ref="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE">_TRACE_QEMU_S390_AIRQ_SUPPRESSED_DSTATE</a> </td></tr>
<tr><th id="554">554</th><td>};</td></tr>
<tr><th id="555">555</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT" title='_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT' data-ref="_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT">_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT</dfn> = {</td></tr>
<tr><th id="556">556</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="557">557</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="558">558</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"qemu_s390_suppress_airq"</q>,</td></tr>
<tr><th id="559">559</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#366" title="1" data-ref="_M/TRACE_QEMU_S390_SUPPRESS_AIRQ_ENABLED">TRACE_QEMU_S390_SUPPRESS_AIRQ_ENABLED</a>,</td></tr>
<tr><th id="560">560</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE" title='_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE' data-ref="_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE">_TRACE_QEMU_S390_SUPPRESS_AIRQ_DSTATE</a> </td></tr>
<tr><th id="561">561</th><td>};</td></tr>
<tr><th id="562">562</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_SET_IRQ_EVENT" title='_TRACE_ASPEED_VIC_SET_IRQ_EVENT' data-ref="_TRACE_ASPEED_VIC_SET_IRQ_EVENT">_TRACE_ASPEED_VIC_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="563">563</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="564">564</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="565">565</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_vic_set_irq"</q>,</td></tr>
<tr><th id="566">566</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#367" title="1" data-ref="_M/TRACE_ASPEED_VIC_SET_IRQ_ENABLED">TRACE_ASPEED_VIC_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="567">567</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_SET_IRQ_DSTATE" title='_TRACE_ASPEED_VIC_SET_IRQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_SET_IRQ_DSTATE">_TRACE_ASPEED_VIC_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="568">568</th><td>};</td></tr>
<tr><th id="569">569</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT" title='_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT' data-ref="_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT">_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT</dfn> = {</td></tr>
<tr><th id="570">570</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="571">571</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="572">572</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_vic_update_fiq"</q>,</td></tr>
<tr><th id="573">573</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#368" title="1" data-ref="_M/TRACE_ASPEED_VIC_UPDATE_FIQ_ENABLED">TRACE_ASPEED_VIC_UPDATE_FIQ_ENABLED</a>,</td></tr>
<tr><th id="574">574</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE" title='_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE">_TRACE_ASPEED_VIC_UPDATE_FIQ_DSTATE</a> </td></tr>
<tr><th id="575">575</th><td>};</td></tr>
<tr><th id="576">576</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT" title='_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT' data-ref="_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT">_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="577">577</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="578">578</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="579">579</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_vic_update_irq"</q>,</td></tr>
<tr><th id="580">580</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#369" title="1" data-ref="_M/TRACE_ASPEED_VIC_UPDATE_IRQ_ENABLED">TRACE_ASPEED_VIC_UPDATE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="581">581</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE" title='_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE' data-ref="_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE">_TRACE_ASPEED_VIC_UPDATE_IRQ_DSTATE</a> </td></tr>
<tr><th id="582">582</th><td>};</td></tr>
<tr><th id="583">583</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_READ_EVENT" title='_TRACE_ASPEED_VIC_READ_EVENT' data-ref="_TRACE_ASPEED_VIC_READ_EVENT">_TRACE_ASPEED_VIC_READ_EVENT</dfn> = {</td></tr>
<tr><th id="584">584</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="585">585</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="586">586</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_vic_read"</q>,</td></tr>
<tr><th id="587">587</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#370" title="1" data-ref="_M/TRACE_ASPEED_VIC_READ_ENABLED">TRACE_ASPEED_VIC_READ_ENABLED</a>,</td></tr>
<tr><th id="588">588</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_READ_DSTATE" title='_TRACE_ASPEED_VIC_READ_DSTATE' data-ref="_TRACE_ASPEED_VIC_READ_DSTATE">_TRACE_ASPEED_VIC_READ_DSTATE</a> </td></tr>
<tr><th id="589">589</th><td>};</td></tr>
<tr><th id="590">590</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_ASPEED_VIC_WRITE_EVENT" title='_TRACE_ASPEED_VIC_WRITE_EVENT' data-ref="_TRACE_ASPEED_VIC_WRITE_EVENT">_TRACE_ASPEED_VIC_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="591">591</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="592">592</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="593">593</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"aspeed_vic_write"</q>,</td></tr>
<tr><th id="594">594</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#371" title="1" data-ref="_M/TRACE_ASPEED_VIC_WRITE_ENABLED">TRACE_ASPEED_VIC_WRITE_ENABLED</a>,</td></tr>
<tr><th id="595">595</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_WRITE_DSTATE" title='_TRACE_ASPEED_VIC_WRITE_DSTATE' data-ref="_TRACE_ASPEED_VIC_WRITE_DSTATE">_TRACE_ASPEED_VIC_WRITE_DSTATE</a> </td></tr>
<tr><th id="596">596</th><td>};</td></tr>
<tr><th id="597">597</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_ENABLE_IRQ_EVENT" title='_TRACE_GIC_ENABLE_IRQ_EVENT' data-ref="_TRACE_GIC_ENABLE_IRQ_EVENT">_TRACE_GIC_ENABLE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="598">598</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="599">599</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="600">600</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_enable_irq"</q>,</td></tr>
<tr><th id="601">601</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#372" title="1" data-ref="_M/TRACE_GIC_ENABLE_IRQ_ENABLED">TRACE_GIC_ENABLE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="602">602</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_ENABLE_IRQ_DSTATE" title='_TRACE_GIC_ENABLE_IRQ_DSTATE' data-ref="_TRACE_GIC_ENABLE_IRQ_DSTATE">_TRACE_GIC_ENABLE_IRQ_DSTATE</a> </td></tr>
<tr><th id="603">603</th><td>};</td></tr>
<tr><th id="604">604</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_DISABLE_IRQ_EVENT" title='_TRACE_GIC_DISABLE_IRQ_EVENT' data-ref="_TRACE_GIC_DISABLE_IRQ_EVENT">_TRACE_GIC_DISABLE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="605">605</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="606">606</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="607">607</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_disable_irq"</q>,</td></tr>
<tr><th id="608">608</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#373" title="1" data-ref="_M/TRACE_GIC_DISABLE_IRQ_ENABLED">TRACE_GIC_DISABLE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="609">609</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_DISABLE_IRQ_DSTATE" title='_TRACE_GIC_DISABLE_IRQ_DSTATE' data-ref="_TRACE_GIC_DISABLE_IRQ_DSTATE">_TRACE_GIC_DISABLE_IRQ_DSTATE</a> </td></tr>
<tr><th id="610">610</th><td>};</td></tr>
<tr><th id="611">611</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_SET_IRQ_EVENT" title='_TRACE_GIC_SET_IRQ_EVENT' data-ref="_TRACE_GIC_SET_IRQ_EVENT">_TRACE_GIC_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="612">612</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="613">613</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="614">614</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_set_irq"</q>,</td></tr>
<tr><th id="615">615</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#374" title="1" data-ref="_M/TRACE_GIC_SET_IRQ_ENABLED">TRACE_GIC_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="616">616</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_SET_IRQ_DSTATE" title='_TRACE_GIC_SET_IRQ_DSTATE' data-ref="_TRACE_GIC_SET_IRQ_DSTATE">_TRACE_GIC_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="617">617</th><td>};</td></tr>
<tr><th id="618">618</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_UPDATE_BESTIRQ_EVENT" title='_TRACE_GIC_UPDATE_BESTIRQ_EVENT' data-ref="_TRACE_GIC_UPDATE_BESTIRQ_EVENT">_TRACE_GIC_UPDATE_BESTIRQ_EVENT</dfn> = {</td></tr>
<tr><th id="619">619</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="620">620</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="621">621</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_update_bestirq"</q>,</td></tr>
<tr><th id="622">622</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#375" title="1" data-ref="_M/TRACE_GIC_UPDATE_BESTIRQ_ENABLED">TRACE_GIC_UPDATE_BESTIRQ_ENABLED</a>,</td></tr>
<tr><th id="623">623</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_UPDATE_BESTIRQ_DSTATE" title='_TRACE_GIC_UPDATE_BESTIRQ_DSTATE' data-ref="_TRACE_GIC_UPDATE_BESTIRQ_DSTATE">_TRACE_GIC_UPDATE_BESTIRQ_DSTATE</a> </td></tr>
<tr><th id="624">624</th><td>};</td></tr>
<tr><th id="625">625</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_UPDATE_SET_IRQ_EVENT" title='_TRACE_GIC_UPDATE_SET_IRQ_EVENT' data-ref="_TRACE_GIC_UPDATE_SET_IRQ_EVENT">_TRACE_GIC_UPDATE_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="626">626</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="627">627</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="628">628</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_update_set_irq"</q>,</td></tr>
<tr><th id="629">629</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#376" title="1" data-ref="_M/TRACE_GIC_UPDATE_SET_IRQ_ENABLED">TRACE_GIC_UPDATE_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="630">630</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_UPDATE_SET_IRQ_DSTATE" title='_TRACE_GIC_UPDATE_SET_IRQ_DSTATE' data-ref="_TRACE_GIC_UPDATE_SET_IRQ_DSTATE">_TRACE_GIC_UPDATE_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="631">631</th><td>};</td></tr>
<tr><th id="632">632</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT" title='_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT' data-ref="_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT">_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="633">633</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="634">634</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="635">635</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gic_acknowledge_irq"</q>,</td></tr>
<tr><th id="636">636</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#377" title="1" data-ref="_M/TRACE_GIC_ACKNOWLEDGE_IRQ_ENABLED">TRACE_GIC_ACKNOWLEDGE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="637">637</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE" title='_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE' data-ref="_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE">_TRACE_GIC_ACKNOWLEDGE_IRQ_DSTATE</a> </td></tr>
<tr><th id="638">638</th><td>};</td></tr>
<tr><th id="639">639</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_PMR_READ_EVENT" title='_TRACE_GICV3_ICC_PMR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_PMR_READ_EVENT">_TRACE_GICV3_ICC_PMR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="640">640</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="641">641</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="642">642</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_pmr_read"</q>,</td></tr>
<tr><th id="643">643</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#378" title="1" data-ref="_M/TRACE_GICV3_ICC_PMR_READ_ENABLED">TRACE_GICV3_ICC_PMR_READ_ENABLED</a>,</td></tr>
<tr><th id="644">644</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_PMR_READ_DSTATE" title='_TRACE_GICV3_ICC_PMR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_PMR_READ_DSTATE">_TRACE_GICV3_ICC_PMR_READ_DSTATE</a> </td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_PMR_WRITE_EVENT" title='_TRACE_GICV3_ICC_PMR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_PMR_WRITE_EVENT">_TRACE_GICV3_ICC_PMR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="647">647</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="648">648</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="649">649</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_pmr_write"</q>,</td></tr>
<tr><th id="650">650</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#379" title="1" data-ref="_M/TRACE_GICV3_ICC_PMR_WRITE_ENABLED">TRACE_GICV3_ICC_PMR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="651">651</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_PMR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_PMR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_PMR_WRITE_DSTATE">_TRACE_GICV3_ICC_PMR_WRITE_DSTATE</a> </td></tr>
<tr><th id="652">652</th><td>};</td></tr>
<tr><th id="653">653</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_BPR_READ_EVENT" title='_TRACE_GICV3_ICC_BPR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_BPR_READ_EVENT">_TRACE_GICV3_ICC_BPR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="654">654</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="655">655</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="656">656</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_bpr_read"</q>,</td></tr>
<tr><th id="657">657</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#380" title="1" data-ref="_M/TRACE_GICV3_ICC_BPR_READ_ENABLED">TRACE_GICV3_ICC_BPR_READ_ENABLED</a>,</td></tr>
<tr><th id="658">658</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_BPR_READ_DSTATE" title='_TRACE_GICV3_ICC_BPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_BPR_READ_DSTATE">_TRACE_GICV3_ICC_BPR_READ_DSTATE</a> </td></tr>
<tr><th id="659">659</th><td>};</td></tr>
<tr><th id="660">660</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_BPR_WRITE_EVENT" title='_TRACE_GICV3_ICC_BPR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_BPR_WRITE_EVENT">_TRACE_GICV3_ICC_BPR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="661">661</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="662">662</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="663">663</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_bpr_write"</q>,</td></tr>
<tr><th id="664">664</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#381" title="1" data-ref="_M/TRACE_GICV3_ICC_BPR_WRITE_ENABLED">TRACE_GICV3_ICC_BPR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="665">665</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_BPR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_BPR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_BPR_WRITE_DSTATE">_TRACE_GICV3_ICC_BPR_WRITE_DSTATE</a> </td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_AP_READ_EVENT" title='_TRACE_GICV3_ICC_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICC_AP_READ_EVENT">_TRACE_GICV3_ICC_AP_READ_EVENT</dfn> = {</td></tr>
<tr><th id="668">668</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="669">669</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="670">670</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ap_read"</q>,</td></tr>
<tr><th id="671">671</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#382" title="1" data-ref="_M/TRACE_GICV3_ICC_AP_READ_ENABLED">TRACE_GICV3_ICC_AP_READ_ENABLED</a>,</td></tr>
<tr><th id="672">672</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_AP_READ_DSTATE" title='_TRACE_GICV3_ICC_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_AP_READ_DSTATE">_TRACE_GICV3_ICC_AP_READ_DSTATE</a> </td></tr>
<tr><th id="673">673</th><td>};</td></tr>
<tr><th id="674">674</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_AP_WRITE_EVENT" title='_TRACE_GICV3_ICC_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_AP_WRITE_EVENT">_TRACE_GICV3_ICC_AP_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="675">675</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="676">676</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="677">677</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ap_write"</q>,</td></tr>
<tr><th id="678">678</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#383" title="1" data-ref="_M/TRACE_GICV3_ICC_AP_WRITE_ENABLED">TRACE_GICV3_ICC_AP_WRITE_ENABLED</a>,</td></tr>
<tr><th id="679">679</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICC_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_AP_WRITE_DSTATE">_TRACE_GICV3_ICC_AP_WRITE_DSTATE</a> </td></tr>
<tr><th id="680">680</th><td>};</td></tr>
<tr><th id="681">681</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN_READ_EVENT" title='_TRACE_GICV3_ICC_IGRPEN_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN_READ_EVENT">_TRACE_GICV3_ICC_IGRPEN_READ_EVENT</dfn> = {</td></tr>
<tr><th id="682">682</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="683">683</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="684">684</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_igrpen_read"</q>,</td></tr>
<tr><th id="685">685</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#384" title="1" data-ref="_M/TRACE_GICV3_ICC_IGRPEN_READ_ENABLED">TRACE_GICV3_ICC_IGRPEN_READ_ENABLED</a>,</td></tr>
<tr><th id="686">686</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE">_TRACE_GICV3_ICC_IGRPEN_READ_DSTATE</a> </td></tr>
<tr><th id="687">687</th><td>};</td></tr>
<tr><th id="688">688</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT" title='_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT">_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="689">689</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="690">690</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="691">691</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_igrpen_write"</q>,</td></tr>
<tr><th id="692">692</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#385" title="1" data-ref="_M/TRACE_GICV3_ICC_IGRPEN_WRITE_ENABLED">TRACE_GICV3_ICC_IGRPEN_WRITE_ENABLED</a>,</td></tr>
<tr><th id="693">693</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE">_TRACE_GICV3_ICC_IGRPEN_WRITE_DSTATE</a> </td></tr>
<tr><th id="694">694</th><td>};</td></tr>
<tr><th id="695">695</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT">_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT</dfn> = {</td></tr>
<tr><th id="696">696</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="697">697</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="698">698</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_igrpen1_el3_read"</q>,</td></tr>
<tr><th id="699">699</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#386" title="1" data-ref="_M/TRACE_GICV3_ICC_IGRPEN1_EL3_READ_ENABLED">TRACE_GICV3_ICC_IGRPEN1_EL3_READ_ENABLED</a>,</td></tr>
<tr><th id="700">700</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE">_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_DSTATE</a> </td></tr>
<tr><th id="701">701</th><td>};</td></tr>
<tr><th id="702">702</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT">_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="703">703</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="704">704</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="705">705</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_igrpen1_el3_write"</q>,</td></tr>
<tr><th id="706">706</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#387" title="1" data-ref="_M/TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_ENABLED">TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_ENABLED</a>,</td></tr>
<tr><th id="707">707</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE">_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_DSTATE</a> </td></tr>
<tr><th id="708">708</th><td>};</td></tr>
<tr><th id="709">709</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_READ_EVENT" title='_TRACE_GICV3_ICC_CTLR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_READ_EVENT">_TRACE_GICV3_ICC_CTLR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="710">710</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="711">711</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="712">712</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ctlr_read"</q>,</td></tr>
<tr><th id="713">713</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#388" title="1" data-ref="_M/TRACE_GICV3_ICC_CTLR_READ_ENABLED">TRACE_GICV3_ICC_CTLR_READ_ENABLED</a>,</td></tr>
<tr><th id="714">714</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_READ_DSTATE" title='_TRACE_GICV3_ICC_CTLR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_READ_DSTATE">_TRACE_GICV3_ICC_CTLR_READ_DSTATE</a> </td></tr>
<tr><th id="715">715</th><td>};</td></tr>
<tr><th id="716">716</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_WRITE_EVENT" title='_TRACE_GICV3_ICC_CTLR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_WRITE_EVENT">_TRACE_GICV3_ICC_CTLR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="717">717</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="718">718</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="719">719</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ctlr_write"</q>,</td></tr>
<tr><th id="720">720</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#389" title="1" data-ref="_M/TRACE_GICV3_ICC_CTLR_WRITE_ENABLED">TRACE_GICV3_ICC_CTLR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="721">721</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE">_TRACE_GICV3_ICC_CTLR_WRITE_DSTATE</a> </td></tr>
<tr><th id="722">722</th><td>};</td></tr>
<tr><th id="723">723</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT" title='_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT">_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT</dfn> = {</td></tr>
<tr><th id="724">724</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="725">725</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="726">726</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ctlr_el3_read"</q>,</td></tr>
<tr><th id="727">727</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#390" title="1" data-ref="_M/TRACE_GICV3_ICC_CTLR_EL3_READ_ENABLED">TRACE_GICV3_ICC_CTLR_EL3_READ_ENABLED</a>,</td></tr>
<tr><th id="728">728</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE" title='_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE">_TRACE_GICV3_ICC_CTLR_EL3_READ_DSTATE</a> </td></tr>
<tr><th id="729">729</th><td>};</td></tr>
<tr><th id="730">730</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT" title='_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT">_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="731">731</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="732">732</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="733">733</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_ctlr_el3_write"</q>,</td></tr>
<tr><th id="734">734</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#391" title="1" data-ref="_M/TRACE_GICV3_ICC_CTLR_EL3_WRITE_ENABLED">TRACE_GICV3_ICC_CTLR_EL3_WRITE_ENABLED</a>,</td></tr>
<tr><th id="735">735</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE" title='_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE">_TRACE_GICV3_ICC_CTLR_EL3_WRITE_DSTATE</a> </td></tr>
<tr><th id="736">736</th><td>};</td></tr>
<tr><th id="737">737</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_UPDATE_EVENT" title='_TRACE_GICV3_CPUIF_UPDATE_EVENT' data-ref="_TRACE_GICV3_CPUIF_UPDATE_EVENT">_TRACE_GICV3_CPUIF_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="738">738</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="739">739</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="740">740</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_cpuif_update"</q>,</td></tr>
<tr><th id="741">741</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#392" title="1" data-ref="_M/TRACE_GICV3_CPUIF_UPDATE_ENABLED">TRACE_GICV3_CPUIF_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="742">742</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_UPDATE_DSTATE" title='_TRACE_GICV3_CPUIF_UPDATE_DSTATE' data-ref="_TRACE_GICV3_CPUIF_UPDATE_DSTATE">_TRACE_GICV3_CPUIF_UPDATE_DSTATE</a> </td></tr>
<tr><th id="743">743</th><td>};</td></tr>
<tr><th id="744">744</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_SET_IRQS_EVENT" title='_TRACE_GICV3_CPUIF_SET_IRQS_EVENT' data-ref="_TRACE_GICV3_CPUIF_SET_IRQS_EVENT">_TRACE_GICV3_CPUIF_SET_IRQS_EVENT</dfn> = {</td></tr>
<tr><th id="745">745</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="746">746</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="747">747</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_cpuif_set_irqs"</q>,</td></tr>
<tr><th id="748">748</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#393" title="1" data-ref="_M/TRACE_GICV3_CPUIF_SET_IRQS_ENABLED">TRACE_GICV3_CPUIF_SET_IRQS_ENABLED</a>,</td></tr>
<tr><th id="749">749</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE" title='_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE' data-ref="_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE">_TRACE_GICV3_CPUIF_SET_IRQS_DSTATE</a> </td></tr>
<tr><th id="750">750</th><td>};</td></tr>
<tr><th id="751">751</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_GENERATE_SGI_EVENT" title='_TRACE_GICV3_ICC_GENERATE_SGI_EVENT' data-ref="_TRACE_GICV3_ICC_GENERATE_SGI_EVENT">_TRACE_GICV3_ICC_GENERATE_SGI_EVENT</dfn> = {</td></tr>
<tr><th id="752">752</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="753">753</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="754">754</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_generate_sgi"</q>,</td></tr>
<tr><th id="755">755</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#394" title="1" data-ref="_M/TRACE_GICV3_ICC_GENERATE_SGI_ENABLED">TRACE_GICV3_ICC_GENERATE_SGI_ENABLED</a>,</td></tr>
<tr><th id="756">756</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE" title='_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE' data-ref="_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE">_TRACE_GICV3_ICC_GENERATE_SGI_DSTATE</a> </td></tr>
<tr><th id="757">757</th><td>};</td></tr>
<tr><th id="758">758</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IAR0_READ_EVENT" title='_TRACE_GICV3_ICC_IAR0_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IAR0_READ_EVENT">_TRACE_GICV3_ICC_IAR0_READ_EVENT</dfn> = {</td></tr>
<tr><th id="759">759</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="760">760</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="761">761</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_iar0_read"</q>,</td></tr>
<tr><th id="762">762</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#395" title="1" data-ref="_M/TRACE_GICV3_ICC_IAR0_READ_ENABLED">TRACE_GICV3_ICC_IAR0_READ_ENABLED</a>,</td></tr>
<tr><th id="763">763</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IAR0_READ_DSTATE" title='_TRACE_GICV3_ICC_IAR0_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IAR0_READ_DSTATE">_TRACE_GICV3_ICC_IAR0_READ_DSTATE</a> </td></tr>
<tr><th id="764">764</th><td>};</td></tr>
<tr><th id="765">765</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_IAR1_READ_EVENT" title='_TRACE_GICV3_ICC_IAR1_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IAR1_READ_EVENT">_TRACE_GICV3_ICC_IAR1_READ_EVENT</dfn> = {</td></tr>
<tr><th id="766">766</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="767">767</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="768">768</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_iar1_read"</q>,</td></tr>
<tr><th id="769">769</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#396" title="1" data-ref="_M/TRACE_GICV3_ICC_IAR1_READ_ENABLED">TRACE_GICV3_ICC_IAR1_READ_ENABLED</a>,</td></tr>
<tr><th id="770">770</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IAR1_READ_DSTATE" title='_TRACE_GICV3_ICC_IAR1_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_IAR1_READ_DSTATE">_TRACE_GICV3_ICC_IAR1_READ_DSTATE</a> </td></tr>
<tr><th id="771">771</th><td>};</td></tr>
<tr><th id="772">772</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_EOIR_WRITE_EVENT" title='_TRACE_GICV3_ICC_EOIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_EOIR_WRITE_EVENT">_TRACE_GICV3_ICC_EOIR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="773">773</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="774">774</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="775">775</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_eoir_write"</q>,</td></tr>
<tr><th id="776">776</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#397" title="1" data-ref="_M/TRACE_GICV3_ICC_EOIR_WRITE_ENABLED">TRACE_GICV3_ICC_EOIR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="777">777</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE">_TRACE_GICV3_ICC_EOIR_WRITE_DSTATE</a> </td></tr>
<tr><th id="778">778</th><td>};</td></tr>
<tr><th id="779">779</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_HPPIR0_READ_EVENT" title='_TRACE_GICV3_ICC_HPPIR0_READ_EVENT' data-ref="_TRACE_GICV3_ICC_HPPIR0_READ_EVENT">_TRACE_GICV3_ICC_HPPIR0_READ_EVENT</dfn> = {</td></tr>
<tr><th id="780">780</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="781">781</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="782">782</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_hppir0_read"</q>,</td></tr>
<tr><th id="783">783</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#398" title="1" data-ref="_M/TRACE_GICV3_ICC_HPPIR0_READ_ENABLED">TRACE_GICV3_ICC_HPPIR0_READ_ENABLED</a>,</td></tr>
<tr><th id="784">784</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE" title='_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE">_TRACE_GICV3_ICC_HPPIR0_READ_DSTATE</a> </td></tr>
<tr><th id="785">785</th><td>};</td></tr>
<tr><th id="786">786</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_HPPIR1_READ_EVENT" title='_TRACE_GICV3_ICC_HPPIR1_READ_EVENT' data-ref="_TRACE_GICV3_ICC_HPPIR1_READ_EVENT">_TRACE_GICV3_ICC_HPPIR1_READ_EVENT</dfn> = {</td></tr>
<tr><th id="787">787</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="788">788</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="789">789</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_hppir1_read"</q>,</td></tr>
<tr><th id="790">790</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#399" title="1" data-ref="_M/TRACE_GICV3_ICC_HPPIR1_READ_ENABLED">TRACE_GICV3_ICC_HPPIR1_READ_ENABLED</a>,</td></tr>
<tr><th id="791">791</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE" title='_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE">_TRACE_GICV3_ICC_HPPIR1_READ_DSTATE</a> </td></tr>
<tr><th id="792">792</th><td>};</td></tr>
<tr><th id="793">793</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_DIR_WRITE_EVENT" title='_TRACE_GICV3_ICC_DIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_DIR_WRITE_EVENT">_TRACE_GICV3_ICC_DIR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="794">794</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="795">795</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="796">796</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_dir_write"</q>,</td></tr>
<tr><th id="797">797</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#400" title="1" data-ref="_M/TRACE_GICV3_ICC_DIR_WRITE_ENABLED">TRACE_GICV3_ICC_DIR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="798">798</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_DIR_WRITE_DSTATE" title='_TRACE_GICV3_ICC_DIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICC_DIR_WRITE_DSTATE">_TRACE_GICV3_ICC_DIR_WRITE_DSTATE</a> </td></tr>
<tr><th id="799">799</th><td>};</td></tr>
<tr><th id="800">800</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICC_RPR_READ_EVENT" title='_TRACE_GICV3_ICC_RPR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_RPR_READ_EVENT">_TRACE_GICV3_ICC_RPR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="801">801</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="802">802</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="803">803</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icc_rpr_read"</q>,</td></tr>
<tr><th id="804">804</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#401" title="1" data-ref="_M/TRACE_GICV3_ICC_RPR_READ_ENABLED">TRACE_GICV3_ICC_RPR_READ_ENABLED</a>,</td></tr>
<tr><th id="805">805</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_RPR_READ_DSTATE" title='_TRACE_GICV3_ICC_RPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICC_RPR_READ_DSTATE">_TRACE_GICV3_ICC_RPR_READ_DSTATE</a> </td></tr>
<tr><th id="806">806</th><td>};</td></tr>
<tr><th id="807">807</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_AP_READ_EVENT" title='_TRACE_GICV3_ICH_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICH_AP_READ_EVENT">_TRACE_GICV3_ICH_AP_READ_EVENT</dfn> = {</td></tr>
<tr><th id="808">808</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="809">809</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="810">810</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_ap_read"</q>,</td></tr>
<tr><th id="811">811</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#402" title="1" data-ref="_M/TRACE_GICV3_ICH_AP_READ_ENABLED">TRACE_GICV3_ICH_AP_READ_ENABLED</a>,</td></tr>
<tr><th id="812">812</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_AP_READ_DSTATE" title='_TRACE_GICV3_ICH_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_AP_READ_DSTATE">_TRACE_GICV3_ICH_AP_READ_DSTATE</a> </td></tr>
<tr><th id="813">813</th><td>};</td></tr>
<tr><th id="814">814</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_AP_WRITE_EVENT" title='_TRACE_GICV3_ICH_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_AP_WRITE_EVENT">_TRACE_GICV3_ICH_AP_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="815">815</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="816">816</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="817">817</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_ap_write"</q>,</td></tr>
<tr><th id="818">818</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#403" title="1" data-ref="_M/TRACE_GICV3_ICH_AP_WRITE_ENABLED">TRACE_GICV3_ICH_AP_WRITE_ENABLED</a>,</td></tr>
<tr><th id="819">819</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICH_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_AP_WRITE_DSTATE">_TRACE_GICV3_ICH_AP_WRITE_DSTATE</a> </td></tr>
<tr><th id="820">820</th><td>};</td></tr>
<tr><th id="821">821</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_HCR_READ_EVENT" title='_TRACE_GICV3_ICH_HCR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_HCR_READ_EVENT">_TRACE_GICV3_ICH_HCR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="822">822</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="823">823</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="824">824</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_hcr_read"</q>,</td></tr>
<tr><th id="825">825</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#404" title="1" data-ref="_M/TRACE_GICV3_ICH_HCR_READ_ENABLED">TRACE_GICV3_ICH_HCR_READ_ENABLED</a>,</td></tr>
<tr><th id="826">826</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_HCR_READ_DSTATE" title='_TRACE_GICV3_ICH_HCR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_HCR_READ_DSTATE">_TRACE_GICV3_ICH_HCR_READ_DSTATE</a> </td></tr>
<tr><th id="827">827</th><td>};</td></tr>
<tr><th id="828">828</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_HCR_WRITE_EVENT" title='_TRACE_GICV3_ICH_HCR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_HCR_WRITE_EVENT">_TRACE_GICV3_ICH_HCR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="829">829</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="830">830</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="831">831</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_hcr_write"</q>,</td></tr>
<tr><th id="832">832</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#405" title="1" data-ref="_M/TRACE_GICV3_ICH_HCR_WRITE_ENABLED">TRACE_GICV3_ICH_HCR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="833">833</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_HCR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_HCR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_HCR_WRITE_DSTATE">_TRACE_GICV3_ICH_HCR_WRITE_DSTATE</a> </td></tr>
<tr><th id="834">834</th><td>};</td></tr>
<tr><th id="835">835</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VMCR_READ_EVENT" title='_TRACE_GICV3_ICH_VMCR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_VMCR_READ_EVENT">_TRACE_GICV3_ICH_VMCR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="836">836</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="837">837</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="838">838</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_vmcr_read"</q>,</td></tr>
<tr><th id="839">839</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#406" title="1" data-ref="_M/TRACE_GICV3_ICH_VMCR_READ_ENABLED">TRACE_GICV3_ICH_VMCR_READ_ENABLED</a>,</td></tr>
<tr><th id="840">840</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VMCR_READ_DSTATE" title='_TRACE_GICV3_ICH_VMCR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_VMCR_READ_DSTATE">_TRACE_GICV3_ICH_VMCR_READ_DSTATE</a> </td></tr>
<tr><th id="841">841</th><td>};</td></tr>
<tr><th id="842">842</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VMCR_WRITE_EVENT" title='_TRACE_GICV3_ICH_VMCR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_VMCR_WRITE_EVENT">_TRACE_GICV3_ICH_VMCR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="843">843</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="844">844</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="845">845</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_vmcr_write"</q>,</td></tr>
<tr><th id="846">846</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#407" title="1" data-ref="_M/TRACE_GICV3_ICH_VMCR_WRITE_ENABLED">TRACE_GICV3_ICH_VMCR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="847">847</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE">_TRACE_GICV3_ICH_VMCR_WRITE_DSTATE</a> </td></tr>
<tr><th id="848">848</th><td>};</td></tr>
<tr><th id="849">849</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR_READ_EVENT" title='_TRACE_GICV3_ICH_LR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LR_READ_EVENT">_TRACE_GICV3_ICH_LR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="850">850</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="851">851</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="852">852</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lr_read"</q>,</td></tr>
<tr><th id="853">853</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#408" title="1" data-ref="_M/TRACE_GICV3_ICH_LR_READ_ENABLED">TRACE_GICV3_ICH_LR_READ_ENABLED</a>,</td></tr>
<tr><th id="854">854</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR_READ_DSTATE" title='_TRACE_GICV3_ICH_LR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LR_READ_DSTATE">_TRACE_GICV3_ICH_LR_READ_DSTATE</a> </td></tr>
<tr><th id="855">855</th><td>};</td></tr>
<tr><th id="856">856</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR32_READ_EVENT" title='_TRACE_GICV3_ICH_LR32_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LR32_READ_EVENT">_TRACE_GICV3_ICH_LR32_READ_EVENT</dfn> = {</td></tr>
<tr><th id="857">857</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="858">858</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="859">859</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lr32_read"</q>,</td></tr>
<tr><th id="860">860</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#409" title="1" data-ref="_M/TRACE_GICV3_ICH_LR32_READ_ENABLED">TRACE_GICV3_ICH_LR32_READ_ENABLED</a>,</td></tr>
<tr><th id="861">861</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR32_READ_DSTATE" title='_TRACE_GICV3_ICH_LR32_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LR32_READ_DSTATE">_TRACE_GICV3_ICH_LR32_READ_DSTATE</a> </td></tr>
<tr><th id="862">862</th><td>};</td></tr>
<tr><th id="863">863</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LRC_READ_EVENT" title='_TRACE_GICV3_ICH_LRC_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LRC_READ_EVENT">_TRACE_GICV3_ICH_LRC_READ_EVENT</dfn> = {</td></tr>
<tr><th id="864">864</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="865">865</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="866">866</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lrc_read"</q>,</td></tr>
<tr><th id="867">867</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#410" title="1" data-ref="_M/TRACE_GICV3_ICH_LRC_READ_ENABLED">TRACE_GICV3_ICH_LRC_READ_ENABLED</a>,</td></tr>
<tr><th id="868">868</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LRC_READ_DSTATE" title='_TRACE_GICV3_ICH_LRC_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_LRC_READ_DSTATE">_TRACE_GICV3_ICH_LRC_READ_DSTATE</a> </td></tr>
<tr><th id="869">869</th><td>};</td></tr>
<tr><th id="870">870</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR_WRITE_EVENT" title='_TRACE_GICV3_ICH_LR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LR_WRITE_EVENT">_TRACE_GICV3_ICH_LR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="871">871</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="872">872</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="873">873</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lr_write"</q>,</td></tr>
<tr><th id="874">874</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#411" title="1" data-ref="_M/TRACE_GICV3_ICH_LR_WRITE_ENABLED">TRACE_GICV3_ICH_LR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="875">875</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LR_WRITE_DSTATE">_TRACE_GICV3_ICH_LR_WRITE_DSTATE</a> </td></tr>
<tr><th id="876">876</th><td>};</td></tr>
<tr><th id="877">877</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LR32_WRITE_EVENT" title='_TRACE_GICV3_ICH_LR32_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LR32_WRITE_EVENT">_TRACE_GICV3_ICH_LR32_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="878">878</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="879">879</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="880">880</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lr32_write"</q>,</td></tr>
<tr><th id="881">881</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#412" title="1" data-ref="_M/TRACE_GICV3_ICH_LR32_WRITE_ENABLED">TRACE_GICV3_ICH_LR32_WRITE_ENABLED</a>,</td></tr>
<tr><th id="882">882</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR32_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LR32_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LR32_WRITE_DSTATE">_TRACE_GICV3_ICH_LR32_WRITE_DSTATE</a> </td></tr>
<tr><th id="883">883</th><td>};</td></tr>
<tr><th id="884">884</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_LRC_WRITE_EVENT" title='_TRACE_GICV3_ICH_LRC_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LRC_WRITE_EVENT">_TRACE_GICV3_ICH_LRC_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="885">885</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="886">886</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="887">887</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_lrc_write"</q>,</td></tr>
<tr><th id="888">888</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#413" title="1" data-ref="_M/TRACE_GICV3_ICH_LRC_WRITE_ENABLED">TRACE_GICV3_ICH_LRC_WRITE_ENABLED</a>,</td></tr>
<tr><th id="889">889</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LRC_WRITE_DSTATE" title='_TRACE_GICV3_ICH_LRC_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICH_LRC_WRITE_DSTATE">_TRACE_GICV3_ICH_LRC_WRITE_DSTATE</a> </td></tr>
<tr><th id="890">890</th><td>};</td></tr>
<tr><th id="891">891</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_VTR_READ_EVENT" title='_TRACE_GICV3_ICH_VTR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_VTR_READ_EVENT">_TRACE_GICV3_ICH_VTR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="892">892</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="893">893</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="894">894</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_vtr_read"</q>,</td></tr>
<tr><th id="895">895</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#414" title="1" data-ref="_M/TRACE_GICV3_ICH_VTR_READ_ENABLED">TRACE_GICV3_ICH_VTR_READ_ENABLED</a>,</td></tr>
<tr><th id="896">896</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VTR_READ_DSTATE" title='_TRACE_GICV3_ICH_VTR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_VTR_READ_DSTATE">_TRACE_GICV3_ICH_VTR_READ_DSTATE</a> </td></tr>
<tr><th id="897">897</th><td>};</td></tr>
<tr><th id="898">898</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_MISR_READ_EVENT" title='_TRACE_GICV3_ICH_MISR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_MISR_READ_EVENT">_TRACE_GICV3_ICH_MISR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="899">899</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="900">900</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="901">901</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_misr_read"</q>,</td></tr>
<tr><th id="902">902</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#415" title="1" data-ref="_M/TRACE_GICV3_ICH_MISR_READ_ENABLED">TRACE_GICV3_ICH_MISR_READ_ENABLED</a>,</td></tr>
<tr><th id="903">903</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_MISR_READ_DSTATE" title='_TRACE_GICV3_ICH_MISR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_MISR_READ_DSTATE">_TRACE_GICV3_ICH_MISR_READ_DSTATE</a> </td></tr>
<tr><th id="904">904</th><td>};</td></tr>
<tr><th id="905">905</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_EISR_READ_EVENT" title='_TRACE_GICV3_ICH_EISR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_EISR_READ_EVENT">_TRACE_GICV3_ICH_EISR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="906">906</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="907">907</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="908">908</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_eisr_read"</q>,</td></tr>
<tr><th id="909">909</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#416" title="1" data-ref="_M/TRACE_GICV3_ICH_EISR_READ_ENABLED">TRACE_GICV3_ICH_EISR_READ_ENABLED</a>,</td></tr>
<tr><th id="910">910</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_EISR_READ_DSTATE" title='_TRACE_GICV3_ICH_EISR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_EISR_READ_DSTATE">_TRACE_GICV3_ICH_EISR_READ_DSTATE</a> </td></tr>
<tr><th id="911">911</th><td>};</td></tr>
<tr><th id="912">912</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICH_ELRSR_READ_EVENT" title='_TRACE_GICV3_ICH_ELRSR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_ELRSR_READ_EVENT">_TRACE_GICV3_ICH_ELRSR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="913">913</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="914">914</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="915">915</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_ich_elrsr_read"</q>,</td></tr>
<tr><th id="916">916</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#417" title="1" data-ref="_M/TRACE_GICV3_ICH_ELRSR_READ_ENABLED">TRACE_GICV3_ICH_ELRSR_READ_ENABLED</a>,</td></tr>
<tr><th id="917">917</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_ELRSR_READ_DSTATE" title='_TRACE_GICV3_ICH_ELRSR_READ_DSTATE' data-ref="_TRACE_GICV3_ICH_ELRSR_READ_DSTATE">_TRACE_GICV3_ICH_ELRSR_READ_DSTATE</a> </td></tr>
<tr><th id="918">918</th><td>};</td></tr>
<tr><th id="919">919</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_AP_READ_EVENT" title='_TRACE_GICV3_ICV_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICV_AP_READ_EVENT">_TRACE_GICV3_ICV_AP_READ_EVENT</dfn> = {</td></tr>
<tr><th id="920">920</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="921">921</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="922">922</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_ap_read"</q>,</td></tr>
<tr><th id="923">923</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#418" title="1" data-ref="_M/TRACE_GICV3_ICV_AP_READ_ENABLED">TRACE_GICV3_ICV_AP_READ_ENABLED</a>,</td></tr>
<tr><th id="924">924</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_AP_READ_DSTATE" title='_TRACE_GICV3_ICV_AP_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_AP_READ_DSTATE">_TRACE_GICV3_ICV_AP_READ_DSTATE</a> </td></tr>
<tr><th id="925">925</th><td>};</td></tr>
<tr><th id="926">926</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_AP_WRITE_EVENT" title='_TRACE_GICV3_ICV_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_AP_WRITE_EVENT">_TRACE_GICV3_ICV_AP_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="927">927</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="928">928</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="929">929</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_ap_write"</q>,</td></tr>
<tr><th id="930">930</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#419" title="1" data-ref="_M/TRACE_GICV3_ICV_AP_WRITE_ENABLED">TRACE_GICV3_ICV_AP_WRITE_ENABLED</a>,</td></tr>
<tr><th id="931">931</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_AP_WRITE_DSTATE" title='_TRACE_GICV3_ICV_AP_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_AP_WRITE_DSTATE">_TRACE_GICV3_ICV_AP_WRITE_DSTATE</a> </td></tr>
<tr><th id="932">932</th><td>};</td></tr>
<tr><th id="933">933</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_BPR_READ_EVENT" title='_TRACE_GICV3_ICV_BPR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_BPR_READ_EVENT">_TRACE_GICV3_ICV_BPR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="934">934</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="935">935</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="936">936</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_bpr_read"</q>,</td></tr>
<tr><th id="937">937</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#420" title="1" data-ref="_M/TRACE_GICV3_ICV_BPR_READ_ENABLED">TRACE_GICV3_ICV_BPR_READ_ENABLED</a>,</td></tr>
<tr><th id="938">938</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_BPR_READ_DSTATE" title='_TRACE_GICV3_ICV_BPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_BPR_READ_DSTATE">_TRACE_GICV3_ICV_BPR_READ_DSTATE</a> </td></tr>
<tr><th id="939">939</th><td>};</td></tr>
<tr><th id="940">940</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_BPR_WRITE_EVENT" title='_TRACE_GICV3_ICV_BPR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_BPR_WRITE_EVENT">_TRACE_GICV3_ICV_BPR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="941">941</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="942">942</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="943">943</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_bpr_write"</q>,</td></tr>
<tr><th id="944">944</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#421" title="1" data-ref="_M/TRACE_GICV3_ICV_BPR_WRITE_ENABLED">TRACE_GICV3_ICV_BPR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="945">945</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_BPR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_BPR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_BPR_WRITE_DSTATE">_TRACE_GICV3_ICV_BPR_WRITE_DSTATE</a> </td></tr>
<tr><th id="946">946</th><td>};</td></tr>
<tr><th id="947">947</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_PMR_READ_EVENT" title='_TRACE_GICV3_ICV_PMR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_PMR_READ_EVENT">_TRACE_GICV3_ICV_PMR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="948">948</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="949">949</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="950">950</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_pmr_read"</q>,</td></tr>
<tr><th id="951">951</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#422" title="1" data-ref="_M/TRACE_GICV3_ICV_PMR_READ_ENABLED">TRACE_GICV3_ICV_PMR_READ_ENABLED</a>,</td></tr>
<tr><th id="952">952</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_PMR_READ_DSTATE" title='_TRACE_GICV3_ICV_PMR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_PMR_READ_DSTATE">_TRACE_GICV3_ICV_PMR_READ_DSTATE</a> </td></tr>
<tr><th id="953">953</th><td>};</td></tr>
<tr><th id="954">954</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_PMR_WRITE_EVENT" title='_TRACE_GICV3_ICV_PMR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_PMR_WRITE_EVENT">_TRACE_GICV3_ICV_PMR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="955">955</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="956">956</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="957">957</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_pmr_write"</q>,</td></tr>
<tr><th id="958">958</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#423" title="1" data-ref="_M/TRACE_GICV3_ICV_PMR_WRITE_ENABLED">TRACE_GICV3_ICV_PMR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="959">959</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_PMR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_PMR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_PMR_WRITE_DSTATE">_TRACE_GICV3_ICV_PMR_WRITE_DSTATE</a> </td></tr>
<tr><th id="960">960</th><td>};</td></tr>
<tr><th id="961">961</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IGRPEN_READ_EVENT" title='_TRACE_GICV3_ICV_IGRPEN_READ_EVENT' data-ref="_TRACE_GICV3_ICV_IGRPEN_READ_EVENT">_TRACE_GICV3_ICV_IGRPEN_READ_EVENT</dfn> = {</td></tr>
<tr><th id="962">962</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="963">963</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="964">964</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_igrpen_read"</q>,</td></tr>
<tr><th id="965">965</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#424" title="1" data-ref="_M/TRACE_GICV3_ICV_IGRPEN_READ_ENABLED">TRACE_GICV3_ICV_IGRPEN_READ_ENABLED</a>,</td></tr>
<tr><th id="966">966</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE" title='_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE">_TRACE_GICV3_ICV_IGRPEN_READ_DSTATE</a> </td></tr>
<tr><th id="967">967</th><td>};</td></tr>
<tr><th id="968">968</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT" title='_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT">_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="969">969</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="970">970</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="971">971</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_igrpen_write"</q>,</td></tr>
<tr><th id="972">972</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#425" title="1" data-ref="_M/TRACE_GICV3_ICV_IGRPEN_WRITE_ENABLED">TRACE_GICV3_ICV_IGRPEN_WRITE_ENABLED</a>,</td></tr>
<tr><th id="973">973</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE" title='_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE">_TRACE_GICV3_ICV_IGRPEN_WRITE_DSTATE</a> </td></tr>
<tr><th id="974">974</th><td>};</td></tr>
<tr><th id="975">975</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_CTLR_READ_EVENT" title='_TRACE_GICV3_ICV_CTLR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_CTLR_READ_EVENT">_TRACE_GICV3_ICV_CTLR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="976">976</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="977">977</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="978">978</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_ctlr_read"</q>,</td></tr>
<tr><th id="979">979</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#426" title="1" data-ref="_M/TRACE_GICV3_ICV_CTLR_READ_ENABLED">TRACE_GICV3_ICV_CTLR_READ_ENABLED</a>,</td></tr>
<tr><th id="980">980</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_CTLR_READ_DSTATE" title='_TRACE_GICV3_ICV_CTLR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_CTLR_READ_DSTATE">_TRACE_GICV3_ICV_CTLR_READ_DSTATE</a> </td></tr>
<tr><th id="981">981</th><td>};</td></tr>
<tr><th id="982">982</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_CTLR_WRITE_EVENT" title='_TRACE_GICV3_ICV_CTLR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_CTLR_WRITE_EVENT">_TRACE_GICV3_ICV_CTLR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="983">983</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="984">984</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="985">985</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_ctlr_write"</q>,</td></tr>
<tr><th id="986">986</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#427" title="1" data-ref="_M/TRACE_GICV3_ICV_CTLR_WRITE_ENABLED">TRACE_GICV3_ICV_CTLR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="987">987</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE">_TRACE_GICV3_ICV_CTLR_WRITE_DSTATE</a> </td></tr>
<tr><th id="988">988</th><td>};</td></tr>
<tr><th id="989">989</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_RPR_READ_EVENT" title='_TRACE_GICV3_ICV_RPR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_RPR_READ_EVENT">_TRACE_GICV3_ICV_RPR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="990">990</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="991">991</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="992">992</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_rpr_read"</q>,</td></tr>
<tr><th id="993">993</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#428" title="1" data-ref="_M/TRACE_GICV3_ICV_RPR_READ_ENABLED">TRACE_GICV3_ICV_RPR_READ_ENABLED</a>,</td></tr>
<tr><th id="994">994</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_RPR_READ_DSTATE" title='_TRACE_GICV3_ICV_RPR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_RPR_READ_DSTATE">_TRACE_GICV3_ICV_RPR_READ_DSTATE</a> </td></tr>
<tr><th id="995">995</th><td>};</td></tr>
<tr><th id="996">996</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_HPPIR_READ_EVENT" title='_TRACE_GICV3_ICV_HPPIR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_HPPIR_READ_EVENT">_TRACE_GICV3_ICV_HPPIR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="997">997</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="998">998</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="999">999</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_hppir_read"</q>,</td></tr>
<tr><th id="1000">1000</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#429" title="1" data-ref="_M/TRACE_GICV3_ICV_HPPIR_READ_ENABLED">TRACE_GICV3_ICV_HPPIR_READ_ENABLED</a>,</td></tr>
<tr><th id="1001">1001</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_HPPIR_READ_DSTATE" title='_TRACE_GICV3_ICV_HPPIR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_HPPIR_READ_DSTATE">_TRACE_GICV3_ICV_HPPIR_READ_DSTATE</a> </td></tr>
<tr><th id="1002">1002</th><td>};</td></tr>
<tr><th id="1003">1003</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_DIR_WRITE_EVENT" title='_TRACE_GICV3_ICV_DIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_DIR_WRITE_EVENT">_TRACE_GICV3_ICV_DIR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1004">1004</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1005">1005</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1006">1006</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_dir_write"</q>,</td></tr>
<tr><th id="1007">1007</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#430" title="1" data-ref="_M/TRACE_GICV3_ICV_DIR_WRITE_ENABLED">TRACE_GICV3_ICV_DIR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="1008">1008</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_DIR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_DIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_DIR_WRITE_DSTATE">_TRACE_GICV3_ICV_DIR_WRITE_DSTATE</a> </td></tr>
<tr><th id="1009">1009</th><td>};</td></tr>
<tr><th id="1010">1010</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_IAR_READ_EVENT" title='_TRACE_GICV3_ICV_IAR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_IAR_READ_EVENT">_TRACE_GICV3_ICV_IAR_READ_EVENT</dfn> = {</td></tr>
<tr><th id="1011">1011</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1012">1012</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1013">1013</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_iar_read"</q>,</td></tr>
<tr><th id="1014">1014</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#431" title="1" data-ref="_M/TRACE_GICV3_ICV_IAR_READ_ENABLED">TRACE_GICV3_ICV_IAR_READ_ENABLED</a>,</td></tr>
<tr><th id="1015">1015</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IAR_READ_DSTATE" title='_TRACE_GICV3_ICV_IAR_READ_DSTATE' data-ref="_TRACE_GICV3_ICV_IAR_READ_DSTATE">_TRACE_GICV3_ICV_IAR_READ_DSTATE</a> </td></tr>
<tr><th id="1016">1016</th><td>};</td></tr>
<tr><th id="1017">1017</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_ICV_EOIR_WRITE_EVENT" title='_TRACE_GICV3_ICV_EOIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_EOIR_WRITE_EVENT">_TRACE_GICV3_ICV_EOIR_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1018">1018</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1019">1019</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1020">1020</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_icv_eoir_write"</q>,</td></tr>
<tr><th id="1021">1021</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#432" title="1" data-ref="_M/TRACE_GICV3_ICV_EOIR_WRITE_ENABLED">TRACE_GICV3_ICV_EOIR_WRITE_ENABLED</a>,</td></tr>
<tr><th id="1022">1022</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE" title='_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE' data-ref="_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE">_TRACE_GICV3_ICV_EOIR_WRITE_DSTATE</a> </td></tr>
<tr><th id="1023">1023</th><td>};</td></tr>
<tr><th id="1024">1024</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT" title='_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT' data-ref="_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT">_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="1025">1025</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1026">1026</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1027">1027</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_cpuif_virt_update"</q>,</td></tr>
<tr><th id="1028">1028</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#433" title="1" data-ref="_M/TRACE_GICV3_CPUIF_VIRT_UPDATE_ENABLED">TRACE_GICV3_CPUIF_VIRT_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="1029">1029</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE" title='_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE' data-ref="_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE">_TRACE_GICV3_CPUIF_VIRT_UPDATE_DSTATE</a> </td></tr>
<tr><th id="1030">1030</th><td>};</td></tr>
<tr><th id="1031">1031</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT" title='_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT' data-ref="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT">_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT</dfn> = {</td></tr>
<tr><th id="1032">1032</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1033">1033</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1034">1034</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_cpuif_virt_set_irqs"</q>,</td></tr>
<tr><th id="1035">1035</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#434" title="1" data-ref="_M/TRACE_GICV3_CPUIF_VIRT_SET_IRQS_ENABLED">TRACE_GICV3_CPUIF_VIRT_SET_IRQS_ENABLED</a>,</td></tr>
<tr><th id="1036">1036</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE" title='_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE' data-ref="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE">_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_DSTATE</a> </td></tr>
<tr><th id="1037">1037</th><td>};</td></tr>
<tr><th id="1038">1038</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_READ_EVENT" title='_TRACE_GICV3_DIST_READ_EVENT' data-ref="_TRACE_GICV3_DIST_READ_EVENT">_TRACE_GICV3_DIST_READ_EVENT</dfn> = {</td></tr>
<tr><th id="1039">1039</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1040">1040</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1041">1041</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_dist_read"</q>,</td></tr>
<tr><th id="1042">1042</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#435" title="1" data-ref="_M/TRACE_GICV3_DIST_READ_ENABLED">TRACE_GICV3_DIST_READ_ENABLED</a>,</td></tr>
<tr><th id="1043">1043</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_READ_DSTATE" title='_TRACE_GICV3_DIST_READ_DSTATE' data-ref="_TRACE_GICV3_DIST_READ_DSTATE">_TRACE_GICV3_DIST_READ_DSTATE</a> </td></tr>
<tr><th id="1044">1044</th><td>};</td></tr>
<tr><th id="1045">1045</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_BADREAD_EVENT" title='_TRACE_GICV3_DIST_BADREAD_EVENT' data-ref="_TRACE_GICV3_DIST_BADREAD_EVENT">_TRACE_GICV3_DIST_BADREAD_EVENT</dfn> = {</td></tr>
<tr><th id="1046">1046</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1047">1047</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1048">1048</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_dist_badread"</q>,</td></tr>
<tr><th id="1049">1049</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#436" title="1" data-ref="_M/TRACE_GICV3_DIST_BADREAD_ENABLED">TRACE_GICV3_DIST_BADREAD_ENABLED</a>,</td></tr>
<tr><th id="1050">1050</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_BADREAD_DSTATE" title='_TRACE_GICV3_DIST_BADREAD_DSTATE' data-ref="_TRACE_GICV3_DIST_BADREAD_DSTATE">_TRACE_GICV3_DIST_BADREAD_DSTATE</a> </td></tr>
<tr><th id="1051">1051</th><td>};</td></tr>
<tr><th id="1052">1052</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_WRITE_EVENT" title='_TRACE_GICV3_DIST_WRITE_EVENT' data-ref="_TRACE_GICV3_DIST_WRITE_EVENT">_TRACE_GICV3_DIST_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1053">1053</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1054">1054</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1055">1055</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_dist_write"</q>,</td></tr>
<tr><th id="1056">1056</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#437" title="1" data-ref="_M/TRACE_GICV3_DIST_WRITE_ENABLED">TRACE_GICV3_DIST_WRITE_ENABLED</a>,</td></tr>
<tr><th id="1057">1057</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_WRITE_DSTATE" title='_TRACE_GICV3_DIST_WRITE_DSTATE' data-ref="_TRACE_GICV3_DIST_WRITE_DSTATE">_TRACE_GICV3_DIST_WRITE_DSTATE</a> </td></tr>
<tr><th id="1058">1058</th><td>};</td></tr>
<tr><th id="1059">1059</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_BADWRITE_EVENT" title='_TRACE_GICV3_DIST_BADWRITE_EVENT' data-ref="_TRACE_GICV3_DIST_BADWRITE_EVENT">_TRACE_GICV3_DIST_BADWRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1060">1060</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1061">1061</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1062">1062</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_dist_badwrite"</q>,</td></tr>
<tr><th id="1063">1063</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#438" title="1" data-ref="_M/TRACE_GICV3_DIST_BADWRITE_ENABLED">TRACE_GICV3_DIST_BADWRITE_ENABLED</a>,</td></tr>
<tr><th id="1064">1064</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_BADWRITE_DSTATE" title='_TRACE_GICV3_DIST_BADWRITE_DSTATE' data-ref="_TRACE_GICV3_DIST_BADWRITE_DSTATE">_TRACE_GICV3_DIST_BADWRITE_DSTATE</a> </td></tr>
<tr><th id="1065">1065</th><td>};</td></tr>
<tr><th id="1066">1066</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_DIST_SET_IRQ_EVENT" title='_TRACE_GICV3_DIST_SET_IRQ_EVENT' data-ref="_TRACE_GICV3_DIST_SET_IRQ_EVENT">_TRACE_GICV3_DIST_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="1067">1067</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1068">1068</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1069">1069</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_dist_set_irq"</q>,</td></tr>
<tr><th id="1070">1070</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#439" title="1" data-ref="_M/TRACE_GICV3_DIST_SET_IRQ_ENABLED">TRACE_GICV3_DIST_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="1071">1071</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_SET_IRQ_DSTATE" title='_TRACE_GICV3_DIST_SET_IRQ_DSTATE' data-ref="_TRACE_GICV3_DIST_SET_IRQ_DSTATE">_TRACE_GICV3_DIST_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="1072">1072</th><td>};</td></tr>
<tr><th id="1073">1073</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_READ_EVENT" title='_TRACE_GICV3_REDIST_READ_EVENT' data-ref="_TRACE_GICV3_REDIST_READ_EVENT">_TRACE_GICV3_REDIST_READ_EVENT</dfn> = {</td></tr>
<tr><th id="1074">1074</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1075">1075</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1076">1076</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_read"</q>,</td></tr>
<tr><th id="1077">1077</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#440" title="1" data-ref="_M/TRACE_GICV3_REDIST_READ_ENABLED">TRACE_GICV3_REDIST_READ_ENABLED</a>,</td></tr>
<tr><th id="1078">1078</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_READ_DSTATE" title='_TRACE_GICV3_REDIST_READ_DSTATE' data-ref="_TRACE_GICV3_REDIST_READ_DSTATE">_TRACE_GICV3_REDIST_READ_DSTATE</a> </td></tr>
<tr><th id="1079">1079</th><td>};</td></tr>
<tr><th id="1080">1080</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_BADREAD_EVENT" title='_TRACE_GICV3_REDIST_BADREAD_EVENT' data-ref="_TRACE_GICV3_REDIST_BADREAD_EVENT">_TRACE_GICV3_REDIST_BADREAD_EVENT</dfn> = {</td></tr>
<tr><th id="1081">1081</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1082">1082</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1083">1083</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_badread"</q>,</td></tr>
<tr><th id="1084">1084</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#441" title="1" data-ref="_M/TRACE_GICV3_REDIST_BADREAD_ENABLED">TRACE_GICV3_REDIST_BADREAD_ENABLED</a>,</td></tr>
<tr><th id="1085">1085</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_BADREAD_DSTATE" title='_TRACE_GICV3_REDIST_BADREAD_DSTATE' data-ref="_TRACE_GICV3_REDIST_BADREAD_DSTATE">_TRACE_GICV3_REDIST_BADREAD_DSTATE</a> </td></tr>
<tr><th id="1086">1086</th><td>};</td></tr>
<tr><th id="1087">1087</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_WRITE_EVENT" title='_TRACE_GICV3_REDIST_WRITE_EVENT' data-ref="_TRACE_GICV3_REDIST_WRITE_EVENT">_TRACE_GICV3_REDIST_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1088">1088</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1089">1089</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1090">1090</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_write"</q>,</td></tr>
<tr><th id="1091">1091</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#442" title="1" data-ref="_M/TRACE_GICV3_REDIST_WRITE_ENABLED">TRACE_GICV3_REDIST_WRITE_ENABLED</a>,</td></tr>
<tr><th id="1092">1092</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_WRITE_DSTATE" title='_TRACE_GICV3_REDIST_WRITE_DSTATE' data-ref="_TRACE_GICV3_REDIST_WRITE_DSTATE">_TRACE_GICV3_REDIST_WRITE_DSTATE</a> </td></tr>
<tr><th id="1093">1093</th><td>};</td></tr>
<tr><th id="1094">1094</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_BADWRITE_EVENT" title='_TRACE_GICV3_REDIST_BADWRITE_EVENT' data-ref="_TRACE_GICV3_REDIST_BADWRITE_EVENT">_TRACE_GICV3_REDIST_BADWRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1095">1095</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1096">1096</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1097">1097</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_badwrite"</q>,</td></tr>
<tr><th id="1098">1098</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#443" title="1" data-ref="_M/TRACE_GICV3_REDIST_BADWRITE_ENABLED">TRACE_GICV3_REDIST_BADWRITE_ENABLED</a>,</td></tr>
<tr><th id="1099">1099</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_BADWRITE_DSTATE" title='_TRACE_GICV3_REDIST_BADWRITE_DSTATE' data-ref="_TRACE_GICV3_REDIST_BADWRITE_DSTATE">_TRACE_GICV3_REDIST_BADWRITE_DSTATE</a> </td></tr>
<tr><th id="1100">1100</th><td>};</td></tr>
<tr><th id="1101">1101</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_SET_IRQ_EVENT" title='_TRACE_GICV3_REDIST_SET_IRQ_EVENT' data-ref="_TRACE_GICV3_REDIST_SET_IRQ_EVENT">_TRACE_GICV3_REDIST_SET_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="1102">1102</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1103">1103</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1104">1104</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_set_irq"</q>,</td></tr>
<tr><th id="1105">1105</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#444" title="1" data-ref="_M/TRACE_GICV3_REDIST_SET_IRQ_ENABLED">TRACE_GICV3_REDIST_SET_IRQ_ENABLED</a>,</td></tr>
<tr><th id="1106">1106</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_SET_IRQ_DSTATE" title='_TRACE_GICV3_REDIST_SET_IRQ_DSTATE' data-ref="_TRACE_GICV3_REDIST_SET_IRQ_DSTATE">_TRACE_GICV3_REDIST_SET_IRQ_DSTATE</a> </td></tr>
<tr><th id="1107">1107</th><td>};</td></tr>
<tr><th id="1108">1108</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_GICV3_REDIST_SEND_SGI_EVENT" title='_TRACE_GICV3_REDIST_SEND_SGI_EVENT' data-ref="_TRACE_GICV3_REDIST_SEND_SGI_EVENT">_TRACE_GICV3_REDIST_SEND_SGI_EVENT</dfn> = {</td></tr>
<tr><th id="1109">1109</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1110">1110</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1111">1111</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"gicv3_redist_send_sgi"</q>,</td></tr>
<tr><th id="1112">1112</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#445" title="1" data-ref="_M/TRACE_GICV3_REDIST_SEND_SGI_ENABLED">TRACE_GICV3_REDIST_SEND_SGI_ENABLED</a>,</td></tr>
<tr><th id="1113">1113</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_SEND_SGI_DSTATE" title='_TRACE_GICV3_REDIST_SEND_SGI_DSTATE' data-ref="_TRACE_GICV3_REDIST_SEND_SGI_DSTATE">_TRACE_GICV3_REDIST_SEND_SGI_DSTATE</a> </td></tr>
<tr><th id="1114">1114</th><td>};</td></tr>
<tr><th id="1115">1115</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_RECOMPUTE_STATE_EVENT" title='_TRACE_NVIC_RECOMPUTE_STATE_EVENT' data-ref="_TRACE_NVIC_RECOMPUTE_STATE_EVENT">_TRACE_NVIC_RECOMPUTE_STATE_EVENT</dfn> = {</td></tr>
<tr><th id="1116">1116</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1117">1117</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1118">1118</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_recompute_state"</q>,</td></tr>
<tr><th id="1119">1119</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#446" title="1" data-ref="_M/TRACE_NVIC_RECOMPUTE_STATE_ENABLED">TRACE_NVIC_RECOMPUTE_STATE_ENABLED</a>,</td></tr>
<tr><th id="1120">1120</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_RECOMPUTE_STATE_DSTATE" title='_TRACE_NVIC_RECOMPUTE_STATE_DSTATE' data-ref="_TRACE_NVIC_RECOMPUTE_STATE_DSTATE">_TRACE_NVIC_RECOMPUTE_STATE_DSTATE</a> </td></tr>
<tr><th id="1121">1121</th><td>};</td></tr>
<tr><th id="1122">1122</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PRIO_EVENT" title='_TRACE_NVIC_SET_PRIO_EVENT' data-ref="_TRACE_NVIC_SET_PRIO_EVENT">_TRACE_NVIC_SET_PRIO_EVENT</dfn> = {</td></tr>
<tr><th id="1123">1123</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1124">1124</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1125">1125</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_set_prio"</q>,</td></tr>
<tr><th id="1126">1126</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#447" title="1" data-ref="_M/TRACE_NVIC_SET_PRIO_ENABLED">TRACE_NVIC_SET_PRIO_ENABLED</a>,</td></tr>
<tr><th id="1127">1127</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PRIO_DSTATE" title='_TRACE_NVIC_SET_PRIO_DSTATE' data-ref="_TRACE_NVIC_SET_PRIO_DSTATE">_TRACE_NVIC_SET_PRIO_DSTATE</a> </td></tr>
<tr><th id="1128">1128</th><td>};</td></tr>
<tr><th id="1129">1129</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_IRQ_UPDATE_EVENT" title='_TRACE_NVIC_IRQ_UPDATE_EVENT' data-ref="_TRACE_NVIC_IRQ_UPDATE_EVENT">_TRACE_NVIC_IRQ_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="1130">1130</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1131">1131</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1132">1132</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_irq_update"</q>,</td></tr>
<tr><th id="1133">1133</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#448" title="1" data-ref="_M/TRACE_NVIC_IRQ_UPDATE_ENABLED">TRACE_NVIC_IRQ_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="1134">1134</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_IRQ_UPDATE_DSTATE" title='_TRACE_NVIC_IRQ_UPDATE_DSTATE' data-ref="_TRACE_NVIC_IRQ_UPDATE_DSTATE">_TRACE_NVIC_IRQ_UPDATE_DSTATE</a> </td></tr>
<tr><th id="1135">1135</th><td>};</td></tr>
<tr><th id="1136">1136</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_ESCALATE_PRIO_EVENT" title='_TRACE_NVIC_ESCALATE_PRIO_EVENT' data-ref="_TRACE_NVIC_ESCALATE_PRIO_EVENT">_TRACE_NVIC_ESCALATE_PRIO_EVENT</dfn> = {</td></tr>
<tr><th id="1137">1137</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1138">1138</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1139">1139</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_escalate_prio"</q>,</td></tr>
<tr><th id="1140">1140</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#449" title="1" data-ref="_M/TRACE_NVIC_ESCALATE_PRIO_ENABLED">TRACE_NVIC_ESCALATE_PRIO_ENABLED</a>,</td></tr>
<tr><th id="1141">1141</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ESCALATE_PRIO_DSTATE" title='_TRACE_NVIC_ESCALATE_PRIO_DSTATE' data-ref="_TRACE_NVIC_ESCALATE_PRIO_DSTATE">_TRACE_NVIC_ESCALATE_PRIO_DSTATE</a> </td></tr>
<tr><th id="1142">1142</th><td>};</td></tr>
<tr><th id="1143">1143</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_ESCALATE_DISABLED_EVENT" title='_TRACE_NVIC_ESCALATE_DISABLED_EVENT' data-ref="_TRACE_NVIC_ESCALATE_DISABLED_EVENT">_TRACE_NVIC_ESCALATE_DISABLED_EVENT</dfn> = {</td></tr>
<tr><th id="1144">1144</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1145">1145</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1146">1146</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_escalate_disabled"</q>,</td></tr>
<tr><th id="1147">1147</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#450" title="1" data-ref="_M/TRACE_NVIC_ESCALATE_DISABLED_ENABLED">TRACE_NVIC_ESCALATE_DISABLED_ENABLED</a>,</td></tr>
<tr><th id="1148">1148</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ESCALATE_DISABLED_DSTATE" title='_TRACE_NVIC_ESCALATE_DISABLED_DSTATE' data-ref="_TRACE_NVIC_ESCALATE_DISABLED_DSTATE">_TRACE_NVIC_ESCALATE_DISABLED_DSTATE</a> </td></tr>
<tr><th id="1149">1149</th><td>};</td></tr>
<tr><th id="1150">1150</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PENDING_EVENT" title='_TRACE_NVIC_SET_PENDING_EVENT' data-ref="_TRACE_NVIC_SET_PENDING_EVENT">_TRACE_NVIC_SET_PENDING_EVENT</dfn> = {</td></tr>
<tr><th id="1151">1151</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1152">1152</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1153">1153</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_set_pending"</q>,</td></tr>
<tr><th id="1154">1154</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#451" title="1" data-ref="_M/TRACE_NVIC_SET_PENDING_ENABLED">TRACE_NVIC_SET_PENDING_ENABLED</a>,</td></tr>
<tr><th id="1155">1155</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PENDING_DSTATE" title='_TRACE_NVIC_SET_PENDING_DSTATE' data-ref="_TRACE_NVIC_SET_PENDING_DSTATE">_TRACE_NVIC_SET_PENDING_DSTATE</a> </td></tr>
<tr><th id="1156">1156</th><td>};</td></tr>
<tr><th id="1157">1157</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_CLEAR_PENDING_EVENT" title='_TRACE_NVIC_CLEAR_PENDING_EVENT' data-ref="_TRACE_NVIC_CLEAR_PENDING_EVENT">_TRACE_NVIC_CLEAR_PENDING_EVENT</dfn> = {</td></tr>
<tr><th id="1158">1158</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1159">1159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1160">1160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_clear_pending"</q>,</td></tr>
<tr><th id="1161">1161</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#452" title="1" data-ref="_M/TRACE_NVIC_CLEAR_PENDING_ENABLED">TRACE_NVIC_CLEAR_PENDING_ENABLED</a>,</td></tr>
<tr><th id="1162">1162</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_CLEAR_PENDING_DSTATE" title='_TRACE_NVIC_CLEAR_PENDING_DSTATE' data-ref="_TRACE_NVIC_CLEAR_PENDING_DSTATE">_TRACE_NVIC_CLEAR_PENDING_DSTATE</a> </td></tr>
<tr><th id="1163">1163</th><td>};</td></tr>
<tr><th id="1164">1164</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SET_PENDING_LEVEL_EVENT" title='_TRACE_NVIC_SET_PENDING_LEVEL_EVENT' data-ref="_TRACE_NVIC_SET_PENDING_LEVEL_EVENT">_TRACE_NVIC_SET_PENDING_LEVEL_EVENT</dfn> = {</td></tr>
<tr><th id="1165">1165</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1166">1166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1167">1167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_set_pending_level"</q>,</td></tr>
<tr><th id="1168">1168</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#453" title="1" data-ref="_M/TRACE_NVIC_SET_PENDING_LEVEL_ENABLED">TRACE_NVIC_SET_PENDING_LEVEL_ENABLED</a>,</td></tr>
<tr><th id="1169">1169</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE" title='_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE' data-ref="_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE">_TRACE_NVIC_SET_PENDING_LEVEL_DSTATE</a> </td></tr>
<tr><th id="1170">1170</th><td>};</td></tr>
<tr><th id="1171">1171</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT" title='_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT' data-ref="_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT">_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="1172">1172</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1173">1173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1174">1174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_acknowledge_irq"</q>,</td></tr>
<tr><th id="1175">1175</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#454" title="1" data-ref="_M/TRACE_NVIC_ACKNOWLEDGE_IRQ_ENABLED">TRACE_NVIC_ACKNOWLEDGE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="1176">1176</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE" title='_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE' data-ref="_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE">_TRACE_NVIC_ACKNOWLEDGE_IRQ_DSTATE</a> </td></tr>
<tr><th id="1177">1177</th><td>};</td></tr>
<tr><th id="1178">1178</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_COMPLETE_IRQ_EVENT" title='_TRACE_NVIC_COMPLETE_IRQ_EVENT' data-ref="_TRACE_NVIC_COMPLETE_IRQ_EVENT">_TRACE_NVIC_COMPLETE_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="1179">1179</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1180">1180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1181">1181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_complete_irq"</q>,</td></tr>
<tr><th id="1182">1182</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#455" title="1" data-ref="_M/TRACE_NVIC_COMPLETE_IRQ_ENABLED">TRACE_NVIC_COMPLETE_IRQ_ENABLED</a>,</td></tr>
<tr><th id="1183">1183</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_COMPLETE_IRQ_DSTATE" title='_TRACE_NVIC_COMPLETE_IRQ_DSTATE' data-ref="_TRACE_NVIC_COMPLETE_IRQ_DSTATE">_TRACE_NVIC_COMPLETE_IRQ_DSTATE</a> </td></tr>
<tr><th id="1184">1184</th><td>};</td></tr>
<tr><th id="1185">1185</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SET_IRQ_LEVEL_EVENT" title='_TRACE_NVIC_SET_IRQ_LEVEL_EVENT' data-ref="_TRACE_NVIC_SET_IRQ_LEVEL_EVENT">_TRACE_NVIC_SET_IRQ_LEVEL_EVENT</dfn> = {</td></tr>
<tr><th id="1186">1186</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1187">1187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1188">1188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_set_irq_level"</q>,</td></tr>
<tr><th id="1189">1189</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#456" title="1" data-ref="_M/TRACE_NVIC_SET_IRQ_LEVEL_ENABLED">TRACE_NVIC_SET_IRQ_LEVEL_ENABLED</a>,</td></tr>
<tr><th id="1190">1190</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE" title='_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE' data-ref="_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE">_TRACE_NVIC_SET_IRQ_LEVEL_DSTATE</a> </td></tr>
<tr><th id="1191">1191</th><td>};</td></tr>
<tr><th id="1192">1192</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SYSREG_READ_EVENT" title='_TRACE_NVIC_SYSREG_READ_EVENT' data-ref="_TRACE_NVIC_SYSREG_READ_EVENT">_TRACE_NVIC_SYSREG_READ_EVENT</dfn> = {</td></tr>
<tr><th id="1193">1193</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1194">1194</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1195">1195</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_sysreg_read"</q>,</td></tr>
<tr><th id="1196">1196</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#457" title="1" data-ref="_M/TRACE_NVIC_SYSREG_READ_ENABLED">TRACE_NVIC_SYSREG_READ_ENABLED</a>,</td></tr>
<tr><th id="1197">1197</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SYSREG_READ_DSTATE" title='_TRACE_NVIC_SYSREG_READ_DSTATE' data-ref="_TRACE_NVIC_SYSREG_READ_DSTATE">_TRACE_NVIC_SYSREG_READ_DSTATE</a> </td></tr>
<tr><th id="1198">1198</th><td>};</td></tr>
<tr><th id="1199">1199</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_NVIC_SYSREG_WRITE_EVENT" title='_TRACE_NVIC_SYSREG_WRITE_EVENT' data-ref="_TRACE_NVIC_SYSREG_WRITE_EVENT">_TRACE_NVIC_SYSREG_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="1200">1200</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="1201">1201</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="1202">1202</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"nvic_sysreg_write"</q>,</td></tr>
<tr><th id="1203">1203</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#458" title="1" data-ref="_M/TRACE_NVIC_SYSREG_WRITE_ENABLED">TRACE_NVIC_SYSREG_WRITE_ENABLED</a>,</td></tr>
<tr><th id="1204">1204</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SYSREG_WRITE_DSTATE" title='_TRACE_NVIC_SYSREG_WRITE_DSTATE' data-ref="_TRACE_NVIC_SYSREG_WRITE_DSTATE">_TRACE_NVIC_SYSREG_WRITE_DSTATE</a> </td></tr>
<tr><th id="1205">1205</th><td>};</td></tr>
<tr><th id="1206">1206</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> *<dfn class="decl def" id="hw_intc_trace_events" title='hw_intc_trace_events' data-ref="hw_intc_trace_events">hw_intc_trace_events</dfn>[] = {</td></tr>
<tr><th id="1207">1207</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_CPU_SET_APIC_BASE_EVENT" title='_TRACE_CPU_SET_APIC_BASE_EVENT' data-ref="_TRACE_CPU_SET_APIC_BASE_EVENT">_TRACE_CPU_SET_APIC_BASE_EVENT</a>,</td></tr>
<tr><th id="1208">1208</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_CPU_GET_APIC_BASE_EVENT" title='_TRACE_CPU_GET_APIC_BASE_EVENT' data-ref="_TRACE_CPU_GET_APIC_BASE_EVENT">_TRACE_CPU_GET_APIC_BASE_EVENT</a>,</td></tr>
<tr><th id="1209">1209</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT">_TRACE_APIC_REPORT_IRQ_DELIVERED_EVENT</a>,</td></tr>
<tr><th id="1210">1210</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT">_TRACE_APIC_RESET_IRQ_DELIVERED_EVENT</a>,</td></tr>
<tr><th id="1211">1211</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_GET_IRQ_DELIVERED_EVENT" title='_TRACE_APIC_GET_IRQ_DELIVERED_EVENT' data-ref="_TRACE_APIC_GET_IRQ_DELIVERED_EVENT">_TRACE_APIC_GET_IRQ_DELIVERED_EVENT</a>,</td></tr>
<tr><th id="1212">1212</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_LOCAL_DELIVER_EVENT" title='_TRACE_APIC_LOCAL_DELIVER_EVENT' data-ref="_TRACE_APIC_LOCAL_DELIVER_EVENT">_TRACE_APIC_LOCAL_DELIVER_EVENT</a>,</td></tr>
<tr><th id="1213">1213</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_DELIVER_IRQ_EVENT" title='_TRACE_APIC_DELIVER_IRQ_EVENT' data-ref="_TRACE_APIC_DELIVER_IRQ_EVENT">_TRACE_APIC_DELIVER_IRQ_EVENT</a>,</td></tr>
<tr><th id="1214">1214</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_MEM_READL_EVENT" title='_TRACE_APIC_MEM_READL_EVENT' data-ref="_TRACE_APIC_MEM_READL_EVENT">_TRACE_APIC_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="1215">1215</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_APIC_MEM_WRITEL_EVENT" title='_TRACE_APIC_MEM_WRITEL_EVENT' data-ref="_TRACE_APIC_MEM_WRITEL_EVENT">_TRACE_APIC_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="1216">1216</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT" title='_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT' data-ref="_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT">_TRACE_IOAPIC_SET_REMOTE_IRR_EVENT</a>,</td></tr>
<tr><th id="1217">1217</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT" title='_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT' data-ref="_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT">_TRACE_IOAPIC_CLEAR_REMOTE_IRR_EVENT</a>,</td></tr>
<tr><th id="1218">1218</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_EOI_BROADCAST_EVENT" title='_TRACE_IOAPIC_EOI_BROADCAST_EVENT' data-ref="_TRACE_IOAPIC_EOI_BROADCAST_EVENT">_TRACE_IOAPIC_EOI_BROADCAST_EVENT</a>,</td></tr>
<tr><th id="1219">1219</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_MEM_READ_EVENT" title='_TRACE_IOAPIC_MEM_READ_EVENT' data-ref="_TRACE_IOAPIC_MEM_READ_EVENT">_TRACE_IOAPIC_MEM_READ_EVENT</a>,</td></tr>
<tr><th id="1220">1220</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_IOAPIC_MEM_WRITE_EVENT" title='_TRACE_IOAPIC_MEM_WRITE_EVENT' data-ref="_TRACE_IOAPIC_MEM_WRITE_EVENT">_TRACE_IOAPIC_MEM_WRITE_EVENT</a>,</td></tr>
<tr><th id="1221">1221</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT">_TRACE_SLAVIO_INTCTL_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="1222">1222</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="1223">1223</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_EVENT</a>,</td></tr>
<tr><th id="1224">1224</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT" title='_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT' data-ref="_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT">_TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_EVENT</a>,</td></tr>
<tr><th id="1225">1225</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_READL_EVENT</a>,</td></tr>
<tr><th id="1226">1226</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_EVENT</a>,</td></tr>
<tr><th id="1227">1227</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_EVENT</a>,</td></tr>
<tr><th id="1228">1228</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_EVENT</a>,</td></tr>
<tr><th id="1229">1229</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT" title='_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT' data-ref="_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT">_TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_EVENT</a>,</td></tr>
<tr><th id="1230">1230</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT" title='_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT' data-ref="_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT">_TRACE_SLAVIO_CHECK_INTERRUPTS_EVENT</a>,</td></tr>
<tr><th id="1231">1231</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_SET_IRQ_EVENT" title='_TRACE_SLAVIO_SET_IRQ_EVENT' data-ref="_TRACE_SLAVIO_SET_IRQ_EVENT">_TRACE_SLAVIO_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1232">1232</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT" title='_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT' data-ref="_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT">_TRACE_SLAVIO_SET_TIMER_IRQ_CPU_EVENT</a>,</td></tr>
<tr><th id="1233">1233</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT" title='_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT' data-ref="_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT">_TRACE_GRLIB_IRQMP_CHECK_IRQS_EVENT</a>,</td></tr>
<tr><th id="1234">1234</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_ACK_EVENT" title='_TRACE_GRLIB_IRQMP_ACK_EVENT' data-ref="_TRACE_GRLIB_IRQMP_ACK_EVENT">_TRACE_GRLIB_IRQMP_ACK_EVENT</a>,</td></tr>
<tr><th id="1235">1235</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT" title='_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT' data-ref="_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT">_TRACE_GRLIB_IRQMP_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1236">1236</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT" title='_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT' data-ref="_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT">_TRACE_GRLIB_IRQMP_READL_UNKNOWN_EVENT</a>,</td></tr>
<tr><th id="1237">1237</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT" title='_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT' data-ref="_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT">_TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_EVENT</a>,</td></tr>
<tr><th id="1238">1238</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_RAISE_IRQ_EVENT" title='_TRACE_LM32_PIC_RAISE_IRQ_EVENT' data-ref="_TRACE_LM32_PIC_RAISE_IRQ_EVENT">_TRACE_LM32_PIC_RAISE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1239">1239</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_LOWER_IRQ_EVENT" title='_TRACE_LM32_PIC_LOWER_IRQ_EVENT' data-ref="_TRACE_LM32_PIC_LOWER_IRQ_EVENT">_TRACE_LM32_PIC_LOWER_IRQ_EVENT</a>,</td></tr>
<tr><th id="1240">1240</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_INTERRUPT_EVENT" title='_TRACE_LM32_PIC_INTERRUPT_EVENT' data-ref="_TRACE_LM32_PIC_INTERRUPT_EVENT">_TRACE_LM32_PIC_INTERRUPT_EVENT</a>,</td></tr>
<tr><th id="1241">1241</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_SET_IM_EVENT" title='_TRACE_LM32_PIC_SET_IM_EVENT' data-ref="_TRACE_LM32_PIC_SET_IM_EVENT">_TRACE_LM32_PIC_SET_IM_EVENT</a>,</td></tr>
<tr><th id="1242">1242</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_SET_IP_EVENT" title='_TRACE_LM32_PIC_SET_IP_EVENT' data-ref="_TRACE_LM32_PIC_SET_IP_EVENT">_TRACE_LM32_PIC_SET_IP_EVENT</a>,</td></tr>
<tr><th id="1243">1243</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_GET_IM_EVENT" title='_TRACE_LM32_PIC_GET_IM_EVENT' data-ref="_TRACE_LM32_PIC_GET_IM_EVENT">_TRACE_LM32_PIC_GET_IM_EVENT</a>,</td></tr>
<tr><th id="1244">1244</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_LM32_PIC_GET_IP_EVENT" title='_TRACE_LM32_PIC_GET_IP_EVENT' data-ref="_TRACE_LM32_PIC_GET_IP_EVENT">_TRACE_LM32_PIC_GET_IP_EVENT</a>,</td></tr>
<tr><th id="1245">1245</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_CHECK_IPI_EVENT" title='_TRACE_XICS_ICP_CHECK_IPI_EVENT' data-ref="_TRACE_XICS_ICP_CHECK_IPI_EVENT">_TRACE_XICS_ICP_CHECK_IPI_EVENT</a>,</td></tr>
<tr><th id="1246">1246</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_ACCEPT_EVENT" title='_TRACE_XICS_ICP_ACCEPT_EVENT' data-ref="_TRACE_XICS_ICP_ACCEPT_EVENT">_TRACE_XICS_ICP_ACCEPT_EVENT</a>,</td></tr>
<tr><th id="1247">1247</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_EOI_EVENT" title='_TRACE_XICS_ICP_EOI_EVENT' data-ref="_TRACE_XICS_ICP_EOI_EVENT">_TRACE_XICS_ICP_EOI_EVENT</a>,</td></tr>
<tr><th id="1248">1248</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_IRQ_EVENT" title='_TRACE_XICS_ICP_IRQ_EVENT' data-ref="_TRACE_XICS_ICP_IRQ_EVENT">_TRACE_XICS_ICP_IRQ_EVENT</a>,</td></tr>
<tr><th id="1249">1249</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICP_RAISE_EVENT" title='_TRACE_XICS_ICP_RAISE_EVENT' data-ref="_TRACE_XICS_ICP_RAISE_EVENT">_TRACE_XICS_ICP_RAISE_EVENT</a>,</td></tr>
<tr><th id="1250">1250</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_MSI_EVENT</a>,</td></tr>
<tr><th id="1251">1251</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_MASKED_PENDING_EVENT" title='_TRACE_XICS_MASKED_PENDING_EVENT' data-ref="_TRACE_XICS_MASKED_PENDING_EVENT">_TRACE_XICS_MASKED_PENDING_EVENT</a>,</td></tr>
<tr><th id="1252">1252</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT">_TRACE_XICS_ICS_SIMPLE_SET_IRQ_LSI_EVENT</a>,</td></tr>
<tr><th id="1253">1253</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT" title='_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT">_TRACE_XICS_ICS_SIMPLE_WRITE_XIVE_EVENT</a>,</td></tr>
<tr><th id="1254">1254</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT" title='_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT">_TRACE_XICS_ICS_SIMPLE_REJECT_EVENT</a>,</td></tr>
<tr><th id="1255">1255</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_SIMPLE_EOI_EVENT" title='_TRACE_XICS_ICS_SIMPLE_EOI_EVENT' data-ref="_TRACE_XICS_ICS_SIMPLE_EOI_EVENT">_TRACE_XICS_ICS_SIMPLE_EOI_EVENT</a>,</td></tr>
<tr><th id="1256">1256</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ALLOC_EVENT" title='_TRACE_XICS_ALLOC_EVENT' data-ref="_TRACE_XICS_ALLOC_EVENT">_TRACE_XICS_ALLOC_EVENT</a>,</td></tr>
<tr><th id="1257">1257</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ALLOC_BLOCK_EVENT" title='_TRACE_XICS_ALLOC_BLOCK_EVENT' data-ref="_TRACE_XICS_ALLOC_BLOCK_EVENT">_TRACE_XICS_ALLOC_BLOCK_EVENT</a>,</td></tr>
<tr><th id="1258">1258</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_FREE_EVENT" title='_TRACE_XICS_ICS_FREE_EVENT' data-ref="_TRACE_XICS_ICS_FREE_EVENT">_TRACE_XICS_ICS_FREE_EVENT</a>,</td></tr>
<tr><th id="1259">1259</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_XICS_ICS_FREE_WARN_EVENT" title='_TRACE_XICS_ICS_FREE_WARN_EVENT' data-ref="_TRACE_XICS_ICS_FREE_WARN_EVENT">_TRACE_XICS_ICS_FREE_WARN_EVENT</a>,</td></tr>
<tr><th id="1260">1260</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_CREATE_DEVICE_EVENT" title='_TRACE_FLIC_CREATE_DEVICE_EVENT' data-ref="_TRACE_FLIC_CREATE_DEVICE_EVENT">_TRACE_FLIC_CREATE_DEVICE_EVENT</a>,</td></tr>
<tr><th id="1261">1261</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_NO_DEVICE_API_EVENT" title='_TRACE_FLIC_NO_DEVICE_API_EVENT' data-ref="_TRACE_FLIC_NO_DEVICE_API_EVENT">_TRACE_FLIC_NO_DEVICE_API_EVENT</a>,</td></tr>
<tr><th id="1262">1262</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_FLIC_RESET_FAILED_EVENT" title='_TRACE_FLIC_RESET_FAILED_EVENT' data-ref="_TRACE_FLIC_RESET_FAILED_EVENT">_TRACE_FLIC_RESET_FAILED_EVENT</a>,</td></tr>
<tr><th id="1263">1263</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT" title='_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT' data-ref="_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT">_TRACE_QEMU_S390_AIRQ_SUPPRESSED_EVENT</a>,</td></tr>
<tr><th id="1264">1264</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT" title='_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT' data-ref="_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT">_TRACE_QEMU_S390_SUPPRESS_AIRQ_EVENT</a>,</td></tr>
<tr><th id="1265">1265</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_SET_IRQ_EVENT" title='_TRACE_ASPEED_VIC_SET_IRQ_EVENT' data-ref="_TRACE_ASPEED_VIC_SET_IRQ_EVENT">_TRACE_ASPEED_VIC_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1266">1266</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT" title='_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT' data-ref="_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT">_TRACE_ASPEED_VIC_UPDATE_FIQ_EVENT</a>,</td></tr>
<tr><th id="1267">1267</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT" title='_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT' data-ref="_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT">_TRACE_ASPEED_VIC_UPDATE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1268">1268</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_READ_EVENT" title='_TRACE_ASPEED_VIC_READ_EVENT' data-ref="_TRACE_ASPEED_VIC_READ_EVENT">_TRACE_ASPEED_VIC_READ_EVENT</a>,</td></tr>
<tr><th id="1269">1269</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_ASPEED_VIC_WRITE_EVENT" title='_TRACE_ASPEED_VIC_WRITE_EVENT' data-ref="_TRACE_ASPEED_VIC_WRITE_EVENT">_TRACE_ASPEED_VIC_WRITE_EVENT</a>,</td></tr>
<tr><th id="1270">1270</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_ENABLE_IRQ_EVENT" title='_TRACE_GIC_ENABLE_IRQ_EVENT' data-ref="_TRACE_GIC_ENABLE_IRQ_EVENT">_TRACE_GIC_ENABLE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1271">1271</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_DISABLE_IRQ_EVENT" title='_TRACE_GIC_DISABLE_IRQ_EVENT' data-ref="_TRACE_GIC_DISABLE_IRQ_EVENT">_TRACE_GIC_DISABLE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1272">1272</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_SET_IRQ_EVENT" title='_TRACE_GIC_SET_IRQ_EVENT' data-ref="_TRACE_GIC_SET_IRQ_EVENT">_TRACE_GIC_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1273">1273</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_UPDATE_BESTIRQ_EVENT" title='_TRACE_GIC_UPDATE_BESTIRQ_EVENT' data-ref="_TRACE_GIC_UPDATE_BESTIRQ_EVENT">_TRACE_GIC_UPDATE_BESTIRQ_EVENT</a>,</td></tr>
<tr><th id="1274">1274</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_UPDATE_SET_IRQ_EVENT" title='_TRACE_GIC_UPDATE_SET_IRQ_EVENT' data-ref="_TRACE_GIC_UPDATE_SET_IRQ_EVENT">_TRACE_GIC_UPDATE_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1275">1275</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT" title='_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT' data-ref="_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT">_TRACE_GIC_ACKNOWLEDGE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1276">1276</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_PMR_READ_EVENT" title='_TRACE_GICV3_ICC_PMR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_PMR_READ_EVENT">_TRACE_GICV3_ICC_PMR_READ_EVENT</a>,</td></tr>
<tr><th id="1277">1277</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_PMR_WRITE_EVENT" title='_TRACE_GICV3_ICC_PMR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_PMR_WRITE_EVENT">_TRACE_GICV3_ICC_PMR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1278">1278</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_BPR_READ_EVENT" title='_TRACE_GICV3_ICC_BPR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_BPR_READ_EVENT">_TRACE_GICV3_ICC_BPR_READ_EVENT</a>,</td></tr>
<tr><th id="1279">1279</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_BPR_WRITE_EVENT" title='_TRACE_GICV3_ICC_BPR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_BPR_WRITE_EVENT">_TRACE_GICV3_ICC_BPR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1280">1280</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_AP_READ_EVENT" title='_TRACE_GICV3_ICC_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICC_AP_READ_EVENT">_TRACE_GICV3_ICC_AP_READ_EVENT</a>,</td></tr>
<tr><th id="1281">1281</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_AP_WRITE_EVENT" title='_TRACE_GICV3_ICC_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_AP_WRITE_EVENT">_TRACE_GICV3_ICC_AP_WRITE_EVENT</a>,</td></tr>
<tr><th id="1282">1282</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN_READ_EVENT" title='_TRACE_GICV3_ICC_IGRPEN_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN_READ_EVENT">_TRACE_GICV3_ICC_IGRPEN_READ_EVENT</a>,</td></tr>
<tr><th id="1283">1283</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT" title='_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT">_TRACE_GICV3_ICC_IGRPEN_WRITE_EVENT</a>,</td></tr>
<tr><th id="1284">1284</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT">_TRACE_GICV3_ICC_IGRPEN1_EL3_READ_EVENT</a>,</td></tr>
<tr><th id="1285">1285</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT" title='_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT">_TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_EVENT</a>,</td></tr>
<tr><th id="1286">1286</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_READ_EVENT" title='_TRACE_GICV3_ICC_CTLR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_READ_EVENT">_TRACE_GICV3_ICC_CTLR_READ_EVENT</a>,</td></tr>
<tr><th id="1287">1287</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_WRITE_EVENT" title='_TRACE_GICV3_ICC_CTLR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_WRITE_EVENT">_TRACE_GICV3_ICC_CTLR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1288">1288</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT" title='_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT">_TRACE_GICV3_ICC_CTLR_EL3_READ_EVENT</a>,</td></tr>
<tr><th id="1289">1289</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT" title='_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT">_TRACE_GICV3_ICC_CTLR_EL3_WRITE_EVENT</a>,</td></tr>
<tr><th id="1290">1290</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_UPDATE_EVENT" title='_TRACE_GICV3_CPUIF_UPDATE_EVENT' data-ref="_TRACE_GICV3_CPUIF_UPDATE_EVENT">_TRACE_GICV3_CPUIF_UPDATE_EVENT</a>,</td></tr>
<tr><th id="1291">1291</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_SET_IRQS_EVENT" title='_TRACE_GICV3_CPUIF_SET_IRQS_EVENT' data-ref="_TRACE_GICV3_CPUIF_SET_IRQS_EVENT">_TRACE_GICV3_CPUIF_SET_IRQS_EVENT</a>,</td></tr>
<tr><th id="1292">1292</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_GENERATE_SGI_EVENT" title='_TRACE_GICV3_ICC_GENERATE_SGI_EVENT' data-ref="_TRACE_GICV3_ICC_GENERATE_SGI_EVENT">_TRACE_GICV3_ICC_GENERATE_SGI_EVENT</a>,</td></tr>
<tr><th id="1293">1293</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IAR0_READ_EVENT" title='_TRACE_GICV3_ICC_IAR0_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IAR0_READ_EVENT">_TRACE_GICV3_ICC_IAR0_READ_EVENT</a>,</td></tr>
<tr><th id="1294">1294</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_IAR1_READ_EVENT" title='_TRACE_GICV3_ICC_IAR1_READ_EVENT' data-ref="_TRACE_GICV3_ICC_IAR1_READ_EVENT">_TRACE_GICV3_ICC_IAR1_READ_EVENT</a>,</td></tr>
<tr><th id="1295">1295</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_EOIR_WRITE_EVENT" title='_TRACE_GICV3_ICC_EOIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_EOIR_WRITE_EVENT">_TRACE_GICV3_ICC_EOIR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1296">1296</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_HPPIR0_READ_EVENT" title='_TRACE_GICV3_ICC_HPPIR0_READ_EVENT' data-ref="_TRACE_GICV3_ICC_HPPIR0_READ_EVENT">_TRACE_GICV3_ICC_HPPIR0_READ_EVENT</a>,</td></tr>
<tr><th id="1297">1297</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_HPPIR1_READ_EVENT" title='_TRACE_GICV3_ICC_HPPIR1_READ_EVENT' data-ref="_TRACE_GICV3_ICC_HPPIR1_READ_EVENT">_TRACE_GICV3_ICC_HPPIR1_READ_EVENT</a>,</td></tr>
<tr><th id="1298">1298</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_DIR_WRITE_EVENT" title='_TRACE_GICV3_ICC_DIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICC_DIR_WRITE_EVENT">_TRACE_GICV3_ICC_DIR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1299">1299</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICC_RPR_READ_EVENT" title='_TRACE_GICV3_ICC_RPR_READ_EVENT' data-ref="_TRACE_GICV3_ICC_RPR_READ_EVENT">_TRACE_GICV3_ICC_RPR_READ_EVENT</a>,</td></tr>
<tr><th id="1300">1300</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_AP_READ_EVENT" title='_TRACE_GICV3_ICH_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICH_AP_READ_EVENT">_TRACE_GICV3_ICH_AP_READ_EVENT</a>,</td></tr>
<tr><th id="1301">1301</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_AP_WRITE_EVENT" title='_TRACE_GICV3_ICH_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_AP_WRITE_EVENT">_TRACE_GICV3_ICH_AP_WRITE_EVENT</a>,</td></tr>
<tr><th id="1302">1302</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_HCR_READ_EVENT" title='_TRACE_GICV3_ICH_HCR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_HCR_READ_EVENT">_TRACE_GICV3_ICH_HCR_READ_EVENT</a>,</td></tr>
<tr><th id="1303">1303</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_HCR_WRITE_EVENT" title='_TRACE_GICV3_ICH_HCR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_HCR_WRITE_EVENT">_TRACE_GICV3_ICH_HCR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1304">1304</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VMCR_READ_EVENT" title='_TRACE_GICV3_ICH_VMCR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_VMCR_READ_EVENT">_TRACE_GICV3_ICH_VMCR_READ_EVENT</a>,</td></tr>
<tr><th id="1305">1305</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VMCR_WRITE_EVENT" title='_TRACE_GICV3_ICH_VMCR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_VMCR_WRITE_EVENT">_TRACE_GICV3_ICH_VMCR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1306">1306</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR_READ_EVENT" title='_TRACE_GICV3_ICH_LR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LR_READ_EVENT">_TRACE_GICV3_ICH_LR_READ_EVENT</a>,</td></tr>
<tr><th id="1307">1307</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR32_READ_EVENT" title='_TRACE_GICV3_ICH_LR32_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LR32_READ_EVENT">_TRACE_GICV3_ICH_LR32_READ_EVENT</a>,</td></tr>
<tr><th id="1308">1308</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LRC_READ_EVENT" title='_TRACE_GICV3_ICH_LRC_READ_EVENT' data-ref="_TRACE_GICV3_ICH_LRC_READ_EVENT">_TRACE_GICV3_ICH_LRC_READ_EVENT</a>,</td></tr>
<tr><th id="1309">1309</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR_WRITE_EVENT" title='_TRACE_GICV3_ICH_LR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LR_WRITE_EVENT">_TRACE_GICV3_ICH_LR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1310">1310</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LR32_WRITE_EVENT" title='_TRACE_GICV3_ICH_LR32_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LR32_WRITE_EVENT">_TRACE_GICV3_ICH_LR32_WRITE_EVENT</a>,</td></tr>
<tr><th id="1311">1311</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_LRC_WRITE_EVENT" title='_TRACE_GICV3_ICH_LRC_WRITE_EVENT' data-ref="_TRACE_GICV3_ICH_LRC_WRITE_EVENT">_TRACE_GICV3_ICH_LRC_WRITE_EVENT</a>,</td></tr>
<tr><th id="1312">1312</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_VTR_READ_EVENT" title='_TRACE_GICV3_ICH_VTR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_VTR_READ_EVENT">_TRACE_GICV3_ICH_VTR_READ_EVENT</a>,</td></tr>
<tr><th id="1313">1313</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_MISR_READ_EVENT" title='_TRACE_GICV3_ICH_MISR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_MISR_READ_EVENT">_TRACE_GICV3_ICH_MISR_READ_EVENT</a>,</td></tr>
<tr><th id="1314">1314</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_EISR_READ_EVENT" title='_TRACE_GICV3_ICH_EISR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_EISR_READ_EVENT">_TRACE_GICV3_ICH_EISR_READ_EVENT</a>,</td></tr>
<tr><th id="1315">1315</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICH_ELRSR_READ_EVENT" title='_TRACE_GICV3_ICH_ELRSR_READ_EVENT' data-ref="_TRACE_GICV3_ICH_ELRSR_READ_EVENT">_TRACE_GICV3_ICH_ELRSR_READ_EVENT</a>,</td></tr>
<tr><th id="1316">1316</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_AP_READ_EVENT" title='_TRACE_GICV3_ICV_AP_READ_EVENT' data-ref="_TRACE_GICV3_ICV_AP_READ_EVENT">_TRACE_GICV3_ICV_AP_READ_EVENT</a>,</td></tr>
<tr><th id="1317">1317</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_AP_WRITE_EVENT" title='_TRACE_GICV3_ICV_AP_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_AP_WRITE_EVENT">_TRACE_GICV3_ICV_AP_WRITE_EVENT</a>,</td></tr>
<tr><th id="1318">1318</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_BPR_READ_EVENT" title='_TRACE_GICV3_ICV_BPR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_BPR_READ_EVENT">_TRACE_GICV3_ICV_BPR_READ_EVENT</a>,</td></tr>
<tr><th id="1319">1319</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_BPR_WRITE_EVENT" title='_TRACE_GICV3_ICV_BPR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_BPR_WRITE_EVENT">_TRACE_GICV3_ICV_BPR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1320">1320</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_PMR_READ_EVENT" title='_TRACE_GICV3_ICV_PMR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_PMR_READ_EVENT">_TRACE_GICV3_ICV_PMR_READ_EVENT</a>,</td></tr>
<tr><th id="1321">1321</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_PMR_WRITE_EVENT" title='_TRACE_GICV3_ICV_PMR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_PMR_WRITE_EVENT">_TRACE_GICV3_ICV_PMR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1322">1322</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IGRPEN_READ_EVENT" title='_TRACE_GICV3_ICV_IGRPEN_READ_EVENT' data-ref="_TRACE_GICV3_ICV_IGRPEN_READ_EVENT">_TRACE_GICV3_ICV_IGRPEN_READ_EVENT</a>,</td></tr>
<tr><th id="1323">1323</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT" title='_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT">_TRACE_GICV3_ICV_IGRPEN_WRITE_EVENT</a>,</td></tr>
<tr><th id="1324">1324</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_CTLR_READ_EVENT" title='_TRACE_GICV3_ICV_CTLR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_CTLR_READ_EVENT">_TRACE_GICV3_ICV_CTLR_READ_EVENT</a>,</td></tr>
<tr><th id="1325">1325</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_CTLR_WRITE_EVENT" title='_TRACE_GICV3_ICV_CTLR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_CTLR_WRITE_EVENT">_TRACE_GICV3_ICV_CTLR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1326">1326</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_RPR_READ_EVENT" title='_TRACE_GICV3_ICV_RPR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_RPR_READ_EVENT">_TRACE_GICV3_ICV_RPR_READ_EVENT</a>,</td></tr>
<tr><th id="1327">1327</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_HPPIR_READ_EVENT" title='_TRACE_GICV3_ICV_HPPIR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_HPPIR_READ_EVENT">_TRACE_GICV3_ICV_HPPIR_READ_EVENT</a>,</td></tr>
<tr><th id="1328">1328</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_DIR_WRITE_EVENT" title='_TRACE_GICV3_ICV_DIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_DIR_WRITE_EVENT">_TRACE_GICV3_ICV_DIR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1329">1329</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_IAR_READ_EVENT" title='_TRACE_GICV3_ICV_IAR_READ_EVENT' data-ref="_TRACE_GICV3_ICV_IAR_READ_EVENT">_TRACE_GICV3_ICV_IAR_READ_EVENT</a>,</td></tr>
<tr><th id="1330">1330</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_ICV_EOIR_WRITE_EVENT" title='_TRACE_GICV3_ICV_EOIR_WRITE_EVENT' data-ref="_TRACE_GICV3_ICV_EOIR_WRITE_EVENT">_TRACE_GICV3_ICV_EOIR_WRITE_EVENT</a>,</td></tr>
<tr><th id="1331">1331</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT" title='_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT' data-ref="_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT">_TRACE_GICV3_CPUIF_VIRT_UPDATE_EVENT</a>,</td></tr>
<tr><th id="1332">1332</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT" title='_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT' data-ref="_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT">_TRACE_GICV3_CPUIF_VIRT_SET_IRQS_EVENT</a>,</td></tr>
<tr><th id="1333">1333</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_READ_EVENT" title='_TRACE_GICV3_DIST_READ_EVENT' data-ref="_TRACE_GICV3_DIST_READ_EVENT">_TRACE_GICV3_DIST_READ_EVENT</a>,</td></tr>
<tr><th id="1334">1334</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_BADREAD_EVENT" title='_TRACE_GICV3_DIST_BADREAD_EVENT' data-ref="_TRACE_GICV3_DIST_BADREAD_EVENT">_TRACE_GICV3_DIST_BADREAD_EVENT</a>,</td></tr>
<tr><th id="1335">1335</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_WRITE_EVENT" title='_TRACE_GICV3_DIST_WRITE_EVENT' data-ref="_TRACE_GICV3_DIST_WRITE_EVENT">_TRACE_GICV3_DIST_WRITE_EVENT</a>,</td></tr>
<tr><th id="1336">1336</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_BADWRITE_EVENT" title='_TRACE_GICV3_DIST_BADWRITE_EVENT' data-ref="_TRACE_GICV3_DIST_BADWRITE_EVENT">_TRACE_GICV3_DIST_BADWRITE_EVENT</a>,</td></tr>
<tr><th id="1337">1337</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_DIST_SET_IRQ_EVENT" title='_TRACE_GICV3_DIST_SET_IRQ_EVENT' data-ref="_TRACE_GICV3_DIST_SET_IRQ_EVENT">_TRACE_GICV3_DIST_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1338">1338</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_READ_EVENT" title='_TRACE_GICV3_REDIST_READ_EVENT' data-ref="_TRACE_GICV3_REDIST_READ_EVENT">_TRACE_GICV3_REDIST_READ_EVENT</a>,</td></tr>
<tr><th id="1339">1339</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_BADREAD_EVENT" title='_TRACE_GICV3_REDIST_BADREAD_EVENT' data-ref="_TRACE_GICV3_REDIST_BADREAD_EVENT">_TRACE_GICV3_REDIST_BADREAD_EVENT</a>,</td></tr>
<tr><th id="1340">1340</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_WRITE_EVENT" title='_TRACE_GICV3_REDIST_WRITE_EVENT' data-ref="_TRACE_GICV3_REDIST_WRITE_EVENT">_TRACE_GICV3_REDIST_WRITE_EVENT</a>,</td></tr>
<tr><th id="1341">1341</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_BADWRITE_EVENT" title='_TRACE_GICV3_REDIST_BADWRITE_EVENT' data-ref="_TRACE_GICV3_REDIST_BADWRITE_EVENT">_TRACE_GICV3_REDIST_BADWRITE_EVENT</a>,</td></tr>
<tr><th id="1342">1342</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_SET_IRQ_EVENT" title='_TRACE_GICV3_REDIST_SET_IRQ_EVENT' data-ref="_TRACE_GICV3_REDIST_SET_IRQ_EVENT">_TRACE_GICV3_REDIST_SET_IRQ_EVENT</a>,</td></tr>
<tr><th id="1343">1343</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_GICV3_REDIST_SEND_SGI_EVENT" title='_TRACE_GICV3_REDIST_SEND_SGI_EVENT' data-ref="_TRACE_GICV3_REDIST_SEND_SGI_EVENT">_TRACE_GICV3_REDIST_SEND_SGI_EVENT</a>,</td></tr>
<tr><th id="1344">1344</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_RECOMPUTE_STATE_EVENT" title='_TRACE_NVIC_RECOMPUTE_STATE_EVENT' data-ref="_TRACE_NVIC_RECOMPUTE_STATE_EVENT">_TRACE_NVIC_RECOMPUTE_STATE_EVENT</a>,</td></tr>
<tr><th id="1345">1345</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PRIO_EVENT" title='_TRACE_NVIC_SET_PRIO_EVENT' data-ref="_TRACE_NVIC_SET_PRIO_EVENT">_TRACE_NVIC_SET_PRIO_EVENT</a>,</td></tr>
<tr><th id="1346">1346</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_IRQ_UPDATE_EVENT" title='_TRACE_NVIC_IRQ_UPDATE_EVENT' data-ref="_TRACE_NVIC_IRQ_UPDATE_EVENT">_TRACE_NVIC_IRQ_UPDATE_EVENT</a>,</td></tr>
<tr><th id="1347">1347</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ESCALATE_PRIO_EVENT" title='_TRACE_NVIC_ESCALATE_PRIO_EVENT' data-ref="_TRACE_NVIC_ESCALATE_PRIO_EVENT">_TRACE_NVIC_ESCALATE_PRIO_EVENT</a>,</td></tr>
<tr><th id="1348">1348</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ESCALATE_DISABLED_EVENT" title='_TRACE_NVIC_ESCALATE_DISABLED_EVENT' data-ref="_TRACE_NVIC_ESCALATE_DISABLED_EVENT">_TRACE_NVIC_ESCALATE_DISABLED_EVENT</a>,</td></tr>
<tr><th id="1349">1349</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PENDING_EVENT" title='_TRACE_NVIC_SET_PENDING_EVENT' data-ref="_TRACE_NVIC_SET_PENDING_EVENT">_TRACE_NVIC_SET_PENDING_EVENT</a>,</td></tr>
<tr><th id="1350">1350</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_CLEAR_PENDING_EVENT" title='_TRACE_NVIC_CLEAR_PENDING_EVENT' data-ref="_TRACE_NVIC_CLEAR_PENDING_EVENT">_TRACE_NVIC_CLEAR_PENDING_EVENT</a>,</td></tr>
<tr><th id="1351">1351</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_PENDING_LEVEL_EVENT" title='_TRACE_NVIC_SET_PENDING_LEVEL_EVENT' data-ref="_TRACE_NVIC_SET_PENDING_LEVEL_EVENT">_TRACE_NVIC_SET_PENDING_LEVEL_EVENT</a>,</td></tr>
<tr><th id="1352">1352</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT" title='_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT' data-ref="_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT">_TRACE_NVIC_ACKNOWLEDGE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1353">1353</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_COMPLETE_IRQ_EVENT" title='_TRACE_NVIC_COMPLETE_IRQ_EVENT' data-ref="_TRACE_NVIC_COMPLETE_IRQ_EVENT">_TRACE_NVIC_COMPLETE_IRQ_EVENT</a>,</td></tr>
<tr><th id="1354">1354</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SET_IRQ_LEVEL_EVENT" title='_TRACE_NVIC_SET_IRQ_LEVEL_EVENT' data-ref="_TRACE_NVIC_SET_IRQ_LEVEL_EVENT">_TRACE_NVIC_SET_IRQ_LEVEL_EVENT</a>,</td></tr>
<tr><th id="1355">1355</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SYSREG_READ_EVENT" title='_TRACE_NVIC_SYSREG_READ_EVENT' data-ref="_TRACE_NVIC_SYSREG_READ_EVENT">_TRACE_NVIC_SYSREG_READ_EVENT</a>,</td></tr>
<tr><th id="1356">1356</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_NVIC_SYSREG_WRITE_EVENT" title='_TRACE_NVIC_SYSREG_WRITE_EVENT' data-ref="_TRACE_NVIC_SYSREG_WRITE_EVENT">_TRACE_NVIC_SYSREG_WRITE_EVENT</a>,</td></tr>
<tr><th id="1357">1357</th><td>  <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>,</td></tr>
<tr><th id="1358">1358</th><td>};</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="trace_hw_intc_register_events" title='trace_hw_intc_register_events' data-type='void trace_hw_intc_register_events()' data-ref="trace_hw_intc_register_events">trace_hw_intc_register_events</dfn>(<em>void</em>)</td></tr>
<tr><th id="1361">1361</th><td>{</td></tr>
<tr><th id="1362">1362</th><td>    <a class="ref" href="../../trace/control-internal.h.html#trace_event_register_group" title='trace_event_register_group' data-ref="trace_event_register_group">trace_event_register_group</a>(<a class="ref" href="#hw_intc_trace_events" title='hw_intc_trace_events' data-ref="hw_intc_trace_events">hw_intc_trace_events</a>);</td></tr>
<tr><th id="1363">1363</th><td>}</td></tr>
<tr><th id="1364">1364</th><td><a class="macro" href="../../include/qemu/module.h.html#53" title="static void __attribute__((constructor)) do_qemu_init_trace_hw_intc_register_events(void) { register_module_init(trace_hw_intc_register_events, MODULE_INIT_TRACE); }" data-ref="_M/trace_init">trace_init</a>(<a class="tu ref" href="#trace_hw_intc_register_events" title='trace_hw_intc_register_events' data-use='r' data-ref="trace_hw_intc_register_events">trace_hw_intc_register_events</a>)</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
