# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/ImmGenerator.v" \
"../../../../RISC-V Multi-Cycle Processor Design.srcs/sources_1/new/InstructionControl.v" \
"../../../../RISC-V Multi-Cycle Processor Design.srcs/sim_1/new/tb_ImmGenerator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
