<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="dma_back_end_axi_synth_1" LaunchPart="xc7vx690tffg1761-2" LaunchTime="1504300585">
  <File Type="RDS-RDS" Name="dma_back_end_axi.vds"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/dma_back_end_axi_synth_1/sources.xml"/>
  <File Type="VDS-HWDEF" Name="dma_back_end_axi.hwdef"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/dma_back_end_axi_synth_1/constrs_in.xml"/>
  <File Type="PA-TCL" Name="dma_back_end_axi.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/dma_back_end_axi_synth_1/dma_back_end_axi_synth_1.psg"/>
  <File Type="VDS-TIMING-PB" Name="dma_back_end_axi_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="dma_back_end_axi_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="dma_back_end_axi.dcp"/>
  <File Type="RDS-UTIL-PB" Name="dma_back_end_axi_utilization_synth.pb"/>
  <File Type="RDS-PROPCONSTRS" Name="dma_back_end_axi_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="dma_back_end_axi_utilization_synth.rpt"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dma_back_end_axi">
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/dma/netlist/eval/dma_back_end_axi.vp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/dma_back_end_axi_ooc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="out_of_context"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dma_back_end_axi"/>
      <Option Name="TopRTLFile" Val="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/dma/netlist/eval/dma_back_end_axi.vp"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dma_back_end_axi">
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/dma/netlist/eval/dma_back_end_axi.vp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/constraints/dma_back_end_axi_ooc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="out_of_context"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="dma_back_end_axi"/>
      <Option Name="TopRTLFile" Val="$PPRDIR/../../../../vc709/v7_xt_conn_trd/hardware/sources/ip_cores/dma/netlist/eval/dma_back_end_axi.vp"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_High" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design">
      <Option Id="ResourceSharing">2</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ShregMinSize">5</Option>
    </Step>
  </Strategy>
</GenRun>
