HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:gagRetTopMod
Implementation;Synthesis|| CD638 ||@W:Signal cortexm1top_ilol is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(97);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/97||uj_jtag.vhd(66);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal cortexm1top_oiol is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(98);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/98||uj_jtag.vhd(68);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd'/linenumber/68
Implementation;Synthesis|| CD638 ||@W:Signal cortexm1top_liol is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(99);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/99||uj_jtag.vhd(70);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal cortexm1top_iiol is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(100);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/100||uj_jtag.vhd(72);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd'/linenumber/72
Implementation;Synthesis|| CD434 ||@W:Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(118);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/118||coregpio.vhd(887);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/887
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_both_6(1). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(120);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/120||coregpio.vhd(577);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/577
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_neg_6(1). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(121);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/121||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_pos_6(1). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(122);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/122||coregpio.vhd(531);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/531
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_both_2(0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(123);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/123||coregpio.vhd(577);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/577
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_neg_2(0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(124);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/124||coregpio.vhd(554);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/554
Implementation;Synthesis|| CL169 ||@W:Pruning unused register edge_pos_2(0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(125);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/125||coregpio.vhd(531);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/531
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(126);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/126||coregpio.vhd(602);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/602
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(127);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/127||coregpio.vhd(602);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/602
Implementation;Synthesis|| CL169 ||@W:Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(128);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/128||coregpio.vhd(602);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/602
Implementation;Synthesis|| CL169 ||@W:Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(129);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/129||coregpio.vhd(602);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/602
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of ckAccessSize(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||gagRetTopMod.srr(159);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/159||SramCtrl.vhd(169);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\SramCtrl.vhd'/linenumber/169
Implementation;Synthesis|| CD638 ||@W:Signal temp_ahbaddr is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(164);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/164||AhbWrapper_SRAM.vhd(96);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd'/linenumber/96
Implementation;Synthesis|| CD638 ||@W:Signal temp_ahbwrite is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(165);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/165||AhbWrapper_SRAM.vhd(97);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd'/linenumber/97
Implementation;Synthesis|| CD638 ||@W:Signal temp_ahbsize is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(166);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/166||AhbWrapper_SRAM.vhd(98);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd'/linenumber/98
Implementation;Synthesis|| CD434 ||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(178);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/178||coreahblite_masterstage.vhd(339);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/339
Implementation;Synthesis|| CD434 ||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(179);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/179||coreahblite_masterstage.vhd(340);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/340
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(180);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/180||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(181);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/181||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(182);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/182||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(183);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/183||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(184);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/184||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(185);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/185||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(186);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/186||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(187);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/187||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(188);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/188||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(189);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/189||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(190);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/190||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(191);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/191||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(192);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/192||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(193);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/193||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(194);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/194||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(195);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/195||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(196);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/196||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(197);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/197||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(198);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/198||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(199);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/199||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(200);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/200||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(201);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/201||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(202);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/202||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(203);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/203||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(204);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/204||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(205);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/205||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(206);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/206||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(207);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/207||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(208);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/208||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(209);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/209||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(210);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/210||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(211);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/211||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(212);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/212||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(213);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/213||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||gagRetTopMod.srr(221);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/221||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(223);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/223||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(224);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/224||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(225);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/225||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(226);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/226||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(227);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/227||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(228);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/228||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(229);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/229||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(230);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/230||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(231);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/231||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(232);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/232||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(233);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/233||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(234);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/234||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(235);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/235||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(236);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/236||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(237);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/237||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(238);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/238||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(239);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/239||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(240);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/240||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(241);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/241||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(242);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/242||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(243);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/243||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(244);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/244||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(245);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/245||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(246);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/246||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(247);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/247||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(248);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/248||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis|| CD434 ||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(249);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/249||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis|| CD434 ||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(250);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/250||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||gagRetTopMod.srr(255);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/255||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||gagRetTopMod.srr(260);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/260||b1553BRM_AHBSlv.vhd(258);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/258
Implementation;Synthesis|| CG290 ||@W:Referenced variable pwdata is not in sensitivity list.||gagRetTopMod.srr(261);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/261||b1553BRM_AHBSlv.vhd(396);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/396
Implementation;Synthesis|| CG290 ||@W:Referenced variable pwrite is not in sensitivity list.||gagRetTopMod.srr(262);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/262||b1553BRM_AHBSlv.vhd(394);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/394
Implementation;Synthesis|| CG290 ||@W:Referenced variable paddr is not in sensitivity list.||gagRetTopMod.srr(263);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/263||b1553BRM_AHBSlv.vhd(387);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/387
Implementation;Synthesis|| CG290 ||@W:Referenced variable psel is not in sensitivity list.||gagRetTopMod.srr(264);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/264||b1553BRM_AHBSlv.vhd(394);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/394
Implementation;Synthesis|| CG290 ||@W:Referenced variable penable is not in sensitivity list.||gagRetTopMod.srr(265);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/265||b1553BRM_AHBSlv.vhd(394);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/394
Implementation;Synthesis|| CG290 ||@W:Referenced variable haddr is not in sensitivity list.||gagRetTopMod.srr(266);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/266||b1553BRM_AHBSlv.vhd(277);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/277
Implementation;Synthesis|| CG290 ||@W:Referenced variable hsel is not in sensitivity list.||gagRetTopMod.srr(267);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/267||b1553BRM_AHBSlv.vhd(276);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/276
Implementation;Synthesis|| CG290 ||@W:Referenced variable hreadyin is not in sensitivity list.||gagRetTopMod.srr(268);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/268||b1553BRM_AHBSlv.vhd(276);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/276
Implementation;Synthesis|| CG290 ||@W:Referenced variable hwdata is not in sensitivity list.||gagRetTopMod.srr(269);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/269||b1553BRM_AHBSlv.vhd(283);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/283
Implementation;Synthesis|| CG290 ||@W:Referenced variable htrans is not in sensitivity list.||gagRetTopMod.srr(270);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/270||b1553BRM_AHBSlv.vhd(309);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/309
Implementation;Synthesis|| CG290 ||@W:Referenced variable hsize is not in sensitivity list.||gagRetTopMod.srr(271);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/271||b1553BRM_AHBSlv.vhd(309);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/309
Implementation;Synthesis|| CG290 ||@W:Referenced variable hwrite is not in sensitivity list.||gagRetTopMod.srr(272);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/272||b1553BRM_AHBSlv.vhd(280);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/280
Implementation;Synthesis|| CD434 ||@W:Signal cpumemen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(291);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/291||BRMbend.vhd(142);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMbend.vhd'/linenumber/142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register LASTCPUREQ_2. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(293);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/293||BRMbend.vhd(177);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMbend.vhd'/linenumber/177
Implementation;Synthesis|| CD434 ||@W:Signal smr_rega in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(301);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/301||BRMpc.vhd(847);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/847
Implementation;Synthesis|| CD434 ||@W:Signal smr_regb in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(302);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/302||BRMpc.vhd(847);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/847
Implementation;Synthesis|| CD434 ||@W:Signal smr_regc in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(303);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/303||BRMpc.vhd(848);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/848
Implementation;Synthesis|| CD434 ||@W:Signal smr_regd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(304);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/304||BRMpc.vhd(848);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/848
Implementation;Synthesis|| CD434 ||@W:Signal smr_rege in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(305);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/305||BRMpc.vhd(848);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/848
Implementation;Synthesis|| CD434 ||@W:Signal smr_regf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||gagRetTopMod.srr(306);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/306||BRMpc.vhd(848);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/848
Implementation;Synthesis|| CD638 ||@W:Signal ramwr is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(309);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/309||BRMreg.vhd(61);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd'/linenumber/61
Implementation;Synthesis|| CD638 ||@W:Signal ramrd is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(310);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/310||BRMreg.vhd(62);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd'/linenumber/62
Implementation;Synthesis|| CD638 ||@W:Signal ramaddr is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(311);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/311||BRMreg.vhd(63);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd'/linenumber/63
Implementation;Synthesis|| CD638 ||@W:Signal ramdata is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(312);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/312||BRMreg.vhd(64);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd'/linenumber/64
Implementation;Synthesis|| CD638 ||@W:Signal cw_data is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(315);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/315||BRMmt.vhd(95);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd'/linenumber/95
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SW_STBOK_2. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(317);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/317||BRMmt.vhd(147);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd'/linenumber/147
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DW_STBOK_2. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(318);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/318||BRMmt.vhd(147);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd'/linenumber/147
Implementation;Synthesis|| CD638 ||@W:Signal cmdokayr is undriven. Either assign the signal a value or remove the signal declaration.||gagRetTopMod.srr(320);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/320||BRMrt.vhd(187);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMrt.vhd'/linenumber/187
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DEC_STBDEL1_2. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(322);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/322||BRMrt.vhd(310);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMrt.vhd'/linenumber/310
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SA_5(4 downto 0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(326);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/326||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMDC_BRD_6. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(327);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/327||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMDC_BAC_6. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(328);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/328||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CLRERR_10. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(329);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/329||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SW_BCAST_6. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(330);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/330||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SW_DBA_6. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(331);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/331||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GOTSW2_5. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(332);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/332||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register GOTSW1_6. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(333);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/333||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register MSGTYPE_2(2 downto 0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(334);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/334||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CLKFREQS_3(1 downto 0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(335);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/335||BRMpc.vhd(925);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/925
Implementation;Synthesis|| CL169 ||@W:Pruning unused register CPUWRRD_2(1 downto 0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(336);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/336||BRMpc.vhd(894);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/894
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(337);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/337||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(338);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/338||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(339);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/339||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(340);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/340||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(341);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/341||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(342);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/342||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(343);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/343||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(344);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/344||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(345);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/345||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(346);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/346||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(347);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/347||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(348);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/348||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/349||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(350);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/350||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(351);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/351||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to MTDESCPTR(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(352);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/352||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to SMR4_BITF are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(353);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/353||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to EXPECTSW are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(354);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/354||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to BCLOADTT are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(355);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/355||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to BCBUSSEL are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(356);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/356||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit MTINT to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(357);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/357||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_CBA to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(358);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/358||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_EOL to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(359);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/359||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_ILLCMD4 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(360);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/360||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_ILLOP to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(361);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/361||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_MBC to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(362);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/362||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_RTF to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(363);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/363||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_INTR(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(364);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/364||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit SMR4_INTR(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(365);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/365||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register MTINT. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(366);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/366||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_CBA. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(367);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/367||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_EOL. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(368);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/368||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_ILLCMD4. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(369);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/369||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_ILLOP. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(370);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/370||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_MBC. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(371);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/371||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register SMR4_RTF. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(372);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/372||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 12 of SMR4_INTR(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||gagRetTopMod.srr(373);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/373||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of SMR4_INTR(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||gagRetTopMod.srr(374);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/374||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RTACTIVE. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(375);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/375||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to FSM_ERROR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||gagRetTopMod.srr(381);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/381||BRMenc.vhd(148);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMenc.vhd'/linenumber/148
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.hmbsel_3. Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(385);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/385||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL169 ||@W:Pruning unused register r.core_rddata_3(15 downto 0). Make sure that there are no unused intermediate registers.||gagRetTopMod.srr(386);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/386||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 20 of r.haddr(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||gagRetTopMod.srr(387);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/387||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of r.haddr(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||gagRetTopMod.srr(388);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/388||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL138 ||@W:Removing register 'SMR4_INTR' because it is only assigned 0 or its original value.||gagRetTopMod.srr(406);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/406||BRMpc.vhd(1439);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd'/linenumber/1439
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element r.core_addr. Add a syn_preserve attribute to the element to prevent sharing.||gagRetTopMod.srr(455);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/455||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of r.hresp(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||gagRetTopMod.srr(462);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/462||b1553BRM_AHBSlv.vhd(478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/478
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 16 of hwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(464);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/464||b1553BRM_AHBSlv.vhd(27);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/27
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(465);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/465||b1553BRM_AHBSlv.vhd(30);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/30
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(466);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/466||b1553BRM_AHBSlv.vhd(30);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/30
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 4 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(467);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/467||b1553BRM_AHBSlv.vhd(39);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd'/linenumber/39
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 13 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(468);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/468||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 11 of sdataready(16 downto 0) is unused ||gagRetTopMod.srr(469);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/469||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 1 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(470);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/470||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 13 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(471);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/471||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis|| CL247 ||@W:Input port bit 11 of shresp(16 downto 0) is unused ||gagRetTopMod.srr(472);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/472||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 1 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(473);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/473||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans_m0(1 downto 0) is unused ||gagRetTopMod.srr(602);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/602||coreahblite.vhd(124);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/124
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans_m1(1 downto 0) is unused ||gagRetTopMod.srr(603);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/603||coreahblite.vhd(135);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/135
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans_m2(1 downto 0) is unused ||gagRetTopMod.srr(604);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/604||coreahblite.vhd(146);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/146
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans_m3(1 downto 0) is unused ||gagRetTopMod.srr(605);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/605||coreahblite.vhd(157);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/157
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||gagRetTopMod.srr(606);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/606||coreahblite.vhd(167);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/167
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||gagRetTopMod.srr(607);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/607||coreahblite.vhd(180);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/180
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||gagRetTopMod.srr(608);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/608||coreahblite.vhd(193);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/193
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||gagRetTopMod.srr(609);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/609||coreahblite.vhd(206);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/206
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||gagRetTopMod.srr(610);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/610||coreahblite.vhd(219);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/219
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||gagRetTopMod.srr(611);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/611||coreahblite.vhd(232);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/232
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||gagRetTopMod.srr(612);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/612||coreahblite.vhd(245);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/245
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||gagRetTopMod.srr(613);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/613||coreahblite.vhd(258);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/258
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||gagRetTopMod.srr(614);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/614||coreahblite.vhd(271);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/271
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||gagRetTopMod.srr(615);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/615||coreahblite.vhd(284);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/284
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||gagRetTopMod.srr(616);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/616||coreahblite.vhd(297);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/297
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||gagRetTopMod.srr(617);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/617||coreahblite.vhd(310);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/310
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||gagRetTopMod.srr(618);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/618||coreahblite.vhd(323);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/323
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||gagRetTopMod.srr(619);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/619||coreahblite.vhd(336);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/336
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||gagRetTopMod.srr(620);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/620||coreahblite.vhd(349);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/349
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||gagRetTopMod.srr(621);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/621||coreahblite.vhd(362);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/362
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||gagRetTopMod.srr(622);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/622||coreahblite.vhd(375);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd'/linenumber/375
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans(1 downto 0) is unused ||gagRetTopMod.srr(631);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/631||AhbWrapper_SRAM.vhd(44);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of ahbsize(2 downto 0) is unused ||gagRetTopMod.srr(638);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/638||SramCtrl.vhd(53);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\SramCtrl.vhd'/linenumber/53
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of htrans(1 downto 0) is unused ||gagRetTopMod.srr(655);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/655||coreahbtoapb3.vhd(16);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vhdl\core_obfuscated\coreahbtoapb3.vhd'/linenumber/16
Implementation;Synthesis|| CL246 ||@W:Input port bits 23 to 12 of paddr(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(656);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/656||coreapb3.vhd(35);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vhdl\core_obfuscated\coreapb3.vhd'/linenumber/35
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 2 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||gagRetTopMod.srr(698);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/698||coregpio.vhd(174);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd'/linenumber/174
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of hresp(1 downto 0) is unused ||gagRetTopMod.srr(705);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/705||CortexM1Top_a3pe.vhd(89);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\CortexM1Top_a3pe.vhd'/linenumber/89
Implementation;Synthesis|| MO112 ||@W:Deleting tristate instance Unused_70_1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) on net Unused_70 (in view: work.gagRetTopMod(architecture_gagrettopmod)) because its enable is connected to 0.||gagRetTopMod.srr(768);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/768||gagrettopmod.vhd(260);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\hdl\gagrettopmod.vhd'/linenumber/260
Implementation;Synthesis|| MO112 ||@W:Deleting tristate instance Unused_73_1 (in view: work.gagRetTopMod(architecture_gagrettopmod)) on net Unused_73 (in view: work.gagRetTopMod(architecture_gagrettopmod)) because its enable is connected to 0.||gagRetTopMod.srr(769);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/769||gagrettopmod.vhd(261);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\hdl\gagrettopmod.vhd'/linenumber/261
Implementation;Synthesis|| MT530 ||@W:Found inferred clock gagRetTopMod|CLK48MHZ which controls 1 sequential elements including clock24_s. This clock has no specified timing constraint which may adversely impact design performance. ||gagRetTopMod.srr(865);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/865||gagrettopmod.vhd(221);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\hdl\gagrettopmod.vhd'/linenumber/221
Implementation;Synthesis|| MT530 ||@W:Found inferred clock gagRetTopMod|TCK which controls 1 sequential elements including M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.UJ. This clock has no specified timing constraint which may adversely impact design performance. ||gagRetTopMod.srr(866);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/866||resetsync_a3pe.vhd(221);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\resetsync_a3pe.vhd'/linenumber/221
Implementation;Synthesis|| MT530 ||@W:Found inferred clock gagRetTopMod|clock24_s_inferred_clock which controls 1738 sequential elements including M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.STATE[0:5]. This clock has no specified timing constraint which may adversely impact design performance. ||gagRetTopMod.srr(867);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/867||brmenc.vhd(148);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd'/linenumber/148
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ResetSyNC|UDRCK_inferred_clock which controls 25 sequential elements including M1Proc_0.CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||gagRetTopMod.srr(868);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/868||uj_jtag.vhd(103);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\uj_jtag.vhd'/linenumber/103
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.TXENABLE because it is equivalent to instance M1Proc_0.b1553BRM_AHBSlv_0.CORE1553_BRM_0.CORE1553_BRM_0.BUSAENC.BUSY. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1053);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1053||brmenc.vhd(148);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\hdl\brmenc.vhd'/linenumber/148
Implementation;Synthesis|| MO160 ||@W:Register bit SDATASELInt[16] (in view view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_5121_0(coreahblite_masterstage_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1160);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1160||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1183);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1183||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1184);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1184||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1185);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1185||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1204);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1204||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1205);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1205||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| MO160 ||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||gagRetTopMod.srr(1206);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1206||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.PWRITE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBtoAPB3LL0.CAHBtoAPB3iol[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1231);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1231||ahbtoapbsm.vhd(214);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\ahbtoapbsm.vhd'/linenumber/214
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.PENABLE because it is equivalent to instance M1Proc_0.COREAHBTOAPB3_0.CAHBTOAPB3il0.CAHBtoAPB3III[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1245);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1245||penablescheduler.vhd(84);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vhdl\core_obfuscated\penablescheduler.vhd'/linenumber/84
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1246);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1246||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1247);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1247||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[10] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1248);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1248||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_AhbSramIf.u_SramCtrl.ckAccessAddr[12] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1249);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1249||sramctrl.vhd(169);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sramctrl.vhd'/linenumber/169
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte1.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1250);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1250||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte2.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1251);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1251||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte3.ckRdAddr[11] because it is equivalent to instance M1Proc_0.CoreAhbSram_0.u_Sram.g_sram0.Sram_byte0.ckRdAddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||gagRetTopMod.srr(1252);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1252||sram_7kx8_pa3e.vhd(265);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\coreahbsram\1.3.103\rtl\vhdl\u\sram_7kx8_pa3e.vhd'/linenumber/265
Implementation;Synthesis|| MT246 ||@W:Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||gagRetTopMod.srr(1476);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1476||cortexm1top_a3pe.vhd(247);liberoaction://cross_probe/hdl/file/'g:\omsai\intern_ezusbcard\m1_extram\component\actel\directcore\cortexm1top\3.0.102\rtl\vhdl\o\cortexm1top_a3pe.vhd'/linenumber/247
Implementation;Synthesis|| MT420 ||@W:Found inferred clock gagRetTopMod|CLK48MHZ with period 10.00ns. Please declare a user-defined clock on object "p:CLK48MHZ"||gagRetTopMod.srr(1477);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1477||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock gagRetTopMod|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"||gagRetTopMod.srr(1478);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1478||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock gagRetTopMod|clock24_s_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock24_s"||gagRetTopMod.srr(1479);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1479||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M1Proc_0.CortexM1Top_0.RS.UDRCK"||gagRetTopMod.srr(1480);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1480||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||gagRetTopMod.srr(1496);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1496||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||gagRetTopMod.srr(1498);liberoaction://cross_probe/hdl/file/'G:\omsai\intern_ezusbcard\M1_ExtRam\synthesis\gagRetTopMod.srr'/linenumber/1498||null;null
Implementation;Compile;RootName:gagRetTopMod
Implementation;Compile||(null)||Please refer to the log file for details about 894 Warning(s) , 4 Info(s)||gagRetTopMod_compile_log.rpt;liberoaction://open_report/file/gagRetTopMod_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:gagRetTopMod
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||gagRetTopMod_placeroute_log.rpt;liberoaction://open_report/file/gagRetTopMod_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:gagRetTopMod
