|Project_5
clock => clk_50Mhz.IN1
sw[0] => ~NO_FANOUT~
sw[1] => ~NO_FANOUT~
sw[2] => ~NO_FANOUT~
sw[3] => ~NO_FANOUT~
sw[4] => ~NO_FANOUT~
sw[5] => ~NO_FANOUT~
sw[6] => ~NO_FANOUT~
sw[7] => ~NO_FANOUT~
sw[8] => ~NO_FANOUT~
sw[9] => ~NO_FANOUT~
key_n[0] => _.IN1
key_n[1] => ~NO_FANOUT~
key_n[2] => ~NO_FANOUT~
key_n[3] => ~NO_FANOUT~
ledg[0] <= pcplus8[0].DB_MAX_OUTPUT_PORT_TYPE
ledg[1] <= pcplus8[1].DB_MAX_OUTPUT_PORT_TYPE
ledg[2] <= pcplus8[2].DB_MAX_OUTPUT_PORT_TYPE
ledg[3] <= pcplus8[3].DB_MAX_OUTPUT_PORT_TYPE
ledg[4] <= pcplus8[4].DB_MAX_OUTPUT_PORT_TYPE
ledg[5] <= pcplus8[5].DB_MAX_OUTPUT_PORT_TYPE
ledg[6] <= pcplus8[6].DB_MAX_OUTPUT_PORT_TYPE
ledg[7] <= pcplus8[7].DB_MAX_OUTPUT_PORT_TYPE
ledr[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
ledr[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
ledr[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
ledr[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
ledr[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
ledr[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
ledr[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
ledr[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
ledr[8] <= <GND>
ledr[9] <= clk_1Hz.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= memdisplay:memdisplay_inst.hex0
hex0[1] <= memdisplay:memdisplay_inst.hex0
hex0[2] <= memdisplay:memdisplay_inst.hex0
hex0[3] <= memdisplay:memdisplay_inst.hex0
hex0[4] <= memdisplay:memdisplay_inst.hex0
hex0[5] <= memdisplay:memdisplay_inst.hex0
hex0[6] <= memdisplay:memdisplay_inst.hex0
hex1[0] <= memdisplay:memdisplay_inst.hex1
hex1[1] <= memdisplay:memdisplay_inst.hex1
hex1[2] <= memdisplay:memdisplay_inst.hex1
hex1[3] <= memdisplay:memdisplay_inst.hex1
hex1[4] <= memdisplay:memdisplay_inst.hex1
hex1[5] <= memdisplay:memdisplay_inst.hex1
hex1[6] <= memdisplay:memdisplay_inst.hex1
hex2[0] <= memdisplay:memdisplay_inst.hex2
hex2[1] <= memdisplay:memdisplay_inst.hex2
hex2[2] <= memdisplay:memdisplay_inst.hex2
hex2[3] <= memdisplay:memdisplay_inst.hex2
hex2[4] <= memdisplay:memdisplay_inst.hex2
hex2[5] <= memdisplay:memdisplay_inst.hex2
hex2[6] <= memdisplay:memdisplay_inst.hex2
hex3[0] <= memdisplay:memdisplay_inst.hex3
hex3[1] <= memdisplay:memdisplay_inst.hex3
hex3[2] <= memdisplay:memdisplay_inst.hex3
hex3[3] <= memdisplay:memdisplay_inst.hex3
hex3[4] <= memdisplay:memdisplay_inst.hex3
hex3[5] <= memdisplay:memdisplay_inst.hex3
hex3[6] <= memdisplay:memdisplay_inst.hex3


|Project_5|clock_divider:clock_divider_instance
clk => clk_out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
rst => clk_out~reg0.ACLR
rst => counter[0].ACLR
rst => counter[1].ACLR
rst => counter[2].ACLR
rst => counter[3].ACLR
rst => counter[4].ACLR
rst => counter[5].ACLR
rst => counter[6].ACLR
rst => counter[7].ACLR
rst => counter[8].ACLR
rst => counter[9].ACLR
rst => counter[10].ACLR
rst => counter[11].ACLR
rst => counter[12].ACLR
rst => counter[13].ACLR
rst => counter[14].ACLR
rst => counter[15].ACLR
rst => counter[16].ACLR
rst => counter[17].ACLR
rst => counter[18].ACLR
rst => counter[19].ACLR
rst => counter[20].ACLR
rst => counter[21].ACLR
rst => counter[22].ACLR
rst => counter[23].ACLR
rst => counter[24].ACLR
rst => counter[25].ACLR
rst => counter[26].ACLR
rst => counter[27].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|pc:prog_count
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
clock => temp[12].CLK
clock => temp[13].CLK
clock => temp[14].CLK
clock => temp[15].CLK
clock => temp[16].CLK
clock => temp[17].CLK
clock => temp[18].CLK
clock => temp[19].CLK
clock => temp[20].CLK
clock => temp[21].CLK
clock => temp[22].CLK
clock => temp[23].CLK
clock => temp[24].CLK
clock => temp[25].CLK
clock => temp[26].CLK
clock => temp[27].CLK
clock => temp[28].CLK
clock => temp[29].CLK
clock => temp[30].CLK
clock => temp[31].CLK
in[0] => temp[0].DATAIN
in[1] => temp[1].DATAIN
in[2] => temp[2].DATAIN
in[3] => temp[3].DATAIN
in[4] => temp[4].DATAIN
in[5] => temp[5].DATAIN
in[6] => temp[6].DATAIN
in[7] => temp[7].DATAIN
in[8] => temp[8].DATAIN
in[9] => temp[9].DATAIN
in[10] => temp[10].DATAIN
in[11] => temp[11].DATAIN
in[12] => temp[12].DATAIN
in[13] => temp[13].DATAIN
in[14] => temp[14].DATAIN
in[15] => temp[15].DATAIN
in[16] => temp[16].DATAIN
in[17] => temp[17].DATAIN
in[18] => temp[18].DATAIN
in[19] => temp[19].DATAIN
in[20] => temp[20].DATAIN
in[21] => temp[21].DATAIN
in[22] => temp[22].DATAIN
in[23] => temp[23].DATAIN
in[24] => temp[24].DATAIN
in[25] => temp[25].DATAIN
in[26] => temp[26].DATAIN
in[27] => temp[27].DATAIN
in[28] => temp[28].DATAIN
in[29] => temp[29].DATAIN
in[30] => temp[30].DATAIN
in[31] => temp[31].DATAIN
out[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= temp[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= temp[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= temp[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= temp[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= temp[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= temp[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= temp[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= temp[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= temp[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= temp[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= temp[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= temp[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= temp[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= temp[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= temp[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= temp[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= temp[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= temp[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= temp[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= temp[31].DB_MAX_OUTPUT_PORT_TYPE


|Project_5|mem_dual:inst_mem
clock => mem.we_a.CLK
clock => mem.waddr_a[5].CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a[31].CLK
clock => mem.data_a[30].CLK
clock => mem.data_a[29].CLK
clock => mem.data_a[28].CLK
clock => mem.data_a[27].CLK
clock => mem.data_a[26].CLK
clock => mem.data_a[25].CLK
clock => mem.data_a[24].CLK
clock => mem.data_a[23].CLK
clock => mem.data_a[22].CLK
clock => mem.data_a[21].CLK
clock => mem.data_a[20].CLK
clock => mem.data_a[19].CLK
clock => mem.data_a[18].CLK
clock => mem.data_a[17].CLK
clock => mem.data_a[16].CLK
clock => mem.data_a[15].CLK
clock => mem.data_a[14].CLK
clock => mem.data_a[13].CLK
clock => mem.data_a[12].CLK
clock => mem.data_a[11].CLK
clock => mem.data_a[10].CLK
clock => mem.data_a[9].CLK
clock => mem.data_a[8].CLK
clock => mem.data_a[7].CLK
clock => mem.data_a[6].CLK
clock => mem.data_a[5].CLK
clock => mem.data_a[4].CLK
clock => mem.data_a[3].CLK
clock => mem.data_a[2].CLK
clock => mem.data_a[1].CLK
clock => mem.data_a[0].CLK
clock => mem.we_b.CLK
clock => mem.waddr_b[5].CLK
clock => mem.waddr_b[4].CLK
clock => mem.waddr_b[3].CLK
clock => mem.waddr_b[2].CLK
clock => mem.waddr_b[1].CLK
clock => mem.waddr_b[0].CLK
clock => mem.data_b[31].CLK
clock => mem.data_b[30].CLK
clock => mem.data_b[29].CLK
clock => mem.data_b[28].CLK
clock => mem.data_b[27].CLK
clock => mem.data_b[26].CLK
clock => mem.data_b[25].CLK
clock => mem.data_b[24].CLK
clock => mem.data_b[23].CLK
clock => mem.data_b[22].CLK
clock => mem.data_b[21].CLK
clock => mem.data_b[20].CLK
clock => mem.data_b[19].CLK
clock => mem.data_b[18].CLK
clock => mem.data_b[17].CLK
clock => mem.data_b[16].CLK
clock => mem.data_b[15].CLK
clock => mem.data_b[14].CLK
clock => mem.data_b[13].CLK
clock => mem.data_b[12].CLK
clock => mem.data_b[11].CLK
clock => mem.data_b[10].CLK
clock => mem.data_b[9].CLK
clock => mem.data_b[8].CLK
clock => mem.data_b[7].CLK
clock => mem.data_b[6].CLK
clock => mem.data_b[5].CLK
clock => mem.data_b[4].CLK
clock => mem.data_b[3].CLK
clock => mem.data_b[2].CLK
clock => mem.data_b[1].CLK
clock => mem.data_b[0].CLK
clock => mem.CLK0
clock => mem.PORTBCLK0
data_0[0] => mem.data_a[0].DATAIN
data_0[0] => mem.DATAIN
data_0[1] => mem.data_a[1].DATAIN
data_0[1] => mem.DATAIN1
data_0[2] => mem.data_a[2].DATAIN
data_0[2] => mem.DATAIN2
data_0[3] => mem.data_a[3].DATAIN
data_0[3] => mem.DATAIN3
data_0[4] => mem.data_a[4].DATAIN
data_0[4] => mem.DATAIN4
data_0[5] => mem.data_a[5].DATAIN
data_0[5] => mem.DATAIN5
data_0[6] => mem.data_a[6].DATAIN
data_0[6] => mem.DATAIN6
data_0[7] => mem.data_a[7].DATAIN
data_0[7] => mem.DATAIN7
data_0[8] => mem.data_a[8].DATAIN
data_0[8] => mem.DATAIN8
data_0[9] => mem.data_a[9].DATAIN
data_0[9] => mem.DATAIN9
data_0[10] => mem.data_a[10].DATAIN
data_0[10] => mem.DATAIN10
data_0[11] => mem.data_a[11].DATAIN
data_0[11] => mem.DATAIN11
data_0[12] => mem.data_a[12].DATAIN
data_0[12] => mem.DATAIN12
data_0[13] => mem.data_a[13].DATAIN
data_0[13] => mem.DATAIN13
data_0[14] => mem.data_a[14].DATAIN
data_0[14] => mem.DATAIN14
data_0[15] => mem.data_a[15].DATAIN
data_0[15] => mem.DATAIN15
data_0[16] => mem.data_a[16].DATAIN
data_0[16] => mem.DATAIN16
data_0[17] => mem.data_a[17].DATAIN
data_0[17] => mem.DATAIN17
data_0[18] => mem.data_a[18].DATAIN
data_0[18] => mem.DATAIN18
data_0[19] => mem.data_a[19].DATAIN
data_0[19] => mem.DATAIN19
data_0[20] => mem.data_a[20].DATAIN
data_0[20] => mem.DATAIN20
data_0[21] => mem.data_a[21].DATAIN
data_0[21] => mem.DATAIN21
data_0[22] => mem.data_a[22].DATAIN
data_0[22] => mem.DATAIN22
data_0[23] => mem.data_a[23].DATAIN
data_0[23] => mem.DATAIN23
data_0[24] => mem.data_a[24].DATAIN
data_0[24] => mem.DATAIN24
data_0[25] => mem.data_a[25].DATAIN
data_0[25] => mem.DATAIN25
data_0[26] => mem.data_a[26].DATAIN
data_0[26] => mem.DATAIN26
data_0[27] => mem.data_a[27].DATAIN
data_0[27] => mem.DATAIN27
data_0[28] => mem.data_a[28].DATAIN
data_0[28] => mem.DATAIN28
data_0[29] => mem.data_a[29].DATAIN
data_0[29] => mem.DATAIN29
data_0[30] => mem.data_a[30].DATAIN
data_0[30] => mem.DATAIN30
data_0[31] => mem.data_a[31].DATAIN
data_0[31] => mem.DATAIN31
data_1[0] => mem.data_b[0].DATAIN
data_1[0] => mem.PORTBDATAIN
data_1[1] => mem.data_b[1].DATAIN
data_1[1] => mem.PORTBDATAIN1
data_1[2] => mem.data_b[2].DATAIN
data_1[2] => mem.PORTBDATAIN2
data_1[3] => mem.data_b[3].DATAIN
data_1[3] => mem.PORTBDATAIN3
data_1[4] => mem.data_b[4].DATAIN
data_1[4] => mem.PORTBDATAIN4
data_1[5] => mem.data_b[5].DATAIN
data_1[5] => mem.PORTBDATAIN5
data_1[6] => mem.data_b[6].DATAIN
data_1[6] => mem.PORTBDATAIN6
data_1[7] => mem.data_b[7].DATAIN
data_1[7] => mem.PORTBDATAIN7
data_1[8] => mem.data_b[8].DATAIN
data_1[8] => mem.PORTBDATAIN8
data_1[9] => mem.data_b[9].DATAIN
data_1[9] => mem.PORTBDATAIN9
data_1[10] => mem.data_b[10].DATAIN
data_1[10] => mem.PORTBDATAIN10
data_1[11] => mem.data_b[11].DATAIN
data_1[11] => mem.PORTBDATAIN11
data_1[12] => mem.data_b[12].DATAIN
data_1[12] => mem.PORTBDATAIN12
data_1[13] => mem.data_b[13].DATAIN
data_1[13] => mem.PORTBDATAIN13
data_1[14] => mem.data_b[14].DATAIN
data_1[14] => mem.PORTBDATAIN14
data_1[15] => mem.data_b[15].DATAIN
data_1[15] => mem.PORTBDATAIN15
data_1[16] => mem.data_b[16].DATAIN
data_1[16] => mem.PORTBDATAIN16
data_1[17] => mem.data_b[17].DATAIN
data_1[17] => mem.PORTBDATAIN17
data_1[18] => mem.data_b[18].DATAIN
data_1[18] => mem.PORTBDATAIN18
data_1[19] => mem.data_b[19].DATAIN
data_1[19] => mem.PORTBDATAIN19
data_1[20] => mem.data_b[20].DATAIN
data_1[20] => mem.PORTBDATAIN20
data_1[21] => mem.data_b[21].DATAIN
data_1[21] => mem.PORTBDATAIN21
data_1[22] => mem.data_b[22].DATAIN
data_1[22] => mem.PORTBDATAIN22
data_1[23] => mem.data_b[23].DATAIN
data_1[23] => mem.PORTBDATAIN23
data_1[24] => mem.data_b[24].DATAIN
data_1[24] => mem.PORTBDATAIN24
data_1[25] => mem.data_b[25].DATAIN
data_1[25] => mem.PORTBDATAIN25
data_1[26] => mem.data_b[26].DATAIN
data_1[26] => mem.PORTBDATAIN26
data_1[27] => mem.data_b[27].DATAIN
data_1[27] => mem.PORTBDATAIN27
data_1[28] => mem.data_b[28].DATAIN
data_1[28] => mem.PORTBDATAIN28
data_1[29] => mem.data_b[29].DATAIN
data_1[29] => mem.PORTBDATAIN29
data_1[30] => mem.data_b[30].DATAIN
data_1[30] => mem.PORTBDATAIN30
data_1[31] => mem.data_b[31].DATAIN
data_1[31] => mem.PORTBDATAIN31
address_0[0] => ~NO_FANOUT~
address_0[1] => ~NO_FANOUT~
address_0[2] => mem.waddr_a[0].DATAIN
address_0[2] => mem.WADDR
address_0[2] => mem.RADDR
address_0[3] => mem.waddr_a[1].DATAIN
address_0[3] => mem.WADDR1
address_0[3] => mem.RADDR1
address_0[4] => mem.waddr_a[2].DATAIN
address_0[4] => mem.WADDR2
address_0[4] => mem.RADDR2
address_0[5] => mem.waddr_a[3].DATAIN
address_0[5] => mem.WADDR3
address_0[5] => mem.RADDR3
address_0[6] => mem.waddr_a[4].DATAIN
address_0[6] => mem.WADDR4
address_0[6] => mem.RADDR4
address_0[7] => mem.waddr_a[5].DATAIN
address_0[7] => mem.WADDR5
address_0[7] => mem.RADDR5
address_0[8] => ~NO_FANOUT~
address_0[9] => ~NO_FANOUT~
address_0[10] => ~NO_FANOUT~
address_0[11] => ~NO_FANOUT~
address_0[12] => ~NO_FANOUT~
address_0[13] => ~NO_FANOUT~
address_0[14] => ~NO_FANOUT~
address_0[15] => ~NO_FANOUT~
address_0[16] => ~NO_FANOUT~
address_0[17] => ~NO_FANOUT~
address_0[18] => ~NO_FANOUT~
address_0[19] => ~NO_FANOUT~
address_0[20] => ~NO_FANOUT~
address_0[21] => ~NO_FANOUT~
address_0[22] => ~NO_FANOUT~
address_0[23] => ~NO_FANOUT~
address_1[0] => ~NO_FANOUT~
address_1[1] => ~NO_FANOUT~
address_1[2] => mem.waddr_b[0].DATAIN
address_1[2] => mem.PORTBWADDR
address_1[2] => mem.PORTBRADDR
address_1[3] => mem.waddr_b[1].DATAIN
address_1[3] => mem.PORTBWADDR1
address_1[3] => mem.PORTBRADDR1
address_1[4] => mem.waddr_b[2].DATAIN
address_1[4] => mem.PORTBWADDR2
address_1[4] => mem.PORTBRADDR2
address_1[5] => mem.waddr_b[3].DATAIN
address_1[5] => mem.PORTBWADDR3
address_1[5] => mem.PORTBRADDR3
address_1[6] => mem.waddr_b[4].DATAIN
address_1[6] => mem.PORTBWADDR4
address_1[6] => mem.PORTBRADDR4
address_1[7] => mem.waddr_b[5].DATAIN
address_1[7] => mem.PORTBWADDR5
address_1[7] => mem.PORTBRADDR5
address_1[8] => ~NO_FANOUT~
address_1[9] => ~NO_FANOUT~
address_1[10] => ~NO_FANOUT~
address_1[11] => ~NO_FANOUT~
address_1[12] => ~NO_FANOUT~
address_1[13] => ~NO_FANOUT~
address_1[14] => ~NO_FANOUT~
address_1[15] => ~NO_FANOUT~
address_1[16] => ~NO_FANOUT~
address_1[17] => ~NO_FANOUT~
address_1[18] => ~NO_FANOUT~
address_1[19] => ~NO_FANOUT~
address_1[20] => ~NO_FANOUT~
address_1[21] => ~NO_FANOUT~
address_1[22] => ~NO_FANOUT~
address_1[23] => ~NO_FANOUT~
wren_0 => mem.we_a.DATAIN
wren_0 => mem.WE
wren_1 => mem.we_b.DATAIN
wren_1 => mem.PORTBWE
q_0[0] <= mem.DATAOUT
q_0[1] <= mem.DATAOUT1
q_0[2] <= mem.DATAOUT2
q_0[3] <= mem.DATAOUT3
q_0[4] <= mem.DATAOUT4
q_0[5] <= mem.DATAOUT5
q_0[6] <= mem.DATAOUT6
q_0[7] <= mem.DATAOUT7
q_0[8] <= mem.DATAOUT8
q_0[9] <= mem.DATAOUT9
q_0[10] <= mem.DATAOUT10
q_0[11] <= mem.DATAOUT11
q_0[12] <= mem.DATAOUT12
q_0[13] <= mem.DATAOUT13
q_0[14] <= mem.DATAOUT14
q_0[15] <= mem.DATAOUT15
q_0[16] <= mem.DATAOUT16
q_0[17] <= mem.DATAOUT17
q_0[18] <= mem.DATAOUT18
q_0[19] <= mem.DATAOUT19
q_0[20] <= mem.DATAOUT20
q_0[21] <= mem.DATAOUT21
q_0[22] <= mem.DATAOUT22
q_0[23] <= mem.DATAOUT23
q_0[24] <= mem.DATAOUT24
q_0[25] <= mem.DATAOUT25
q_0[26] <= mem.DATAOUT26
q_0[27] <= mem.DATAOUT27
q_0[28] <= mem.DATAOUT28
q_0[29] <= mem.DATAOUT29
q_0[30] <= mem.DATAOUT30
q_0[31] <= mem.DATAOUT31
q_1[0] <= mem.PORTBDATAOUT
q_1[1] <= mem.PORTBDATAOUT1
q_1[2] <= mem.PORTBDATAOUT2
q_1[3] <= mem.PORTBDATAOUT3
q_1[4] <= mem.PORTBDATAOUT4
q_1[5] <= mem.PORTBDATAOUT5
q_1[6] <= mem.PORTBDATAOUT6
q_1[7] <= mem.PORTBDATAOUT7
q_1[8] <= mem.PORTBDATAOUT8
q_1[9] <= mem.PORTBDATAOUT9
q_1[10] <= mem.PORTBDATAOUT10
q_1[11] <= mem.PORTBDATAOUT11
q_1[12] <= mem.PORTBDATAOUT12
q_1[13] <= mem.PORTBDATAOUT13
q_1[14] <= mem.PORTBDATAOUT14
q_1[15] <= mem.PORTBDATAOUT15
q_1[16] <= mem.PORTBDATAOUT16
q_1[17] <= mem.PORTBDATAOUT17
q_1[18] <= mem.PORTBDATAOUT18
q_1[19] <= mem.PORTBDATAOUT19
q_1[20] <= mem.PORTBDATAOUT20
q_1[21] <= mem.PORTBDATAOUT21
q_1[22] <= mem.PORTBDATAOUT22
q_1[23] <= mem.PORTBDATAOUT23
q_1[24] <= mem.PORTBDATAOUT24
q_1[25] <= mem.PORTBDATAOUT25
q_1[26] <= mem.PORTBDATAOUT26
q_1[27] <= mem.PORTBDATAOUT27
q_1[28] <= mem.PORTBDATAOUT28
q_1[29] <= mem.PORTBDATAOUT29
q_1[30] <= mem.PORTBDATAOUT30
q_1[31] <= mem.PORTBDATAOUT31


|Project_5|regfile:regfile_inst
clock => rf[0][0].CLK
clock => rf[0][1].CLK
clock => rf[0][2].CLK
clock => rf[0][3].CLK
clock => rf[0][4].CLK
clock => rf[0][5].CLK
clock => rf[0][6].CLK
clock => rf[0][7].CLK
clock => rf[0][8].CLK
clock => rf[0][9].CLK
clock => rf[0][10].CLK
clock => rf[0][11].CLK
clock => rf[0][12].CLK
clock => rf[0][13].CLK
clock => rf[0][14].CLK
clock => rf[0][15].CLK
clock => rf[0][16].CLK
clock => rf[0][17].CLK
clock => rf[0][18].CLK
clock => rf[0][19].CLK
clock => rf[0][20].CLK
clock => rf[0][21].CLK
clock => rf[0][22].CLK
clock => rf[0][23].CLK
clock => rf[0][24].CLK
clock => rf[0][25].CLK
clock => rf[0][26].CLK
clock => rf[0][27].CLK
clock => rf[0][28].CLK
clock => rf[0][29].CLK
clock => rf[0][30].CLK
clock => rf[0][31].CLK
clock => rf[1][0].CLK
clock => rf[1][1].CLK
clock => rf[1][2].CLK
clock => rf[1][3].CLK
clock => rf[1][4].CLK
clock => rf[1][5].CLK
clock => rf[1][6].CLK
clock => rf[1][7].CLK
clock => rf[1][8].CLK
clock => rf[1][9].CLK
clock => rf[1][10].CLK
clock => rf[1][11].CLK
clock => rf[1][12].CLK
clock => rf[1][13].CLK
clock => rf[1][14].CLK
clock => rf[1][15].CLK
clock => rf[1][16].CLK
clock => rf[1][17].CLK
clock => rf[1][18].CLK
clock => rf[1][19].CLK
clock => rf[1][20].CLK
clock => rf[1][21].CLK
clock => rf[1][22].CLK
clock => rf[1][23].CLK
clock => rf[1][24].CLK
clock => rf[1][25].CLK
clock => rf[1][26].CLK
clock => rf[1][27].CLK
clock => rf[1][28].CLK
clock => rf[1][29].CLK
clock => rf[1][30].CLK
clock => rf[1][31].CLK
clock => rf[2][0].CLK
clock => rf[2][1].CLK
clock => rf[2][2].CLK
clock => rf[2][3].CLK
clock => rf[2][4].CLK
clock => rf[2][5].CLK
clock => rf[2][6].CLK
clock => rf[2][7].CLK
clock => rf[2][8].CLK
clock => rf[2][9].CLK
clock => rf[2][10].CLK
clock => rf[2][11].CLK
clock => rf[2][12].CLK
clock => rf[2][13].CLK
clock => rf[2][14].CLK
clock => rf[2][15].CLK
clock => rf[2][16].CLK
clock => rf[2][17].CLK
clock => rf[2][18].CLK
clock => rf[2][19].CLK
clock => rf[2][20].CLK
clock => rf[2][21].CLK
clock => rf[2][22].CLK
clock => rf[2][23].CLK
clock => rf[2][24].CLK
clock => rf[2][25].CLK
clock => rf[2][26].CLK
clock => rf[2][27].CLK
clock => rf[2][28].CLK
clock => rf[2][29].CLK
clock => rf[2][30].CLK
clock => rf[2][31].CLK
clock => rf[3][0].CLK
clock => rf[3][1].CLK
clock => rf[3][2].CLK
clock => rf[3][3].CLK
clock => rf[3][4].CLK
clock => rf[3][5].CLK
clock => rf[3][6].CLK
clock => rf[3][7].CLK
clock => rf[3][8].CLK
clock => rf[3][9].CLK
clock => rf[3][10].CLK
clock => rf[3][11].CLK
clock => rf[3][12].CLK
clock => rf[3][13].CLK
clock => rf[3][14].CLK
clock => rf[3][15].CLK
clock => rf[3][16].CLK
clock => rf[3][17].CLK
clock => rf[3][18].CLK
clock => rf[3][19].CLK
clock => rf[3][20].CLK
clock => rf[3][21].CLK
clock => rf[3][22].CLK
clock => rf[3][23].CLK
clock => rf[3][24].CLK
clock => rf[3][25].CLK
clock => rf[3][26].CLK
clock => rf[3][27].CLK
clock => rf[3][28].CLK
clock => rf[3][29].CLK
clock => rf[3][30].CLK
clock => rf[3][31].CLK
clock => rf[4][0].CLK
clock => rf[4][1].CLK
clock => rf[4][2].CLK
clock => rf[4][3].CLK
clock => rf[4][4].CLK
clock => rf[4][5].CLK
clock => rf[4][6].CLK
clock => rf[4][7].CLK
clock => rf[4][8].CLK
clock => rf[4][9].CLK
clock => rf[4][10].CLK
clock => rf[4][11].CLK
clock => rf[4][12].CLK
clock => rf[4][13].CLK
clock => rf[4][14].CLK
clock => rf[4][15].CLK
clock => rf[4][16].CLK
clock => rf[4][17].CLK
clock => rf[4][18].CLK
clock => rf[4][19].CLK
clock => rf[4][20].CLK
clock => rf[4][21].CLK
clock => rf[4][22].CLK
clock => rf[4][23].CLK
clock => rf[4][24].CLK
clock => rf[4][25].CLK
clock => rf[4][26].CLK
clock => rf[4][27].CLK
clock => rf[4][28].CLK
clock => rf[4][29].CLK
clock => rf[4][30].CLK
clock => rf[4][31].CLK
clock => rf[5][0].CLK
clock => rf[5][1].CLK
clock => rf[5][2].CLK
clock => rf[5][3].CLK
clock => rf[5][4].CLK
clock => rf[5][5].CLK
clock => rf[5][6].CLK
clock => rf[5][7].CLK
clock => rf[5][8].CLK
clock => rf[5][9].CLK
clock => rf[5][10].CLK
clock => rf[5][11].CLK
clock => rf[5][12].CLK
clock => rf[5][13].CLK
clock => rf[5][14].CLK
clock => rf[5][15].CLK
clock => rf[5][16].CLK
clock => rf[5][17].CLK
clock => rf[5][18].CLK
clock => rf[5][19].CLK
clock => rf[5][20].CLK
clock => rf[5][21].CLK
clock => rf[5][22].CLK
clock => rf[5][23].CLK
clock => rf[5][24].CLK
clock => rf[5][25].CLK
clock => rf[5][26].CLK
clock => rf[5][27].CLK
clock => rf[5][28].CLK
clock => rf[5][29].CLK
clock => rf[5][30].CLK
clock => rf[5][31].CLK
clock => rf[6][0].CLK
clock => rf[6][1].CLK
clock => rf[6][2].CLK
clock => rf[6][3].CLK
clock => rf[6][4].CLK
clock => rf[6][5].CLK
clock => rf[6][6].CLK
clock => rf[6][7].CLK
clock => rf[6][8].CLK
clock => rf[6][9].CLK
clock => rf[6][10].CLK
clock => rf[6][11].CLK
clock => rf[6][12].CLK
clock => rf[6][13].CLK
clock => rf[6][14].CLK
clock => rf[6][15].CLK
clock => rf[6][16].CLK
clock => rf[6][17].CLK
clock => rf[6][18].CLK
clock => rf[6][19].CLK
clock => rf[6][20].CLK
clock => rf[6][21].CLK
clock => rf[6][22].CLK
clock => rf[6][23].CLK
clock => rf[6][24].CLK
clock => rf[6][25].CLK
clock => rf[6][26].CLK
clock => rf[6][27].CLK
clock => rf[6][28].CLK
clock => rf[6][29].CLK
clock => rf[6][30].CLK
clock => rf[6][31].CLK
clock => rf[7][0].CLK
clock => rf[7][1].CLK
clock => rf[7][2].CLK
clock => rf[7][3].CLK
clock => rf[7][4].CLK
clock => rf[7][5].CLK
clock => rf[7][6].CLK
clock => rf[7][7].CLK
clock => rf[7][8].CLK
clock => rf[7][9].CLK
clock => rf[7][10].CLK
clock => rf[7][11].CLK
clock => rf[7][12].CLK
clock => rf[7][13].CLK
clock => rf[7][14].CLK
clock => rf[7][15].CLK
clock => rf[7][16].CLK
clock => rf[7][17].CLK
clock => rf[7][18].CLK
clock => rf[7][19].CLK
clock => rf[7][20].CLK
clock => rf[7][21].CLK
clock => rf[7][22].CLK
clock => rf[7][23].CLK
clock => rf[7][24].CLK
clock => rf[7][25].CLK
clock => rf[7][26].CLK
clock => rf[7][27].CLK
clock => rf[7][28].CLK
clock => rf[7][29].CLK
clock => rf[7][30].CLK
clock => rf[7][31].CLK
clock => rf[8][0].CLK
clock => rf[8][1].CLK
clock => rf[8][2].CLK
clock => rf[8][3].CLK
clock => rf[8][4].CLK
clock => rf[8][5].CLK
clock => rf[8][6].CLK
clock => rf[8][7].CLK
clock => rf[8][8].CLK
clock => rf[8][9].CLK
clock => rf[8][10].CLK
clock => rf[8][11].CLK
clock => rf[8][12].CLK
clock => rf[8][13].CLK
clock => rf[8][14].CLK
clock => rf[8][15].CLK
clock => rf[8][16].CLK
clock => rf[8][17].CLK
clock => rf[8][18].CLK
clock => rf[8][19].CLK
clock => rf[8][20].CLK
clock => rf[8][21].CLK
clock => rf[8][22].CLK
clock => rf[8][23].CLK
clock => rf[8][24].CLK
clock => rf[8][25].CLK
clock => rf[8][26].CLK
clock => rf[8][27].CLK
clock => rf[8][28].CLK
clock => rf[8][29].CLK
clock => rf[8][30].CLK
clock => rf[8][31].CLK
clock => rf[9][0].CLK
clock => rf[9][1].CLK
clock => rf[9][2].CLK
clock => rf[9][3].CLK
clock => rf[9][4].CLK
clock => rf[9][5].CLK
clock => rf[9][6].CLK
clock => rf[9][7].CLK
clock => rf[9][8].CLK
clock => rf[9][9].CLK
clock => rf[9][10].CLK
clock => rf[9][11].CLK
clock => rf[9][12].CLK
clock => rf[9][13].CLK
clock => rf[9][14].CLK
clock => rf[9][15].CLK
clock => rf[9][16].CLK
clock => rf[9][17].CLK
clock => rf[9][18].CLK
clock => rf[9][19].CLK
clock => rf[9][20].CLK
clock => rf[9][21].CLK
clock => rf[9][22].CLK
clock => rf[9][23].CLK
clock => rf[9][24].CLK
clock => rf[9][25].CLK
clock => rf[9][26].CLK
clock => rf[9][27].CLK
clock => rf[9][28].CLK
clock => rf[9][29].CLK
clock => rf[9][30].CLK
clock => rf[9][31].CLK
clock => rf[10][0].CLK
clock => rf[10][1].CLK
clock => rf[10][2].CLK
clock => rf[10][3].CLK
clock => rf[10][4].CLK
clock => rf[10][5].CLK
clock => rf[10][6].CLK
clock => rf[10][7].CLK
clock => rf[10][8].CLK
clock => rf[10][9].CLK
clock => rf[10][10].CLK
clock => rf[10][11].CLK
clock => rf[10][12].CLK
clock => rf[10][13].CLK
clock => rf[10][14].CLK
clock => rf[10][15].CLK
clock => rf[10][16].CLK
clock => rf[10][17].CLK
clock => rf[10][18].CLK
clock => rf[10][19].CLK
clock => rf[10][20].CLK
clock => rf[10][21].CLK
clock => rf[10][22].CLK
clock => rf[10][23].CLK
clock => rf[10][24].CLK
clock => rf[10][25].CLK
clock => rf[10][26].CLK
clock => rf[10][27].CLK
clock => rf[10][28].CLK
clock => rf[10][29].CLK
clock => rf[10][30].CLK
clock => rf[10][31].CLK
clock => rf[11][0].CLK
clock => rf[11][1].CLK
clock => rf[11][2].CLK
clock => rf[11][3].CLK
clock => rf[11][4].CLK
clock => rf[11][5].CLK
clock => rf[11][6].CLK
clock => rf[11][7].CLK
clock => rf[11][8].CLK
clock => rf[11][9].CLK
clock => rf[11][10].CLK
clock => rf[11][11].CLK
clock => rf[11][12].CLK
clock => rf[11][13].CLK
clock => rf[11][14].CLK
clock => rf[11][15].CLK
clock => rf[11][16].CLK
clock => rf[11][17].CLK
clock => rf[11][18].CLK
clock => rf[11][19].CLK
clock => rf[11][20].CLK
clock => rf[11][21].CLK
clock => rf[11][22].CLK
clock => rf[11][23].CLK
clock => rf[11][24].CLK
clock => rf[11][25].CLK
clock => rf[11][26].CLK
clock => rf[11][27].CLK
clock => rf[11][28].CLK
clock => rf[11][29].CLK
clock => rf[11][30].CLK
clock => rf[11][31].CLK
clock => rf[12][0].CLK
clock => rf[12][1].CLK
clock => rf[12][2].CLK
clock => rf[12][3].CLK
clock => rf[12][4].CLK
clock => rf[12][5].CLK
clock => rf[12][6].CLK
clock => rf[12][7].CLK
clock => rf[12][8].CLK
clock => rf[12][9].CLK
clock => rf[12][10].CLK
clock => rf[12][11].CLK
clock => rf[12][12].CLK
clock => rf[12][13].CLK
clock => rf[12][14].CLK
clock => rf[12][15].CLK
clock => rf[12][16].CLK
clock => rf[12][17].CLK
clock => rf[12][18].CLK
clock => rf[12][19].CLK
clock => rf[12][20].CLK
clock => rf[12][21].CLK
clock => rf[12][22].CLK
clock => rf[12][23].CLK
clock => rf[12][24].CLK
clock => rf[12][25].CLK
clock => rf[12][26].CLK
clock => rf[12][27].CLK
clock => rf[12][28].CLK
clock => rf[12][29].CLK
clock => rf[12][30].CLK
clock => rf[12][31].CLK
clock => rf[13][0].CLK
clock => rf[13][1].CLK
clock => rf[13][2].CLK
clock => rf[13][3].CLK
clock => rf[13][4].CLK
clock => rf[13][5].CLK
clock => rf[13][6].CLK
clock => rf[13][7].CLK
clock => rf[13][8].CLK
clock => rf[13][9].CLK
clock => rf[13][10].CLK
clock => rf[13][11].CLK
clock => rf[13][12].CLK
clock => rf[13][13].CLK
clock => rf[13][14].CLK
clock => rf[13][15].CLK
clock => rf[13][16].CLK
clock => rf[13][17].CLK
clock => rf[13][18].CLK
clock => rf[13][19].CLK
clock => rf[13][20].CLK
clock => rf[13][21].CLK
clock => rf[13][22].CLK
clock => rf[13][23].CLK
clock => rf[13][24].CLK
clock => rf[13][25].CLK
clock => rf[13][26].CLK
clock => rf[13][27].CLK
clock => rf[13][28].CLK
clock => rf[13][29].CLK
clock => rf[13][30].CLK
clock => rf[13][31].CLK
clock => rf[14][0].CLK
clock => rf[14][1].CLK
clock => rf[14][2].CLK
clock => rf[14][3].CLK
clock => rf[14][4].CLK
clock => rf[14][5].CLK
clock => rf[14][6].CLK
clock => rf[14][7].CLK
clock => rf[14][8].CLK
clock => rf[14][9].CLK
clock => rf[14][10].CLK
clock => rf[14][11].CLK
clock => rf[14][12].CLK
clock => rf[14][13].CLK
clock => rf[14][14].CLK
clock => rf[14][15].CLK
clock => rf[14][16].CLK
clock => rf[14][17].CLK
clock => rf[14][18].CLK
clock => rf[14][19].CLK
clock => rf[14][20].CLK
clock => rf[14][21].CLK
clock => rf[14][22].CLK
clock => rf[14][23].CLK
clock => rf[14][24].CLK
clock => rf[14][25].CLK
clock => rf[14][26].CLK
clock => rf[14][27].CLK
clock => rf[14][28].CLK
clock => rf[14][29].CLK
clock => rf[14][30].CLK
clock => rf[14][31].CLK
clock => rf[15][0].CLK
clock => rf[15][1].CLK
clock => rf[15][2].CLK
clock => rf[15][3].CLK
clock => rf[15][4].CLK
clock => rf[15][5].CLK
clock => rf[15][6].CLK
clock => rf[15][7].CLK
clock => rf[15][8].CLK
clock => rf[15][9].CLK
clock => rf[15][10].CLK
clock => rf[15][11].CLK
clock => rf[15][12].CLK
clock => rf[15][13].CLK
clock => rf[15][14].CLK
clock => rf[15][15].CLK
clock => rf[15][16].CLK
clock => rf[15][17].CLK
clock => rf[15][18].CLK
clock => rf[15][19].CLK
clock => rf[15][20].CLK
clock => rf[15][21].CLK
clock => rf[15][22].CLK
clock => rf[15][23].CLK
clock => rf[15][24].CLK
clock => rf[15][25].CLK
clock => rf[15][26].CLK
clock => rf[15][27].CLK
clock => rf[15][28].CLK
clock => rf[15][29].CLK
clock => rf[15][30].CLK
clock => rf[15][31].CLK
we3 => rf[0][10].ENA
we3 => rf[0][9].ENA
we3 => rf[0][8].ENA
we3 => rf[0][7].ENA
we3 => rf[0][6].ENA
we3 => rf[0][5].ENA
we3 => rf[0][4].ENA
we3 => rf[0][3].ENA
we3 => rf[0][2].ENA
we3 => rf[0][1].ENA
we3 => rf[0][0].ENA
we3 => rf[0][11].ENA
we3 => rf[0][12].ENA
we3 => rf[0][13].ENA
we3 => rf[0][14].ENA
we3 => rf[0][15].ENA
we3 => rf[0][16].ENA
we3 => rf[0][17].ENA
we3 => rf[0][18].ENA
we3 => rf[0][19].ENA
we3 => rf[0][20].ENA
we3 => rf[0][21].ENA
we3 => rf[0][22].ENA
we3 => rf[0][23].ENA
we3 => rf[0][24].ENA
we3 => rf[0][25].ENA
we3 => rf[0][26].ENA
we3 => rf[0][27].ENA
we3 => rf[0][28].ENA
we3 => rf[0][29].ENA
we3 => rf[0][30].ENA
we3 => rf[0][31].ENA
we3 => rf[1][0].ENA
we3 => rf[1][1].ENA
we3 => rf[1][2].ENA
we3 => rf[1][3].ENA
we3 => rf[1][4].ENA
we3 => rf[1][5].ENA
we3 => rf[1][6].ENA
we3 => rf[1][7].ENA
we3 => rf[1][8].ENA
we3 => rf[1][9].ENA
we3 => rf[1][10].ENA
we3 => rf[1][11].ENA
we3 => rf[1][12].ENA
we3 => rf[1][13].ENA
we3 => rf[1][14].ENA
we3 => rf[1][15].ENA
we3 => rf[1][16].ENA
we3 => rf[1][17].ENA
we3 => rf[1][18].ENA
we3 => rf[1][19].ENA
we3 => rf[1][20].ENA
we3 => rf[1][21].ENA
we3 => rf[1][22].ENA
we3 => rf[1][23].ENA
we3 => rf[1][24].ENA
we3 => rf[1][25].ENA
we3 => rf[1][26].ENA
we3 => rf[1][27].ENA
we3 => rf[1][28].ENA
we3 => rf[1][29].ENA
we3 => rf[1][30].ENA
we3 => rf[1][31].ENA
we3 => rf[2][0].ENA
we3 => rf[2][1].ENA
we3 => rf[2][2].ENA
we3 => rf[2][3].ENA
we3 => rf[2][4].ENA
we3 => rf[2][5].ENA
we3 => rf[2][6].ENA
we3 => rf[2][7].ENA
we3 => rf[2][8].ENA
we3 => rf[2][9].ENA
we3 => rf[2][10].ENA
we3 => rf[2][11].ENA
we3 => rf[2][12].ENA
we3 => rf[2][13].ENA
we3 => rf[2][14].ENA
we3 => rf[2][15].ENA
we3 => rf[2][16].ENA
we3 => rf[2][17].ENA
we3 => rf[2][18].ENA
we3 => rf[2][19].ENA
we3 => rf[2][20].ENA
we3 => rf[2][21].ENA
we3 => rf[2][22].ENA
we3 => rf[2][23].ENA
we3 => rf[2][24].ENA
we3 => rf[2][25].ENA
we3 => rf[2][26].ENA
we3 => rf[2][27].ENA
we3 => rf[2][28].ENA
we3 => rf[2][29].ENA
we3 => rf[2][30].ENA
we3 => rf[2][31].ENA
we3 => rf[3][0].ENA
we3 => rf[3][1].ENA
we3 => rf[3][2].ENA
we3 => rf[3][3].ENA
we3 => rf[3][4].ENA
we3 => rf[3][5].ENA
we3 => rf[3][6].ENA
we3 => rf[3][7].ENA
we3 => rf[3][8].ENA
we3 => rf[3][9].ENA
we3 => rf[3][10].ENA
we3 => rf[3][11].ENA
we3 => rf[3][12].ENA
we3 => rf[3][13].ENA
we3 => rf[3][14].ENA
we3 => rf[3][15].ENA
we3 => rf[3][16].ENA
we3 => rf[3][17].ENA
we3 => rf[3][18].ENA
we3 => rf[3][19].ENA
we3 => rf[3][20].ENA
we3 => rf[3][21].ENA
we3 => rf[3][22].ENA
we3 => rf[3][23].ENA
we3 => rf[3][24].ENA
we3 => rf[3][25].ENA
we3 => rf[3][26].ENA
we3 => rf[3][27].ENA
we3 => rf[3][28].ENA
we3 => rf[3][29].ENA
we3 => rf[3][30].ENA
we3 => rf[3][31].ENA
we3 => rf[4][0].ENA
we3 => rf[4][1].ENA
we3 => rf[4][2].ENA
we3 => rf[4][3].ENA
we3 => rf[4][4].ENA
we3 => rf[4][5].ENA
we3 => rf[4][6].ENA
we3 => rf[4][7].ENA
we3 => rf[4][8].ENA
we3 => rf[4][9].ENA
we3 => rf[4][10].ENA
we3 => rf[4][11].ENA
we3 => rf[4][12].ENA
we3 => rf[4][13].ENA
we3 => rf[4][14].ENA
we3 => rf[4][15].ENA
we3 => rf[4][16].ENA
we3 => rf[4][17].ENA
we3 => rf[4][18].ENA
we3 => rf[4][19].ENA
we3 => rf[4][20].ENA
we3 => rf[4][21].ENA
we3 => rf[4][22].ENA
we3 => rf[4][23].ENA
we3 => rf[4][24].ENA
we3 => rf[4][25].ENA
we3 => rf[4][26].ENA
we3 => rf[4][27].ENA
we3 => rf[4][28].ENA
we3 => rf[4][29].ENA
we3 => rf[4][30].ENA
we3 => rf[4][31].ENA
we3 => rf[5][0].ENA
we3 => rf[5][1].ENA
we3 => rf[5][2].ENA
we3 => rf[5][3].ENA
we3 => rf[5][4].ENA
we3 => rf[5][5].ENA
we3 => rf[5][6].ENA
we3 => rf[5][7].ENA
we3 => rf[5][8].ENA
we3 => rf[5][9].ENA
we3 => rf[5][10].ENA
we3 => rf[5][11].ENA
we3 => rf[5][12].ENA
we3 => rf[5][13].ENA
we3 => rf[5][14].ENA
we3 => rf[5][15].ENA
we3 => rf[5][16].ENA
we3 => rf[5][17].ENA
we3 => rf[5][18].ENA
we3 => rf[5][19].ENA
we3 => rf[5][20].ENA
we3 => rf[5][21].ENA
we3 => rf[5][22].ENA
we3 => rf[5][23].ENA
we3 => rf[5][24].ENA
we3 => rf[5][25].ENA
we3 => rf[5][26].ENA
we3 => rf[5][27].ENA
we3 => rf[5][28].ENA
we3 => rf[5][29].ENA
we3 => rf[5][30].ENA
we3 => rf[5][31].ENA
we3 => rf[6][0].ENA
we3 => rf[6][1].ENA
we3 => rf[6][2].ENA
we3 => rf[6][3].ENA
we3 => rf[6][4].ENA
we3 => rf[6][5].ENA
we3 => rf[6][6].ENA
we3 => rf[6][7].ENA
we3 => rf[6][8].ENA
we3 => rf[6][9].ENA
we3 => rf[6][10].ENA
we3 => rf[6][11].ENA
we3 => rf[6][12].ENA
we3 => rf[6][13].ENA
we3 => rf[6][14].ENA
we3 => rf[6][15].ENA
we3 => rf[6][16].ENA
we3 => rf[6][17].ENA
we3 => rf[6][18].ENA
we3 => rf[6][19].ENA
we3 => rf[6][20].ENA
we3 => rf[6][21].ENA
we3 => rf[6][22].ENA
we3 => rf[6][23].ENA
we3 => rf[6][24].ENA
we3 => rf[6][25].ENA
we3 => rf[6][26].ENA
we3 => rf[6][27].ENA
we3 => rf[6][28].ENA
we3 => rf[6][29].ENA
we3 => rf[6][30].ENA
we3 => rf[6][31].ENA
we3 => rf[7][0].ENA
we3 => rf[7][1].ENA
we3 => rf[7][2].ENA
we3 => rf[7][3].ENA
we3 => rf[7][4].ENA
we3 => rf[7][5].ENA
we3 => rf[7][6].ENA
we3 => rf[7][7].ENA
we3 => rf[7][8].ENA
we3 => rf[7][9].ENA
we3 => rf[7][10].ENA
we3 => rf[7][11].ENA
we3 => rf[7][12].ENA
we3 => rf[7][13].ENA
we3 => rf[7][14].ENA
we3 => rf[7][15].ENA
we3 => rf[7][16].ENA
we3 => rf[7][17].ENA
we3 => rf[7][18].ENA
we3 => rf[7][19].ENA
we3 => rf[7][20].ENA
we3 => rf[7][21].ENA
we3 => rf[7][22].ENA
we3 => rf[7][23].ENA
we3 => rf[7][24].ENA
we3 => rf[7][25].ENA
we3 => rf[7][26].ENA
we3 => rf[7][27].ENA
we3 => rf[7][28].ENA
we3 => rf[7][29].ENA
we3 => rf[7][30].ENA
we3 => rf[7][31].ENA
we3 => rf[8][0].ENA
we3 => rf[8][1].ENA
we3 => rf[8][2].ENA
we3 => rf[8][3].ENA
we3 => rf[8][4].ENA
we3 => rf[8][5].ENA
we3 => rf[8][6].ENA
we3 => rf[8][7].ENA
we3 => rf[8][8].ENA
we3 => rf[8][9].ENA
we3 => rf[8][10].ENA
we3 => rf[8][11].ENA
we3 => rf[8][12].ENA
we3 => rf[8][13].ENA
we3 => rf[8][14].ENA
we3 => rf[8][15].ENA
we3 => rf[8][16].ENA
we3 => rf[8][17].ENA
we3 => rf[8][18].ENA
we3 => rf[8][19].ENA
we3 => rf[8][20].ENA
we3 => rf[8][21].ENA
we3 => rf[8][22].ENA
we3 => rf[8][23].ENA
we3 => rf[8][24].ENA
we3 => rf[8][25].ENA
we3 => rf[8][26].ENA
we3 => rf[8][27].ENA
we3 => rf[8][28].ENA
we3 => rf[8][29].ENA
we3 => rf[8][30].ENA
we3 => rf[8][31].ENA
we3 => rf[9][0].ENA
we3 => rf[9][1].ENA
we3 => rf[9][2].ENA
we3 => rf[9][3].ENA
we3 => rf[9][4].ENA
we3 => rf[9][5].ENA
we3 => rf[9][6].ENA
we3 => rf[9][7].ENA
we3 => rf[9][8].ENA
we3 => rf[9][9].ENA
we3 => rf[9][10].ENA
we3 => rf[9][11].ENA
we3 => rf[9][12].ENA
we3 => rf[9][13].ENA
we3 => rf[9][14].ENA
we3 => rf[9][15].ENA
we3 => rf[9][16].ENA
we3 => rf[9][17].ENA
we3 => rf[9][18].ENA
we3 => rf[9][19].ENA
we3 => rf[9][20].ENA
we3 => rf[9][21].ENA
we3 => rf[9][22].ENA
we3 => rf[9][23].ENA
we3 => rf[9][24].ENA
we3 => rf[9][25].ENA
we3 => rf[9][26].ENA
we3 => rf[9][27].ENA
we3 => rf[9][28].ENA
we3 => rf[9][29].ENA
we3 => rf[9][30].ENA
we3 => rf[9][31].ENA
we3 => rf[10][0].ENA
we3 => rf[10][1].ENA
we3 => rf[10][2].ENA
we3 => rf[10][3].ENA
we3 => rf[10][4].ENA
we3 => rf[10][5].ENA
we3 => rf[10][6].ENA
we3 => rf[10][7].ENA
we3 => rf[10][8].ENA
we3 => rf[10][9].ENA
we3 => rf[10][10].ENA
we3 => rf[10][11].ENA
we3 => rf[10][12].ENA
we3 => rf[10][13].ENA
we3 => rf[10][14].ENA
we3 => rf[10][15].ENA
we3 => rf[10][16].ENA
we3 => rf[10][17].ENA
we3 => rf[10][18].ENA
we3 => rf[10][19].ENA
we3 => rf[10][20].ENA
we3 => rf[10][21].ENA
we3 => rf[10][22].ENA
we3 => rf[10][23].ENA
we3 => rf[10][24].ENA
we3 => rf[10][25].ENA
we3 => rf[10][26].ENA
we3 => rf[10][27].ENA
we3 => rf[10][28].ENA
we3 => rf[10][29].ENA
we3 => rf[10][30].ENA
we3 => rf[10][31].ENA
we3 => rf[11][0].ENA
we3 => rf[11][1].ENA
we3 => rf[11][2].ENA
we3 => rf[11][3].ENA
we3 => rf[11][4].ENA
we3 => rf[11][5].ENA
we3 => rf[11][6].ENA
we3 => rf[11][7].ENA
we3 => rf[11][8].ENA
we3 => rf[11][9].ENA
we3 => rf[11][10].ENA
we3 => rf[11][11].ENA
we3 => rf[11][12].ENA
we3 => rf[11][13].ENA
we3 => rf[11][14].ENA
we3 => rf[11][15].ENA
we3 => rf[11][16].ENA
we3 => rf[11][17].ENA
we3 => rf[11][18].ENA
we3 => rf[11][19].ENA
we3 => rf[11][20].ENA
we3 => rf[11][21].ENA
we3 => rf[11][22].ENA
we3 => rf[11][23].ENA
we3 => rf[11][24].ENA
we3 => rf[11][25].ENA
we3 => rf[11][26].ENA
we3 => rf[11][27].ENA
we3 => rf[11][28].ENA
we3 => rf[11][29].ENA
we3 => rf[11][30].ENA
we3 => rf[11][31].ENA
we3 => rf[12][0].ENA
we3 => rf[12][1].ENA
we3 => rf[12][2].ENA
we3 => rf[12][3].ENA
we3 => rf[12][4].ENA
we3 => rf[12][5].ENA
we3 => rf[12][6].ENA
we3 => rf[12][7].ENA
we3 => rf[12][8].ENA
we3 => rf[12][9].ENA
we3 => rf[12][10].ENA
we3 => rf[12][11].ENA
we3 => rf[12][12].ENA
we3 => rf[12][13].ENA
we3 => rf[12][14].ENA
we3 => rf[12][15].ENA
we3 => rf[12][16].ENA
we3 => rf[12][17].ENA
we3 => rf[12][18].ENA
we3 => rf[12][19].ENA
we3 => rf[12][20].ENA
we3 => rf[12][21].ENA
we3 => rf[12][22].ENA
we3 => rf[12][23].ENA
we3 => rf[12][24].ENA
we3 => rf[12][25].ENA
we3 => rf[12][26].ENA
we3 => rf[12][27].ENA
we3 => rf[12][28].ENA
we3 => rf[12][29].ENA
we3 => rf[12][30].ENA
we3 => rf[12][31].ENA
we3 => rf[13][0].ENA
we3 => rf[13][1].ENA
we3 => rf[13][2].ENA
we3 => rf[13][3].ENA
we3 => rf[13][4].ENA
we3 => rf[13][5].ENA
we3 => rf[13][6].ENA
we3 => rf[13][7].ENA
we3 => rf[13][8].ENA
we3 => rf[13][9].ENA
we3 => rf[13][10].ENA
we3 => rf[13][11].ENA
we3 => rf[13][12].ENA
we3 => rf[13][13].ENA
we3 => rf[13][14].ENA
we3 => rf[13][15].ENA
we3 => rf[13][16].ENA
we3 => rf[13][17].ENA
we3 => rf[13][18].ENA
we3 => rf[13][19].ENA
we3 => rf[13][20].ENA
we3 => rf[13][21].ENA
we3 => rf[13][22].ENA
we3 => rf[13][23].ENA
we3 => rf[13][24].ENA
we3 => rf[13][25].ENA
we3 => rf[13][26].ENA
we3 => rf[13][27].ENA
we3 => rf[13][28].ENA
we3 => rf[13][29].ENA
we3 => rf[13][30].ENA
we3 => rf[13][31].ENA
we3 => rf[14][0].ENA
we3 => rf[14][1].ENA
we3 => rf[14][2].ENA
we3 => rf[14][3].ENA
we3 => rf[14][4].ENA
we3 => rf[14][5].ENA
we3 => rf[14][6].ENA
we3 => rf[14][7].ENA
we3 => rf[14][8].ENA
we3 => rf[14][9].ENA
we3 => rf[14][10].ENA
we3 => rf[14][11].ENA
we3 => rf[14][12].ENA
we3 => rf[14][13].ENA
we3 => rf[14][14].ENA
we3 => rf[14][15].ENA
we3 => rf[14][16].ENA
we3 => rf[14][17].ENA
we3 => rf[14][18].ENA
we3 => rf[14][19].ENA
we3 => rf[14][20].ENA
we3 => rf[14][21].ENA
we3 => rf[14][22].ENA
we3 => rf[14][23].ENA
we3 => rf[14][24].ENA
we3 => rf[14][25].ENA
we3 => rf[14][26].ENA
we3 => rf[14][27].ENA
we3 => rf[14][28].ENA
we3 => rf[14][29].ENA
we3 => rf[14][30].ENA
we3 => rf[14][31].ENA
a1[0] => Mux0.IN3
a1[0] => Mux1.IN3
a1[0] => Mux2.IN3
a1[0] => Mux3.IN3
a1[0] => Mux4.IN3
a1[0] => Mux5.IN3
a1[0] => Mux6.IN3
a1[0] => Mux7.IN3
a1[0] => Mux8.IN3
a1[0] => Mux9.IN3
a1[0] => Mux10.IN3
a1[0] => Mux11.IN3
a1[0] => Mux12.IN3
a1[0] => Mux13.IN3
a1[0] => Mux14.IN3
a1[0] => Mux15.IN3
a1[0] => Mux16.IN3
a1[0] => Mux17.IN3
a1[0] => Mux18.IN3
a1[0] => Mux19.IN3
a1[0] => Mux20.IN3
a1[0] => Mux21.IN3
a1[0] => Mux22.IN3
a1[0] => Mux23.IN3
a1[0] => Mux24.IN3
a1[0] => Mux25.IN3
a1[0] => Mux26.IN3
a1[0] => Mux27.IN3
a1[0] => Mux28.IN3
a1[0] => Mux29.IN3
a1[0] => Mux30.IN3
a1[0] => Mux31.IN3
a1[1] => Mux0.IN2
a1[1] => Mux1.IN2
a1[1] => Mux2.IN2
a1[1] => Mux3.IN2
a1[1] => Mux4.IN2
a1[1] => Mux5.IN2
a1[1] => Mux6.IN2
a1[1] => Mux7.IN2
a1[1] => Mux8.IN2
a1[1] => Mux9.IN2
a1[1] => Mux10.IN2
a1[1] => Mux11.IN2
a1[1] => Mux12.IN2
a1[1] => Mux13.IN2
a1[1] => Mux14.IN2
a1[1] => Mux15.IN2
a1[1] => Mux16.IN2
a1[1] => Mux17.IN2
a1[1] => Mux18.IN2
a1[1] => Mux19.IN2
a1[1] => Mux20.IN2
a1[1] => Mux21.IN2
a1[1] => Mux22.IN2
a1[1] => Mux23.IN2
a1[1] => Mux24.IN2
a1[1] => Mux25.IN2
a1[1] => Mux26.IN2
a1[1] => Mux27.IN2
a1[1] => Mux28.IN2
a1[1] => Mux29.IN2
a1[1] => Mux30.IN2
a1[1] => Mux31.IN2
a1[2] => Mux0.IN1
a1[2] => Mux1.IN1
a1[2] => Mux2.IN1
a1[2] => Mux3.IN1
a1[2] => Mux4.IN1
a1[2] => Mux5.IN1
a1[2] => Mux6.IN1
a1[2] => Mux7.IN1
a1[2] => Mux8.IN1
a1[2] => Mux9.IN1
a1[2] => Mux10.IN1
a1[2] => Mux11.IN1
a1[2] => Mux12.IN1
a1[2] => Mux13.IN1
a1[2] => Mux14.IN1
a1[2] => Mux15.IN1
a1[2] => Mux16.IN1
a1[2] => Mux17.IN1
a1[2] => Mux18.IN1
a1[2] => Mux19.IN1
a1[2] => Mux20.IN1
a1[2] => Mux21.IN1
a1[2] => Mux22.IN1
a1[2] => Mux23.IN1
a1[2] => Mux24.IN1
a1[2] => Mux25.IN1
a1[2] => Mux26.IN1
a1[2] => Mux27.IN1
a1[2] => Mux28.IN1
a1[2] => Mux29.IN1
a1[2] => Mux30.IN1
a1[2] => Mux31.IN1
a1[3] => Mux0.IN0
a1[3] => Mux1.IN0
a1[3] => Mux2.IN0
a1[3] => Mux3.IN0
a1[3] => Mux4.IN0
a1[3] => Mux5.IN0
a1[3] => Mux6.IN0
a1[3] => Mux7.IN0
a1[3] => Mux8.IN0
a1[3] => Mux9.IN0
a1[3] => Mux10.IN0
a1[3] => Mux11.IN0
a1[3] => Mux12.IN0
a1[3] => Mux13.IN0
a1[3] => Mux14.IN0
a1[3] => Mux15.IN0
a1[3] => Mux16.IN0
a1[3] => Mux17.IN0
a1[3] => Mux18.IN0
a1[3] => Mux19.IN0
a1[3] => Mux20.IN0
a1[3] => Mux21.IN0
a1[3] => Mux22.IN0
a1[3] => Mux23.IN0
a1[3] => Mux24.IN0
a1[3] => Mux25.IN0
a1[3] => Mux26.IN0
a1[3] => Mux27.IN0
a1[3] => Mux28.IN0
a1[3] => Mux29.IN0
a1[3] => Mux30.IN0
a1[3] => Mux31.IN0
a2[0] => Mux32.IN3
a2[0] => Mux33.IN3
a2[0] => Mux34.IN3
a2[0] => Mux35.IN3
a2[0] => Mux36.IN3
a2[0] => Mux37.IN3
a2[0] => Mux38.IN3
a2[0] => Mux39.IN3
a2[0] => Mux40.IN3
a2[0] => Mux41.IN3
a2[0] => Mux42.IN3
a2[0] => Mux43.IN3
a2[0] => Mux44.IN3
a2[0] => Mux45.IN3
a2[0] => Mux46.IN3
a2[0] => Mux47.IN3
a2[0] => Mux48.IN3
a2[0] => Mux49.IN3
a2[0] => Mux50.IN3
a2[0] => Mux51.IN3
a2[0] => Mux52.IN3
a2[0] => Mux53.IN3
a2[0] => Mux54.IN3
a2[0] => Mux55.IN3
a2[0] => Mux56.IN3
a2[0] => Mux57.IN3
a2[0] => Mux58.IN3
a2[0] => Mux59.IN3
a2[0] => Mux60.IN3
a2[0] => Mux61.IN3
a2[0] => Mux62.IN3
a2[0] => Mux63.IN3
a2[1] => Mux32.IN2
a2[1] => Mux33.IN2
a2[1] => Mux34.IN2
a2[1] => Mux35.IN2
a2[1] => Mux36.IN2
a2[1] => Mux37.IN2
a2[1] => Mux38.IN2
a2[1] => Mux39.IN2
a2[1] => Mux40.IN2
a2[1] => Mux41.IN2
a2[1] => Mux42.IN2
a2[1] => Mux43.IN2
a2[1] => Mux44.IN2
a2[1] => Mux45.IN2
a2[1] => Mux46.IN2
a2[1] => Mux47.IN2
a2[1] => Mux48.IN2
a2[1] => Mux49.IN2
a2[1] => Mux50.IN2
a2[1] => Mux51.IN2
a2[1] => Mux52.IN2
a2[1] => Mux53.IN2
a2[1] => Mux54.IN2
a2[1] => Mux55.IN2
a2[1] => Mux56.IN2
a2[1] => Mux57.IN2
a2[1] => Mux58.IN2
a2[1] => Mux59.IN2
a2[1] => Mux60.IN2
a2[1] => Mux61.IN2
a2[1] => Mux62.IN2
a2[1] => Mux63.IN2
a2[2] => Mux32.IN1
a2[2] => Mux33.IN1
a2[2] => Mux34.IN1
a2[2] => Mux35.IN1
a2[2] => Mux36.IN1
a2[2] => Mux37.IN1
a2[2] => Mux38.IN1
a2[2] => Mux39.IN1
a2[2] => Mux40.IN1
a2[2] => Mux41.IN1
a2[2] => Mux42.IN1
a2[2] => Mux43.IN1
a2[2] => Mux44.IN1
a2[2] => Mux45.IN1
a2[2] => Mux46.IN1
a2[2] => Mux47.IN1
a2[2] => Mux48.IN1
a2[2] => Mux49.IN1
a2[2] => Mux50.IN1
a2[2] => Mux51.IN1
a2[2] => Mux52.IN1
a2[2] => Mux53.IN1
a2[2] => Mux54.IN1
a2[2] => Mux55.IN1
a2[2] => Mux56.IN1
a2[2] => Mux57.IN1
a2[2] => Mux58.IN1
a2[2] => Mux59.IN1
a2[2] => Mux60.IN1
a2[2] => Mux61.IN1
a2[2] => Mux62.IN1
a2[2] => Mux63.IN1
a2[3] => Mux32.IN0
a2[3] => Mux33.IN0
a2[3] => Mux34.IN0
a2[3] => Mux35.IN0
a2[3] => Mux36.IN0
a2[3] => Mux37.IN0
a2[3] => Mux38.IN0
a2[3] => Mux39.IN0
a2[3] => Mux40.IN0
a2[3] => Mux41.IN0
a2[3] => Mux42.IN0
a2[3] => Mux43.IN0
a2[3] => Mux44.IN0
a2[3] => Mux45.IN0
a2[3] => Mux46.IN0
a2[3] => Mux47.IN0
a2[3] => Mux48.IN0
a2[3] => Mux49.IN0
a2[3] => Mux50.IN0
a2[3] => Mux51.IN0
a2[3] => Mux52.IN0
a2[3] => Mux53.IN0
a2[3] => Mux54.IN0
a2[3] => Mux55.IN0
a2[3] => Mux56.IN0
a2[3] => Mux57.IN0
a2[3] => Mux58.IN0
a2[3] => Mux59.IN0
a2[3] => Mux60.IN0
a2[3] => Mux61.IN0
a2[3] => Mux62.IN0
a2[3] => Mux63.IN0
a3[0] => Decoder0.IN3
a3[1] => Decoder0.IN2
a3[2] => Decoder0.IN1
a3[3] => Decoder0.IN0
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[0] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[1] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[2] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[3] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[4] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[5] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[6] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[7] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[8] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[9] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[10] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[11] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[12] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[13] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[14] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[15] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[16] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[17] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[18] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[19] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[20] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[21] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[22] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[23] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[24] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[25] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[26] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[27] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[28] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[29] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[30] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
wd3[31] => rf.DATAB
r15[0] => rf[15][0].DATAIN
r15[1] => rf[15][1].DATAIN
r15[2] => rf[15][2].DATAIN
r15[3] => rf[15][3].DATAIN
r15[4] => rf[15][4].DATAIN
r15[5] => rf[15][5].DATAIN
r15[6] => rf[15][6].DATAIN
r15[7] => rf[15][7].DATAIN
r15[8] => rf[15][8].DATAIN
r15[9] => rf[15][9].DATAIN
r15[10] => rf[15][10].DATAIN
r15[11] => rf[15][11].DATAIN
r15[12] => rf[15][12].DATAIN
r15[13] => rf[15][13].DATAIN
r15[14] => rf[15][14].DATAIN
r15[15] => rf[15][15].DATAIN
r15[16] => rf[15][16].DATAIN
r15[17] => rf[15][17].DATAIN
r15[18] => rf[15][18].DATAIN
r15[19] => rf[15][19].DATAIN
r15[20] => rf[15][20].DATAIN
r15[21] => rf[15][21].DATAIN
r15[22] => rf[15][22].DATAIN
r15[23] => rf[15][23].DATAIN
r15[24] => rf[15][24].DATAIN
r15[25] => rf[15][25].DATAIN
r15[26] => rf[15][26].DATAIN
r15[27] => rf[15][27].DATAIN
r15[28] => rf[15][28].DATAIN
r15[29] => rf[15][29].DATAIN
r15[30] => rf[15][30].DATAIN
r15[31] => rf[15][31].DATAIN
rd1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rd2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rd2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rd2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rd2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rd2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rd2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rd2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rd2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rd2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rd2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rd2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rd2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rd2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rd2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rd2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rd2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|controller:controller_inst
cond[0] => Equal0.IN15
cond[0] => Equal1.IN15
cond[0] => Equal2.IN15
cond[0] => Equal3.IN15
cond[1] => Equal0.IN14
cond[1] => Equal1.IN14
cond[1] => Equal2.IN14
cond[1] => Equal3.IN14
cond[2] => Equal0.IN13
cond[2] => Equal1.IN13
cond[2] => Equal2.IN13
cond[2] => Equal3.IN13
cond[3] => Equal0.IN12
cond[3] => Equal1.IN12
cond[3] => Equal2.IN12
cond[3] => Equal3.IN12
op[0] => Equal0.IN17
op[0] => Equal1.IN17
op[0] => Equal2.IN17
op[0] => Equal3.IN17
op[1] => Equal0.IN16
op[1] => Equal1.IN16
op[1] => Equal2.IN16
op[1] => Equal3.IN16
funct[0] => Equal0.IN23
funct[0] => Equal1.IN23
funct[0] => Equal2.IN23
funct[0] => Equal3.IN23
funct[1] => Equal0.IN22
funct[1] => Equal1.IN22
funct[1] => Equal2.IN22
funct[1] => Equal3.IN22
funct[2] => Equal0.IN21
funct[2] => Equal1.IN21
funct[2] => Equal2.IN21
funct[2] => Equal3.IN21
funct[3] => Equal0.IN20
funct[3] => Equal1.IN20
funct[3] => Equal2.IN20
funct[3] => Equal3.IN20
funct[4] => Equal0.IN19
funct[4] => Equal1.IN19
funct[4] => Equal2.IN19
funct[4] => Equal3.IN19
funct[5] => Equal0.IN18
funct[5] => Equal1.IN18
funct[5] => Equal2.IN18
funct[5] => Equal3.IN18
rd[0] => ~NO_FANOUT~
rd[1] => ~NO_FANOUT~
rd[2] => ~NO_FANOUT~
rd[3] => ~NO_FANOUT~
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
rawinst[0] => ~NO_FANOUT~
rawinst[1] => ~NO_FANOUT~
rawinst[2] => ~NO_FANOUT~
rawinst[3] => ~NO_FANOUT~
rawinst[4] => ~NO_FANOUT~
rawinst[5] => ~NO_FANOUT~
rawinst[6] => ~NO_FANOUT~
rawinst[7] => ~NO_FANOUT~
rawinst[8] => ~NO_FANOUT~
rawinst[9] => ~NO_FANOUT~
rawinst[10] => ~NO_FANOUT~
rawinst[11] => ~NO_FANOUT~
rawinst[12] => ~NO_FANOUT~
rawinst[13] => ~NO_FANOUT~
rawinst[14] => ~NO_FANOUT~
rawinst[15] => ~NO_FANOUT~
rawinst[16] => ~NO_FANOUT~
rawinst[17] => ~NO_FANOUT~
rawinst[18] => ~NO_FANOUT~
rawinst[19] => ~NO_FANOUT~
rawinst[20] => ~NO_FANOUT~
rawinst[21] => ~NO_FANOUT~
rawinst[22] => ~NO_FANOUT~
rawinst[23] => ~NO_FANOUT~
rawinst[24] => ~NO_FANOUT~
rawinst[25] => ~NO_FANOUT~
rawinst[26] => ~NO_FANOUT~
rawinst[27] => ~NO_FANOUT~
rawinst[28] => ~NO_FANOUT~
rawinst[29] => ~NO_FANOUT~
rawinst[30] => ~NO_FANOUT~
rawinst[31] => ~NO_FANOUT~
pcsrc <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= memwrite.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[0] <= <GND>
alucontrol[1] <= <GND>
alucontrol[2] <= <GND>
alucontrol[3] <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
alucontrol[4] <= <GND>
alucontrol[5] <= <GND>
alucontrol[6] <= <GND>
alucontrol[7] <= <GND>
alucontrol[8] <= <GND>
alucontrol[9] <= <GND>
alucontrol[10] <= <GND>
alucontrol[11] <= <GND>
alucontrol[12] <= <GND>
alucontrol[13] <= <GND>
alucontrol[14] <= <GND>
alucontrol[15] <= <GND>
alucontrol[16] <= <GND>
alucontrol[17] <= <GND>
alucontrol[18] <= <GND>
alucontrol[19] <= <GND>
alucontrol[20] <= <GND>
alucontrol[21] <= <GND>
alucontrol[22] <= <GND>
alucontrol[23] <= <GND>
alucontrol[24] <= <GND>
alucontrol[25] <= <GND>
alucontrol[26] <= <GND>
alucontrol[27] <= <GND>
alucontrol[28] <= <GND>
alucontrol[29] <= <GND>
alucontrol[30] <= <GND>
alucontrol[31] <= <GND>
alusrc <= alusrc.DB_MAX_OUTPUT_PORT_TYPE
immsrc <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
regwrite <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
regsrca <= regsrca.DB_MAX_OUTPUT_PORT_TYPE
regsrcb <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst
clock => ~NO_FANOUT~
srca[0] => srca[0].IN2
srca[1] => srca[1].IN2
srca[2] => srca[2].IN2
srca[3] => srca[3].IN2
srca[4] => srca[4].IN2
srca[5] => srca[5].IN2
srca[6] => srca[6].IN2
srca[7] => srca[7].IN2
srca[8] => srca[8].IN2
srca[9] => srca[9].IN2
srca[10] => srca[10].IN2
srca[11] => srca[11].IN2
srca[12] => srca[12].IN2
srca[13] => srca[13].IN2
srca[14] => srca[14].IN2
srca[15] => srca[15].IN2
srca[16] => srca[16].IN2
srca[17] => srca[17].IN2
srca[18] => srca[18].IN2
srca[19] => srca[19].IN2
srca[20] => srca[20].IN2
srca[21] => srca[21].IN2
srca[22] => srca[22].IN2
srca[23] => srca[23].IN2
srca[24] => srca[24].IN2
srca[25] => srca[25].IN2
srca[26] => srca[26].IN2
srca[27] => srca[27].IN2
srca[28] => srca[28].IN2
srca[29] => srca[29].IN2
srca[30] => srca[30].IN2
srca[31] => srca[31].IN2
srcb[0] => srcb[0].IN1
srcb[1] => srcb[1].IN1
srcb[2] => srcb[2].IN1
srcb[3] => srcb[3].IN1
srcb[4] => srcb[4].IN1
srcb[5] => srcb[5].IN1
srcb[6] => srcb[6].IN1
srcb[7] => srcb[7].IN1
srcb[8] => srcb[8].IN1
srcb[9] => srcb[9].IN1
srcb[10] => srcb[10].IN1
srcb[11] => srcb[11].IN1
srcb[12] => srcb[12].IN1
srcb[13] => srcb[13].IN1
srcb[14] => srcb[14].IN1
srcb[15] => srcb[15].IN1
srcb[16] => srcb[16].IN1
srcb[17] => srcb[17].IN1
srcb[18] => srcb[18].IN1
srcb[19] => srcb[19].IN1
srcb[20] => srcb[20].IN1
srcb[21] => srcb[21].IN1
srcb[22] => srcb[22].IN1
srcb[23] => srcb[23].IN1
srcb[24] => srcb[24].IN1
srcb[25] => srcb[25].IN1
srcb[26] => srcb[26].IN1
srcb[27] => srcb[27].IN1
srcb[28] => srcb[28].IN1
srcb[29] => srcb[29].IN1
srcb[30] => srcb[30].IN1
srcb[31] => srcb[31].IN1
alucontrol[0] => Equal0.IN8
alucontrol[0] => Equal1.IN8
alucontrol[1] => Equal0.IN7
alucontrol[1] => Equal1.IN7
alucontrol[2] => Equal0.IN6
alucontrol[2] => Equal1.IN0
alucontrol[3] => Equal0.IN0
alucontrol[3] => Equal1.IN6
alucontrol[4] => Equal0.IN5
alucontrol[4] => Equal1.IN5
alucontrol[5] => Equal0.IN4
alucontrol[5] => Equal1.IN4
alucontrol[6] => Equal0.IN3
alucontrol[6] => Equal1.IN3
alucontrol[7] => Equal0.IN2
alucontrol[7] => Equal1.IN2
alucontrol[8] => Equal0.IN1
alucontrol[8] => Equal1.IN1
alucontrol[9] => ~NO_FANOUT~
alucontrol[10] => ~NO_FANOUT~
alucontrol[11] => ~NO_FANOUT~
alucontrol[12] => ~NO_FANOUT~
alucontrol[13] => ~NO_FANOUT~
alucontrol[14] => ~NO_FANOUT~
alucontrol[15] => ~NO_FANOUT~
alucontrol[16] => ~NO_FANOUT~
alucontrol[17] => ~NO_FANOUT~
alucontrol[18] => ~NO_FANOUT~
alucontrol[19] => ~NO_FANOUT~
alucontrol[20] => ~NO_FANOUT~
alucontrol[21] => ~NO_FANOUT~
alucontrol[22] => ~NO_FANOUT~
alucontrol[23] => ~NO_FANOUT~
alucontrol[24] => ~NO_FANOUT~
alucontrol[25] => ~NO_FANOUT~
alucontrol[26] => ~NO_FANOUT~
alucontrol[27] => ~NO_FANOUT~
alucontrol[28] => ~NO_FANOUT~
alucontrol[29] => ~NO_FANOUT~
alucontrol[30] => ~NO_FANOUT~
alucontrol[31] => ~NO_FANOUT~
aluflags[0] <= aluflags.DB_MAX_OUTPUT_PORT_TYPE
aluflags[1] <= <GND>
aluflags[2] <= aluflags.DB_MAX_OUTPUT_PORT_TYPE
aluflags[3] <= aluflags.DB_MAX_OUTPUT_PORT_TYPE
aluresult[0] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[1] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[2] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[3] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[4] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[5] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[6] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[7] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[8] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[9] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[10] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[11] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[12] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[13] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[14] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[15] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[16] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[17] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[18] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[19] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[20] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[21] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[22] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[23] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[24] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[25] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[26] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[27] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[28] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[29] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[30] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE
aluresult[31] <= aluresult.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s[0] <= full_adder:fa0.s
s[1] <= full_adder:fa1.s
s[2] <= full_adder:fa2.s
s[3] <= full_adder:fa3.s
s[4] <= full_adder:fa4.s
s[5] <= full_adder:fa5.s
s[6] <= full_adder:fa6.s
s[7] <= full_adder:fa7.s
s[8] <= full_adder:fa8.s
s[9] <= full_adder:fa9.s
s[10] <= full_adder:fa10.s
s[11] <= full_adder:fa11.s
s[12] <= full_adder:fa12.s
s[13] <= full_adder:fa13.s
s[14] <= full_adder:fa14.s
s[15] <= full_adder:fa15.s
s[16] <= full_adder:fa16.s
s[17] <= full_adder:fa17.s
s[18] <= full_adder:fa18.s
s[19] <= full_adder:fa19.s
s[20] <= full_adder:fa20.s
s[21] <= full_adder:fa21.s
s[22] <= full_adder:fa22.s
s[23] <= full_adder:fa23.s
s[24] <= full_adder:fa24.s
s[25] <= full_adder:fa25.s
s[26] <= full_adder:fa26.s
s[27] <= full_adder:fa27.s
s[28] <= full_adder:fa28.s
s[29] <= full_adder:fa29.s
s[30] <= full_adder:fa30.s
s[31] <= full_adder:fa31.s


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa0
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa1
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa2
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa3
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa4
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa5
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa6
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa7
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa8
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa9
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa10
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa11
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa12
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa13
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa14
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa15
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa16
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa17
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa18
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa19
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa20
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa21
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa22
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa23
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa24
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa25
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa26
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa27
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa28
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa29
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa30
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_alu|full_adder:fa31
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s[0] <= full_adder:fa0.s
s[1] <= full_adder:fa1.s
s[2] <= full_adder:fa2.s
s[3] <= full_adder:fa3.s
s[4] <= full_adder:fa4.s
s[5] <= full_adder:fa5.s
s[6] <= full_adder:fa6.s
s[7] <= full_adder:fa7.s
s[8] <= full_adder:fa8.s
s[9] <= full_adder:fa9.s
s[10] <= full_adder:fa10.s
s[11] <= full_adder:fa11.s
s[12] <= full_adder:fa12.s
s[13] <= full_adder:fa13.s
s[14] <= full_adder:fa14.s
s[15] <= full_adder:fa15.s
s[16] <= full_adder:fa16.s
s[17] <= full_adder:fa17.s
s[18] <= full_adder:fa18.s
s[19] <= full_adder:fa19.s
s[20] <= full_adder:fa20.s
s[21] <= full_adder:fa21.s
s[22] <= full_adder:fa22.s
s[23] <= full_adder:fa23.s
s[24] <= full_adder:fa24.s
s[25] <= full_adder:fa25.s
s[26] <= full_adder:fa26.s
s[27] <= full_adder:fa27.s
s[28] <= full_adder:fa28.s
s[29] <= full_adder:fa29.s
s[30] <= full_adder:fa30.s
s[31] <= full_adder:fa31.s


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa0
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa1
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa2
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa3
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa4
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa5
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa6
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa7
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa8
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa9
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa10
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa11
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa12
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa13
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa14
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa15
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa16
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa17
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa18
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa19
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa20
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa21
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa22
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa23
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa24
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa25
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa26
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa27
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa28
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa29
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa30
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_sub|full_adder:fa31
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s[0] <= full_adder:fa0.s
s[1] <= full_adder:fa1.s
s[2] <= full_adder:fa2.s
s[3] <= full_adder:fa3.s
s[4] <= full_adder:fa4.s
s[5] <= full_adder:fa5.s
s[6] <= full_adder:fa6.s
s[7] <= full_adder:fa7.s
s[8] <= full_adder:fa8.s
s[9] <= full_adder:fa9.s
s[10] <= full_adder:fa10.s
s[11] <= full_adder:fa11.s
s[12] <= full_adder:fa12.s
s[13] <= full_adder:fa13.s
s[14] <= full_adder:fa14.s
s[15] <= full_adder:fa15.s
s[16] <= full_adder:fa16.s
s[17] <= full_adder:fa17.s
s[18] <= full_adder:fa18.s
s[19] <= full_adder:fa19.s
s[20] <= full_adder:fa20.s
s[21] <= full_adder:fa21.s
s[22] <= full_adder:fa22.s
s[23] <= full_adder:fa23.s
s[24] <= full_adder:fa24.s
s[25] <= full_adder:fa25.s
s[26] <= full_adder:fa26.s
s[27] <= full_adder:fa27.s
s[28] <= full_adder:fa28.s
s[29] <= full_adder:fa29.s
s[30] <= full_adder:fa30.s
s[31] <= full_adder:fa31.s


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa0
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa1
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa2
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa3
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa4
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa5
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa6
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa7
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa8
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa9
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa10
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa11
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa12
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa13
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa14
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa15
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa16
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa17
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa18
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa19
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa20
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa21
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa22
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa23
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa24
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa25
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa26
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa27
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa28
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa29
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa30
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|alu:alu_inst|adder:adder_subfinal|full_adder:fa31
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|mem_dual:data_mem
clock => mem.we_a.CLK
clock => mem.waddr_a[5].CLK
clock => mem.waddr_a[4].CLK
clock => mem.waddr_a[3].CLK
clock => mem.waddr_a[2].CLK
clock => mem.waddr_a[1].CLK
clock => mem.waddr_a[0].CLK
clock => mem.data_a[31].CLK
clock => mem.data_a[30].CLK
clock => mem.data_a[29].CLK
clock => mem.data_a[28].CLK
clock => mem.data_a[27].CLK
clock => mem.data_a[26].CLK
clock => mem.data_a[25].CLK
clock => mem.data_a[24].CLK
clock => mem.data_a[23].CLK
clock => mem.data_a[22].CLK
clock => mem.data_a[21].CLK
clock => mem.data_a[20].CLK
clock => mem.data_a[19].CLK
clock => mem.data_a[18].CLK
clock => mem.data_a[17].CLK
clock => mem.data_a[16].CLK
clock => mem.data_a[15].CLK
clock => mem.data_a[14].CLK
clock => mem.data_a[13].CLK
clock => mem.data_a[12].CLK
clock => mem.data_a[11].CLK
clock => mem.data_a[10].CLK
clock => mem.data_a[9].CLK
clock => mem.data_a[8].CLK
clock => mem.data_a[7].CLK
clock => mem.data_a[6].CLK
clock => mem.data_a[5].CLK
clock => mem.data_a[4].CLK
clock => mem.data_a[3].CLK
clock => mem.data_a[2].CLK
clock => mem.data_a[1].CLK
clock => mem.data_a[0].CLK
clock => mem.we_b.CLK
clock => mem.waddr_b[5].CLK
clock => mem.waddr_b[4].CLK
clock => mem.waddr_b[3].CLK
clock => mem.waddr_b[2].CLK
clock => mem.waddr_b[1].CLK
clock => mem.waddr_b[0].CLK
clock => mem.data_b[31].CLK
clock => mem.data_b[30].CLK
clock => mem.data_b[29].CLK
clock => mem.data_b[28].CLK
clock => mem.data_b[27].CLK
clock => mem.data_b[26].CLK
clock => mem.data_b[25].CLK
clock => mem.data_b[24].CLK
clock => mem.data_b[23].CLK
clock => mem.data_b[22].CLK
clock => mem.data_b[21].CLK
clock => mem.data_b[20].CLK
clock => mem.data_b[19].CLK
clock => mem.data_b[18].CLK
clock => mem.data_b[17].CLK
clock => mem.data_b[16].CLK
clock => mem.data_b[15].CLK
clock => mem.data_b[14].CLK
clock => mem.data_b[13].CLK
clock => mem.data_b[12].CLK
clock => mem.data_b[11].CLK
clock => mem.data_b[10].CLK
clock => mem.data_b[9].CLK
clock => mem.data_b[8].CLK
clock => mem.data_b[7].CLK
clock => mem.data_b[6].CLK
clock => mem.data_b[5].CLK
clock => mem.data_b[4].CLK
clock => mem.data_b[3].CLK
clock => mem.data_b[2].CLK
clock => mem.data_b[1].CLK
clock => mem.data_b[0].CLK
clock => mem.CLK0
clock => mem.PORTBCLK0
data_0[0] => mem.data_a[0].DATAIN
data_0[0] => mem.DATAIN
data_0[1] => mem.data_a[1].DATAIN
data_0[1] => mem.DATAIN1
data_0[2] => mem.data_a[2].DATAIN
data_0[2] => mem.DATAIN2
data_0[3] => mem.data_a[3].DATAIN
data_0[3] => mem.DATAIN3
data_0[4] => mem.data_a[4].DATAIN
data_0[4] => mem.DATAIN4
data_0[5] => mem.data_a[5].DATAIN
data_0[5] => mem.DATAIN5
data_0[6] => mem.data_a[6].DATAIN
data_0[6] => mem.DATAIN6
data_0[7] => mem.data_a[7].DATAIN
data_0[7] => mem.DATAIN7
data_0[8] => mem.data_a[8].DATAIN
data_0[8] => mem.DATAIN8
data_0[9] => mem.data_a[9].DATAIN
data_0[9] => mem.DATAIN9
data_0[10] => mem.data_a[10].DATAIN
data_0[10] => mem.DATAIN10
data_0[11] => mem.data_a[11].DATAIN
data_0[11] => mem.DATAIN11
data_0[12] => mem.data_a[12].DATAIN
data_0[12] => mem.DATAIN12
data_0[13] => mem.data_a[13].DATAIN
data_0[13] => mem.DATAIN13
data_0[14] => mem.data_a[14].DATAIN
data_0[14] => mem.DATAIN14
data_0[15] => mem.data_a[15].DATAIN
data_0[15] => mem.DATAIN15
data_0[16] => mem.data_a[16].DATAIN
data_0[16] => mem.DATAIN16
data_0[17] => mem.data_a[17].DATAIN
data_0[17] => mem.DATAIN17
data_0[18] => mem.data_a[18].DATAIN
data_0[18] => mem.DATAIN18
data_0[19] => mem.data_a[19].DATAIN
data_0[19] => mem.DATAIN19
data_0[20] => mem.data_a[20].DATAIN
data_0[20] => mem.DATAIN20
data_0[21] => mem.data_a[21].DATAIN
data_0[21] => mem.DATAIN21
data_0[22] => mem.data_a[22].DATAIN
data_0[22] => mem.DATAIN22
data_0[23] => mem.data_a[23].DATAIN
data_0[23] => mem.DATAIN23
data_0[24] => mem.data_a[24].DATAIN
data_0[24] => mem.DATAIN24
data_0[25] => mem.data_a[25].DATAIN
data_0[25] => mem.DATAIN25
data_0[26] => mem.data_a[26].DATAIN
data_0[26] => mem.DATAIN26
data_0[27] => mem.data_a[27].DATAIN
data_0[27] => mem.DATAIN27
data_0[28] => mem.data_a[28].DATAIN
data_0[28] => mem.DATAIN28
data_0[29] => mem.data_a[29].DATAIN
data_0[29] => mem.DATAIN29
data_0[30] => mem.data_a[30].DATAIN
data_0[30] => mem.DATAIN30
data_0[31] => mem.data_a[31].DATAIN
data_0[31] => mem.DATAIN31
data_1[0] => mem.data_b[0].DATAIN
data_1[0] => mem.PORTBDATAIN
data_1[1] => mem.data_b[1].DATAIN
data_1[1] => mem.PORTBDATAIN1
data_1[2] => mem.data_b[2].DATAIN
data_1[2] => mem.PORTBDATAIN2
data_1[3] => mem.data_b[3].DATAIN
data_1[3] => mem.PORTBDATAIN3
data_1[4] => mem.data_b[4].DATAIN
data_1[4] => mem.PORTBDATAIN4
data_1[5] => mem.data_b[5].DATAIN
data_1[5] => mem.PORTBDATAIN5
data_1[6] => mem.data_b[6].DATAIN
data_1[6] => mem.PORTBDATAIN6
data_1[7] => mem.data_b[7].DATAIN
data_1[7] => mem.PORTBDATAIN7
data_1[8] => mem.data_b[8].DATAIN
data_1[8] => mem.PORTBDATAIN8
data_1[9] => mem.data_b[9].DATAIN
data_1[9] => mem.PORTBDATAIN9
data_1[10] => mem.data_b[10].DATAIN
data_1[10] => mem.PORTBDATAIN10
data_1[11] => mem.data_b[11].DATAIN
data_1[11] => mem.PORTBDATAIN11
data_1[12] => mem.data_b[12].DATAIN
data_1[12] => mem.PORTBDATAIN12
data_1[13] => mem.data_b[13].DATAIN
data_1[13] => mem.PORTBDATAIN13
data_1[14] => mem.data_b[14].DATAIN
data_1[14] => mem.PORTBDATAIN14
data_1[15] => mem.data_b[15].DATAIN
data_1[15] => mem.PORTBDATAIN15
data_1[16] => mem.data_b[16].DATAIN
data_1[16] => mem.PORTBDATAIN16
data_1[17] => mem.data_b[17].DATAIN
data_1[17] => mem.PORTBDATAIN17
data_1[18] => mem.data_b[18].DATAIN
data_1[18] => mem.PORTBDATAIN18
data_1[19] => mem.data_b[19].DATAIN
data_1[19] => mem.PORTBDATAIN19
data_1[20] => mem.data_b[20].DATAIN
data_1[20] => mem.PORTBDATAIN20
data_1[21] => mem.data_b[21].DATAIN
data_1[21] => mem.PORTBDATAIN21
data_1[22] => mem.data_b[22].DATAIN
data_1[22] => mem.PORTBDATAIN22
data_1[23] => mem.data_b[23].DATAIN
data_1[23] => mem.PORTBDATAIN23
data_1[24] => mem.data_b[24].DATAIN
data_1[24] => mem.PORTBDATAIN24
data_1[25] => mem.data_b[25].DATAIN
data_1[25] => mem.PORTBDATAIN25
data_1[26] => mem.data_b[26].DATAIN
data_1[26] => mem.PORTBDATAIN26
data_1[27] => mem.data_b[27].DATAIN
data_1[27] => mem.PORTBDATAIN27
data_1[28] => mem.data_b[28].DATAIN
data_1[28] => mem.PORTBDATAIN28
data_1[29] => mem.data_b[29].DATAIN
data_1[29] => mem.PORTBDATAIN29
data_1[30] => mem.data_b[30].DATAIN
data_1[30] => mem.PORTBDATAIN30
data_1[31] => mem.data_b[31].DATAIN
data_1[31] => mem.PORTBDATAIN31
address_0[0] => ~NO_FANOUT~
address_0[1] => ~NO_FANOUT~
address_0[2] => mem.waddr_a[0].DATAIN
address_0[2] => mem.WADDR
address_0[2] => mem.RADDR
address_0[3] => mem.waddr_a[1].DATAIN
address_0[3] => mem.WADDR1
address_0[3] => mem.RADDR1
address_0[4] => mem.waddr_a[2].DATAIN
address_0[4] => mem.WADDR2
address_0[4] => mem.RADDR2
address_0[5] => mem.waddr_a[3].DATAIN
address_0[5] => mem.WADDR3
address_0[5] => mem.RADDR3
address_0[6] => mem.waddr_a[4].DATAIN
address_0[6] => mem.WADDR4
address_0[6] => mem.RADDR4
address_0[7] => mem.waddr_a[5].DATAIN
address_0[7] => mem.WADDR5
address_0[7] => mem.RADDR5
address_0[8] => ~NO_FANOUT~
address_0[9] => ~NO_FANOUT~
address_0[10] => ~NO_FANOUT~
address_0[11] => ~NO_FANOUT~
address_0[12] => ~NO_FANOUT~
address_0[13] => ~NO_FANOUT~
address_0[14] => ~NO_FANOUT~
address_0[15] => ~NO_FANOUT~
address_0[16] => ~NO_FANOUT~
address_0[17] => ~NO_FANOUT~
address_0[18] => ~NO_FANOUT~
address_0[19] => ~NO_FANOUT~
address_0[20] => ~NO_FANOUT~
address_0[21] => ~NO_FANOUT~
address_0[22] => ~NO_FANOUT~
address_0[23] => ~NO_FANOUT~
address_1[0] => ~NO_FANOUT~
address_1[1] => ~NO_FANOUT~
address_1[2] => mem.waddr_b[0].DATAIN
address_1[2] => mem.PORTBWADDR
address_1[2] => mem.PORTBRADDR
address_1[3] => mem.waddr_b[1].DATAIN
address_1[3] => mem.PORTBWADDR1
address_1[3] => mem.PORTBRADDR1
address_1[4] => mem.waddr_b[2].DATAIN
address_1[4] => mem.PORTBWADDR2
address_1[4] => mem.PORTBRADDR2
address_1[5] => mem.waddr_b[3].DATAIN
address_1[5] => mem.PORTBWADDR3
address_1[5] => mem.PORTBRADDR3
address_1[6] => mem.waddr_b[4].DATAIN
address_1[6] => mem.PORTBWADDR4
address_1[6] => mem.PORTBRADDR4
address_1[7] => mem.waddr_b[5].DATAIN
address_1[7] => mem.PORTBWADDR5
address_1[7] => mem.PORTBRADDR5
address_1[8] => ~NO_FANOUT~
address_1[9] => ~NO_FANOUT~
address_1[10] => ~NO_FANOUT~
address_1[11] => ~NO_FANOUT~
address_1[12] => ~NO_FANOUT~
address_1[13] => ~NO_FANOUT~
address_1[14] => ~NO_FANOUT~
address_1[15] => ~NO_FANOUT~
address_1[16] => ~NO_FANOUT~
address_1[17] => ~NO_FANOUT~
address_1[18] => ~NO_FANOUT~
address_1[19] => ~NO_FANOUT~
address_1[20] => ~NO_FANOUT~
address_1[21] => ~NO_FANOUT~
address_1[22] => ~NO_FANOUT~
address_1[23] => ~NO_FANOUT~
wren_0 => mem.we_a.DATAIN
wren_0 => mem.WE
wren_1 => mem.we_b.DATAIN
wren_1 => mem.PORTBWE
q_0[0] <= mem.DATAOUT
q_0[1] <= mem.DATAOUT1
q_0[2] <= mem.DATAOUT2
q_0[3] <= mem.DATAOUT3
q_0[4] <= mem.DATAOUT4
q_0[5] <= mem.DATAOUT5
q_0[6] <= mem.DATAOUT6
q_0[7] <= mem.DATAOUT7
q_0[8] <= mem.DATAOUT8
q_0[9] <= mem.DATAOUT9
q_0[10] <= mem.DATAOUT10
q_0[11] <= mem.DATAOUT11
q_0[12] <= mem.DATAOUT12
q_0[13] <= mem.DATAOUT13
q_0[14] <= mem.DATAOUT14
q_0[15] <= mem.DATAOUT15
q_0[16] <= mem.DATAOUT16
q_0[17] <= mem.DATAOUT17
q_0[18] <= mem.DATAOUT18
q_0[19] <= mem.DATAOUT19
q_0[20] <= mem.DATAOUT20
q_0[21] <= mem.DATAOUT21
q_0[22] <= mem.DATAOUT22
q_0[23] <= mem.DATAOUT23
q_0[24] <= mem.DATAOUT24
q_0[25] <= mem.DATAOUT25
q_0[26] <= mem.DATAOUT26
q_0[27] <= mem.DATAOUT27
q_0[28] <= mem.DATAOUT28
q_0[29] <= mem.DATAOUT29
q_0[30] <= mem.DATAOUT30
q_0[31] <= mem.DATAOUT31
q_1[0] <= mem.PORTBDATAOUT
q_1[1] <= mem.PORTBDATAOUT1
q_1[2] <= mem.PORTBDATAOUT2
q_1[3] <= mem.PORTBDATAOUT3
q_1[4] <= mem.PORTBDATAOUT4
q_1[5] <= mem.PORTBDATAOUT5
q_1[6] <= mem.PORTBDATAOUT6
q_1[7] <= mem.PORTBDATAOUT7
q_1[8] <= mem.PORTBDATAOUT8
q_1[9] <= mem.PORTBDATAOUT9
q_1[10] <= mem.PORTBDATAOUT10
q_1[11] <= mem.PORTBDATAOUT11
q_1[12] <= mem.PORTBDATAOUT12
q_1[13] <= mem.PORTBDATAOUT13
q_1[14] <= mem.PORTBDATAOUT14
q_1[15] <= mem.PORTBDATAOUT15
q_1[16] <= mem.PORTBDATAOUT16
q_1[17] <= mem.PORTBDATAOUT17
q_1[18] <= mem.PORTBDATAOUT18
q_1[19] <= mem.PORTBDATAOUT19
q_1[20] <= mem.PORTBDATAOUT20
q_1[21] <= mem.PORTBDATAOUT21
q_1[22] <= mem.PORTBDATAOUT22
q_1[23] <= mem.PORTBDATAOUT23
q_1[24] <= mem.PORTBDATAOUT24
q_1[25] <= mem.PORTBDATAOUT25
q_1[26] <= mem.PORTBDATAOUT26
q_1[27] <= mem.PORTBDATAOUT27
q_1[28] <= mem.PORTBDATAOUT28
q_1[29] <= mem.PORTBDATAOUT29
q_1[30] <= mem.PORTBDATAOUT30
q_1[31] <= mem.PORTBDATAOUT31


|Project_5|memdisplay:memdisplay_inst
address[0] <= <GND>
address[1] <= <GND>
address[2] <= <VCC>
address[3] <= <VCC>
address[4] <= <VCC>
address[5] <= <VCC>
address[6] <= <VCC>
address[7] <= <VCC>
address[8] <= <GND>
address[9] <= <GND>
address[10] <= <GND>
address[11] <= <GND>
address[12] <= <GND>
address[13] <= <GND>
address[14] <= <GND>
address[15] <= <GND>
address[16] <= <GND>
address[17] <= <GND>
address[18] <= <GND>
address[19] <= <GND>
address[20] <= <GND>
address[21] <= <GND>
address[22] <= <GND>
address[23] <= <GND>
address[24] <= <GND>
address[25] <= <GND>
address[26] <= <GND>
address[27] <= <GND>
address[28] <= <GND>
address[29] <= <GND>
address[30] <= <GND>
address[31] <= <GND>
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
datain[14] => datain[14].IN1
datain[15] => datain[15].IN1
datain[16] => ~NO_FANOUT~
datain[17] => ~NO_FANOUT~
datain[18] => ~NO_FANOUT~
datain[19] => ~NO_FANOUT~
datain[20] => ~NO_FANOUT~
datain[21] => ~NO_FANOUT~
datain[22] => ~NO_FANOUT~
datain[23] => ~NO_FANOUT~
datain[24] => ~NO_FANOUT~
datain[25] => ~NO_FANOUT~
datain[26] => ~NO_FANOUT~
datain[27] => ~NO_FANOUT~
datain[28] => ~NO_FANOUT~
datain[29] => ~NO_FANOUT~
datain[30] => ~NO_FANOUT~
datain[31] => ~NO_FANOUT~
hex0[0] <= hex_decoder:hex0_inst.out_n
hex0[1] <= hex_decoder:hex0_inst.out_n
hex0[2] <= hex_decoder:hex0_inst.out_n
hex0[3] <= hex_decoder:hex0_inst.out_n
hex0[4] <= hex_decoder:hex0_inst.out_n
hex0[5] <= hex_decoder:hex0_inst.out_n
hex0[6] <= hex_decoder:hex0_inst.out_n
hex1[0] <= hex_decoder:hex1_inst.out_n
hex1[1] <= hex_decoder:hex1_inst.out_n
hex1[2] <= hex_decoder:hex1_inst.out_n
hex1[3] <= hex_decoder:hex1_inst.out_n
hex1[4] <= hex_decoder:hex1_inst.out_n
hex1[5] <= hex_decoder:hex1_inst.out_n
hex1[6] <= hex_decoder:hex1_inst.out_n
hex2[0] <= hex_decoder:hex2_inst.out_n
hex2[1] <= hex_decoder:hex2_inst.out_n
hex2[2] <= hex_decoder:hex2_inst.out_n
hex2[3] <= hex_decoder:hex2_inst.out_n
hex2[4] <= hex_decoder:hex2_inst.out_n
hex2[5] <= hex_decoder:hex2_inst.out_n
hex2[6] <= hex_decoder:hex2_inst.out_n
hex3[0] <= hex_decoder:hex3_inst.out_n
hex3[1] <= hex_decoder:hex3_inst.out_n
hex3[2] <= hex_decoder:hex3_inst.out_n
hex3[3] <= hex_decoder:hex3_inst.out_n
hex3[4] <= hex_decoder:hex3_inst.out_n
hex3[5] <= hex_decoder:hex3_inst.out_n
hex3[6] <= hex_decoder:hex3_inst.out_n


|Project_5|memdisplay:memdisplay_inst|hex_decoder:hex3_inst
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out_n[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|memdisplay:memdisplay_inst|hex_decoder:hex2_inst
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out_n[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|memdisplay:memdisplay_inst|hex_decoder:hex1_inst
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out_n[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|memdisplay:memdisplay_inst|hex_decoder:hex0_inst
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out_n[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out_n[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out_n[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out_n[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out_n[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out_n[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out_n[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|multiplexer:mux_pcsrc
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|multiplexer:mux_regsrc1
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|multiplexer:mux_regsrc2
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s[0] <= full_adder:fa0.s
s[1] <= full_adder:fa1.s
s[2] <= full_adder:fa2.s
s[3] <= full_adder:fa3.s
s[4] <= full_adder:fa4.s
s[5] <= full_adder:fa5.s
s[6] <= full_adder:fa6.s
s[7] <= full_adder:fa7.s
s[8] <= full_adder:fa8.s
s[9] <= full_adder:fa9.s
s[10] <= full_adder:fa10.s
s[11] <= full_adder:fa11.s
s[12] <= full_adder:fa12.s
s[13] <= full_adder:fa13.s
s[14] <= full_adder:fa14.s
s[15] <= full_adder:fa15.s
s[16] <= full_adder:fa16.s
s[17] <= full_adder:fa17.s
s[18] <= full_adder:fa18.s
s[19] <= full_adder:fa19.s
s[20] <= full_adder:fa20.s
s[21] <= full_adder:fa21.s
s[22] <= full_adder:fa22.s
s[23] <= full_adder:fa23.s
s[24] <= full_adder:fa24.s
s[25] <= full_adder:fa25.s
s[26] <= full_adder:fa26.s
s[27] <= full_adder:fa27.s
s[28] <= full_adder:fa28.s
s[29] <= full_adder:fa29.s
s[30] <= full_adder:fa30.s
s[31] <= full_adder:fa31.s


|Project_5|adder:adder_pcplus4|full_adder:fa0
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa1
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa2
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa3
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa4
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa5
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa6
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa7
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa8
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa9
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa10
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa11
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa12
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa13
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa14
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa15
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa16
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa17
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa18
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa19
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa20
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa21
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa22
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa23
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa24
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa25
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa26
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa27
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa28
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa29
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa30
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus4|full_adder:fa31
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
s[0] <= full_adder:fa0.s
s[1] <= full_adder:fa1.s
s[2] <= full_adder:fa2.s
s[3] <= full_adder:fa3.s
s[4] <= full_adder:fa4.s
s[5] <= full_adder:fa5.s
s[6] <= full_adder:fa6.s
s[7] <= full_adder:fa7.s
s[8] <= full_adder:fa8.s
s[9] <= full_adder:fa9.s
s[10] <= full_adder:fa10.s
s[11] <= full_adder:fa11.s
s[12] <= full_adder:fa12.s
s[13] <= full_adder:fa13.s
s[14] <= full_adder:fa14.s
s[15] <= full_adder:fa15.s
s[16] <= full_adder:fa16.s
s[17] <= full_adder:fa17.s
s[18] <= full_adder:fa18.s
s[19] <= full_adder:fa19.s
s[20] <= full_adder:fa20.s
s[21] <= full_adder:fa21.s
s[22] <= full_adder:fa22.s
s[23] <= full_adder:fa23.s
s[24] <= full_adder:fa24.s
s[25] <= full_adder:fa25.s
s[26] <= full_adder:fa26.s
s[27] <= full_adder:fa27.s
s[28] <= full_adder:fa28.s
s[29] <= full_adder:fa29.s
s[30] <= full_adder:fa30.s
s[31] <= full_adder:fa31.s


|Project_5|adder:adder_pcplus8|full_adder:fa0
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa1
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa2
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa3
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa4
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa5
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa6
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa7
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa8
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa9
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa10
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa11
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa12
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa13
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa14
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa15
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa16
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa17
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa18
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa19
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa20
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa21
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa22
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa23
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa24
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa25
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa26
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa27
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa28
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa29
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa30
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|adder:adder_pcplus8|full_adder:fa31
a => net1.IN0
b => net1.IN1
c_in => comb.IN1
s <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|multiplexer:mux_srcb
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|Project_5|multiplexer:mux_readdata
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


