0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sim_1/new/MULTIPLIER_UNIT_TB.vhd,1739720346,vhdl,,,,multiplier_unit_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sources_1/ip/xbip_dsp48_macro_0/sim/xbip_dsp48_macro_0.vhd,1739718137,vhdl,,,,xbip_dsp48_macro_0,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sources_1/new/MULTIPLIER_UNIT.vhd,1739718137,vhdl,,,,multiplier_unit,,,,,,,,
