
*** Running vivado
    with args -log system_ConstantIP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ConstantIP_0_1.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_ConstantIP_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 394.191 ; gain = 66.434
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_ConstantIP_0_1
Command: synth_design -top system_ConstantIP_0_1 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39664
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1216.488 ; gain = 408.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_ConstantIP_0_1' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_ConstantIP_0_1/synth/system_ConstantIP_0_1.v:53]
INFO: [Synth 8-638] synthesizing module 'ConstantIP' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Logic.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ConstantIP' (0#1) [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Logic.vhd:59]
INFO: [Synth 8-6155] done synthesizing module 'system_ConstantIP_0_1' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_ConstantIP_0_1/synth/system_ConstantIP_0_1.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.938 ; gain = 502.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.938 ; gain = 502.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1309.938 ; gain = 502.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1331.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1331.570 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3330] design system_ConstantIP_0_1 has an empty top module
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[31] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[30] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[29] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[28] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[27] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[26] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[25] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[24] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[23] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[22] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[21] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[20] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[19] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[18] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[17] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[16] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[15] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[14] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[13] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[12] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[11] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[10] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[9] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[8] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[7] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[6] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[5] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[4] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[3] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[2] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[1] driven by constant 0
INFO: [Synth 8-3917] design system_ConstantIP_0_1 has port D[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1331.570 ; gain = 502.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 1331.570 ; gain = 523.734
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1331.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1342.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f07183b4
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:55 . Memory (MB): peak = 1348.109 ; gain = 918.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_ConstantIP_0_1_synth_1/system_ConstantIP_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_ConstantIP_0_1, cache-ID = 16f27d80565d1246
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_ConstantIP_0_1_synth_1/system_ConstantIP_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ConstantIP_0_1_utilization_synth.rpt -pb system_ConstantIP_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 12:57:05 2023...
