Analysis & Synthesis report for monochr
Tue Dec 01 13:53:19 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_8mc1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |monochr
 17. Parameter Settings for User Entity Instance: pzs_test:COMP_CCD
 18. Parameter Settings for User Entity Instance: usb:COMP_USB
 19. Parameter Settings for User Entity Instance: true_dpram_sclk:COMP_RAM
 20. Parameter Settings for Inferred Entity Instance: true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "true_dpram_sclk:COMP_RAM"
 23. Port Connectivity Checks: "usb:COMP_USB"
 24. Port Connectivity Checks: "pzs_test:COMP_CCD"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 01 13:53:19 2020      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; monochr                                    ;
; Top-level Entity Name              ; monochr                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 366                                        ;
;     Total combinational functions  ; 342                                        ;
;     Dedicated logic registers      ; 200                                        ;
; Total registers                    ; 200                                        ;
; Total pins                         ; 38                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 65,728                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; monochr            ; monochr            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; source/usb.vhd                   ; yes             ; User VHDL File               ; C:/TIM/Project/monochr/altera/source/usb.vhd                                        ;         ;
; source/pzs_test.vhd              ; yes             ; User VHDL File               ; C:/TIM/Project/monochr/altera/source/pzs_test.vhd                                   ;         ;
; source/monochr.vhd               ; yes             ; User VHDL File               ; C:/TIM/Project/monochr/altera/source/monochr.vhd                                    ;         ;
; source/true_dpram_sclk.vhd       ; yes             ; User VHDL File               ; C:/TIM/Project/monochr/altera/source/true_dpram_sclk.vhd                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal141.inc                   ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/aglobal141.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/program files (x86)/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8mc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/TIM/Project/monochr/altera/db/altsyncram_8mc1.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 366            ;
;                                             ;                ;
; Total combinational functions               ; 342            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 126            ;
;     -- 3 input functions                    ; 53             ;
;     -- <=2 input functions                  ; 163            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 206            ;
;     -- arithmetic mode                      ; 136            ;
;                                             ;                ;
; Total registers                             ; 200            ;
;     -- Dedicated logic registers            ; 200            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 38             ;
; Total memory bits                           ; 65728          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clk50Mhz~input ;
; Maximum fan-out                             ; 143            ;
; Total fan-out                               ; 2213           ;
; Average fan-out                             ; 3.44           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |monochr                                  ; 342 (1)           ; 200 (0)      ; 65728       ; 0            ; 0       ; 0         ; 38   ; 0            ; |monochr                                                                              ; work         ;
;    |pzs_test:COMP_CCD|                    ; 274 (274)         ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monochr|pzs_test:COMP_CCD                                                            ; work         ;
;    |true_dpram_sclk:COMP_RAM|             ; 0 (0)             ; 0 (0)        ; 65728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |monochr|true_dpram_sclk:COMP_RAM                                                     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 65728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |monochr|true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0                                ; work         ;
;          |altsyncram_8mc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 65728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |monochr|true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_8mc1:auto_generated ; work         ;
;    |usb:COMP_USB|                         ; 67 (67)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |monochr|usb:COMP_USB                                                                 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_8mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4108         ; 16           ; 4108         ; 16           ; 65728 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+------------------------------------------------------+----------------------------------------------------+
; Register name                                        ; Reason for Removal                                 ;
+------------------------------------------------------+----------------------------------------------------+
; usb:COMP_USB|oe                                      ; Stuck at VCC due to stuck port data_in             ;
; usb:COMP_USB|rd                                      ; Stuck at VCC due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end[31]                   ; Merged with pzs_test:COMP_CCD|line_pos_end[0]      ;
; pzs_test:COMP_CCD|line_pos_start[0,31]               ; Merged with pzs_test:COMP_CCD|line_pos_end[0]      ;
; pzs_test:COMP_CCD|line_pos_end[3]                    ; Merged with pzs_test:COMP_CCD|line_pos_end[12]     ;
; pzs_test:COMP_CCD|line_pos_start[1,2,11]             ; Merged with pzs_test:COMP_CCD|line_pos_end[12]     ;
; pzs_test:COMP_CCD|line_pos_end[1]                    ; Merged with pzs_test:COMP_CCD|line_pos_end[11]     ;
; pzs_test:COMP_CCD|line_pos_end_reg[4..10,13..31]     ; Merged with pzs_test:COMP_CCD|line_pos_end_reg[0]  ;
; pzs_test:COMP_CCD|line_pos_start_reg[0,3..10,12..31] ; Merged with pzs_test:COMP_CCD|line_pos_end_reg[0]  ;
; pzs_test:COMP_CCD|line_pos_end_reg[3]                ; Merged with pzs_test:COMP_CCD|line_pos_end_reg[12] ;
; pzs_test:COMP_CCD|line_pos_start_reg[1,2,11]         ; Merged with pzs_test:COMP_CCD|line_pos_end_reg[12] ;
; pzs_test:COMP_CCD|line_pos_end_reg[1]                ; Merged with pzs_test:COMP_CCD|line_pos_end_reg[11] ;
; pzs_test:COMP_CCD|line_pos_end[4..9,13..30]          ; Merged with pzs_test:COMP_CCD|line_pos_end[10]     ;
; pzs_test:COMP_CCD|line_pos_start[3..10,12..30]       ; Merged with pzs_test:COMP_CCD|line_pos_end[10]     ;
; pzs_test:COMP_CCD|line_pos_end_reg[0]                ; Stuck at GND due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end[10]                   ; Stuck at GND due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end_reg[12]               ; Stuck at GND due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end[12]                   ; Stuck at GND due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end_reg[2,11]             ; Stuck at VCC due to stuck port data_in             ;
; pzs_test:COMP_CCD|shut_reg                           ; Stuck at VCC due to stuck port data_in             ;
; pzs_test:COMP_CCD|line_pos_end[2,11]                 ; Merged with pzs_test:COMP_CCD|line_pos_end[0]      ;
; pzs_test:COMP_CCD|count_data[13..31]                 ; Lost fanout                                        ;
; Total Number of Removed Registers = 149              ;                                                    ;
+------------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                     ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; pzs_test:COMP_CCD|count_data[31]      ; Lost Fanouts              ; pzs_test:COMP_CCD|count_data[30], pzs_test:COMP_CCD|count_data[29],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[28], pzs_test:COMP_CCD|count_data[27],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[26], pzs_test:COMP_CCD|count_data[25],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[24], pzs_test:COMP_CCD|count_data[23],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[22], pzs_test:COMP_CCD|count_data[21],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[20], pzs_test:COMP_CCD|count_data[19],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[18], pzs_test:COMP_CCD|count_data[17],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[16], pzs_test:COMP_CCD|count_data[15],         ;
;                                       ;                           ; pzs_test:COMP_CCD|count_data[14], pzs_test:COMP_CCD|count_data[13]          ;
; pzs_test:COMP_CCD|line_pos_end_reg[0] ; Stuck at GND              ; pzs_test:COMP_CCD|line_pos_end[10], pzs_test:COMP_CCD|line_pos_end_reg[12], ;
;                                       ; due to stuck port data_in ; pzs_test:COMP_CCD|line_pos_end[12], pzs_test:COMP_CCD|line_pos_end_reg[11], ;
;                                       ;                           ; pzs_test:COMP_CCD|line_pos_end_reg[2]                                       ;
+---------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 200   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 47    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 187   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pzs_test:COMP_CCD|clk_reg              ; 14      ;
; pzs_test:COMP_CCD|rog_reg              ; 2       ;
; usb:COMP_USB|wr                        ; 2       ;
; pzs_test:COMP_CCD|line_pos_end[0]      ; 4       ;
; pzs_test:COMP_CCD|ram_addr[0]          ; 2       ;
; usb:COMP_USB|ram_addr[0]               ; 1       ;
; pzs_test:COMP_CCD|count_data[0]        ; 3       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+-------------------------------------+------------------------------------+------+
; Register Name                       ; Megafunction                       ; Type ;
+-------------------------------------+------------------------------------+------+
; true_dpram_sclk:COMP_RAM|q_b[0..15] ; true_dpram_sclk:COMP_RAM|ram_rtl_0 ; RAM  ;
+-------------------------------------+------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|count_start_seq[21] ;
; 6:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |monochr|usb:COMP_USB|count[21]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |monochr|usb:COMP_USB|count[0]                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |monochr|usb:COMP_USB|data[6]~reg0             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|data_out[5]         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|data_out[12]        ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|ram_addr[8]         ;
; 7:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|count_data[30]      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |monochr|pzs_test:COMP_CCD|data_out[8]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |monochr|pzs_test:COMP_CCD|count_data[0]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0|altsyncram_8mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |monochr ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; LINE_SIZE      ; 2054  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pzs_test:COMP_CCD ;
+-----------------+------------------+---------------------------+
; Parameter Name  ; Value            ; Type                      ;
+-----------------+------------------+---------------------------+
; ccd_clk_divider ; 4                ; Signed Integer            ;
; line_size       ; 2054             ; Signed Integer            ;
; SHUTTER         ; 40               ; Signed Integer            ;
; EXPOSURE        ; 20               ; Signed Integer            ;
; ROG_START       ; 10               ; Signed Integer            ;
; ROG_END         ; 10               ; Signed Integer            ;
; DUM1            ; 66               ; Signed Integer            ;
; DATA            ; 4096             ; Signed Integer            ;
; DUM2            ; 12               ; Signed Integer            ;
; LINE_END        ; 4                ; Signed Integer            ;
; SEQUENCE_0      ; 1                ; Signed Integer            ;
; SEQUENCE_1      ; 2                ; Signed Integer            ;
; SEQUENCE_2      ; 3                ; Signed Integer            ;
; TRIGGER_ACTIVE  ; '0'              ; Enumerated                ;
; START_SEQUENCE1 ; 0000000000000011 ; Unsigned Binary           ;
; START_SEQUENCE2 ; 0000000001111111 ; Unsigned Binary           ;
; START_SEQUENCE3 ; 0000000011000001 ; Unsigned Binary           ;
; END_SEQUENCE1   ; 0000000001011100 ; Unsigned Binary           ;
; END_SEQUENCE2   ; 0000000010000000 ; Unsigned Binary           ;
; END_SEQUENCE3   ; 0000111100111110 ; Unsigned Binary           ;
+-----------------+------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: usb:COMP_USB ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; TIMING_START   ; 0     ; Signed Integer                   ;
; TIMING_MSB     ; 1     ; Signed Integer                   ;
; TIMING_LSB     ; 2     ; Signed Integer                   ;
; TIMING_END     ; 3     ; Signed Integer                   ;
; line_size      ; 2054  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: true_dpram_sclk:COMP_RAM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; d_word         ; 16    ; Signed Integer                               ;
; size           ; 4108  ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Untyped                            ;
; WIDTHAD_A                          ; 13                   ; Untyped                            ;
; NUMWORDS_A                         ; 4108                 ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 16                   ; Untyped                            ;
; WIDTHAD_B                          ; 13                   ; Untyped                            ;
; NUMWORDS_B                         ; 4108                 ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_8mc1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 4108                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 16                                            ;
;     -- NUMWORDS_B                         ; 4108                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "true_dpram_sclk:COMP_RAM"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "usb:COMP_USB"                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_addr[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; command_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pzs_test:COMP_CCD"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_addr[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ccd_ready        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 200                         ;
;     ENA               ; 116                         ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 39                          ;
;     SLD               ; 8                           ;
;     plain             ; 5                           ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 345                         ;
;     arith             ; 136                         ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 209                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 126                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 4.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue Dec 01 13:53:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off monochr -c monochr
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file source/usb.vhd
    Info (12022): Found design unit 1: usb-usb
    Info (12023): Found entity 1: usb
Info (12021): Found 2 design units, including 1 entities, in source file source/pzs_test.vhd
    Info (12022): Found design unit 1: pzs_test-pzs_test
    Info (12023): Found entity 1: pzs_test
Info (12021): Found 2 design units, including 1 entities, in source file source/monochr.vhd
    Info (12022): Found design unit 1: monochr-monochr
    Info (12023): Found entity 1: monochr
Info (12021): Found 2 design units, including 1 entities, in source file source/true_dpram_sclk.vhd
    Info (12022): Found design unit 1: true_dpram_sclk-rtl
    Info (12023): Found entity 1: true_dpram_sclk
Info (12127): Elaborating entity "monochr" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at monochr.vhd(27): used explicit default value for signal "ccd_shsw" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at monochr.vhd(38): used explicit default value for signal "usb_siwua" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at monochr.vhd(42): used explicit default value for signal "r_scl" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at monochr.vhd(133): object "ccd_ready_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at monochr.vhd(138): object "pc_trig_reg" assigned a value but never read
Info (12128): Elaborating entity "pzs_test" for hierarchy "pzs_test:COMP_CCD"
Warning (10540): VHDL Signal Declaration warning at pzs_test.vhd(75): used explicit default value for signal "ccd_lines_number" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at pzs_test.vhd(115): signal "ccd_lines_number" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at pzs_test.vhd(122): signal "trigger_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "usb" for hierarchy "usb:COMP_USB"
Warning (10541): VHDL Signal Declaration warning at usb.vhd(34): used implicit default value for signal "command_reg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at usb.vhd(42): object "read_delay_reg" assigned a value but never read
Info (12128): Elaborating entity "true_dpram_sclk" for hierarchy "true_dpram_sclk:COMP_RAM"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "true_dpram_sclk:COMP_RAM|ram" is uninferred due to asynchronous read logic
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "true_dpram_sclk:COMP_RAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4108
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 4108
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "true_dpram_sclk:COMP_RAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4108"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4108"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8mc1.tdf
    Info (12023): Found entity 1: altsyncram_8mc1
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "usb_data[7]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "r_sda" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "usb_data[7]" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "usb_data[0]~synth"
    Warning (13010): Node "usb_data[1]~synth"
    Warning (13010): Node "usb_data[2]~synth"
    Warning (13010): Node "usb_data[3]~synth"
    Warning (13010): Node "usb_data[4]~synth"
    Warning (13010): Node "usb_data[5]~synth"
    Warning (13010): Node "usb_data[6]~synth"
    Warning (13010): Node "usb_data[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ccd_shut" is stuck at GND
    Warning (13410): Pin "ccd_shsw" is stuck at GND
    Warning (13410): Pin "usb_oe" is stuck at VCC
    Warning (13410): Pin "usb_rd" is stuck at VCC
    Warning (13410): Pin "usb_siwua" is stuck at VCC
    Warning (13410): Pin "r_scl" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 19 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "adc_data_in[0]"
    Warning (15610): No output dependent on input pin "adc_data_in[1]"
    Warning (15610): No output dependent on input pin "adc_data_in[2]"
    Warning (15610): No output dependent on input pin "adc_data_in[3]"
    Warning (15610): No output dependent on input pin "adc_data_in[4]"
    Warning (15610): No output dependent on input pin "adc_data_in[5]"
    Warning (15610): No output dependent on input pin "adc_data_in[6]"
    Warning (15610): No output dependent on input pin "adc_data_in[7]"
    Warning (15610): No output dependent on input pin "adc_data_in[8]"
    Warning (15610): No output dependent on input pin "adc_data_in[9]"
    Warning (15610): No output dependent on input pin "adc_data_in[10]"
    Warning (15610): No output dependent on input pin "adc_data_in[11]"
    Warning (15610): No output dependent on input pin "adc_otr"
    Warning (15610): No output dependent on input pin "trigger_start"
    Warning (15610): No output dependent on input pin "usb_rxf"
Info (21057): Implemented 450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 10 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 396 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Tue Dec 01 13:53:19 2020
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:21


