<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: lime::FPGA::FPGA_PLL_clock Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Classes</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d5/d6c/namespacelime.html">lime</a></li><li class="navelem"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a></li><li class="navelem"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../d8/d50/structlime_1_1FPGA_1_1FPGA__PLL__clock-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">lime::FPGA::FPGA_PLL_clock Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for lime::FPGA::FPGA_PLL_clock:</div>
<div class="dyncontent">
<div class="center"><img src="../../d2/d33/structlime_1_1FPGA_1_1FPGA__PLL__clock__coll__graph.png" border="0" usemap="#lime_1_1FPGA_1_1FPGA__PLL__clock_coll__map" alt="Collaboration graph"/></div>
<map name="lime_1_1FPGA_1_1FPGA__PLL__clock_coll__map" id="lime_1_1FPGA_1_1FPGA__PLL__clock_coll__map">
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a979068589886ec82c534c3567bf35abc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a979068589886ec82c534c3567bf35abc">FPGA_PLL_clock</a> ()</td></tr>
<tr class="separator:a979068589886ec82c534c3567bf35abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae4722a65d9832c290437d41ff2b1b4df"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a></td></tr>
<tr class="separator:ae4722a65d9832c290437d41ff2b1b4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7685c7ae1c138cb57689c48040a87a43"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a></td></tr>
<tr class="separator:a7685c7ae1c138cb57689c48040a87a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a10016fee0096abad163e30e61104b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a></td></tr>
<tr class="separator:a80a10016fee0096abad163e30e61104b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac69f4de6cd1d14739b8c09e8a9d70e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a></td></tr>
<tr class="separator:a7ac69f4de6cd1d14739b8c09e8a9d70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7956e85e50759f0ac10d5bfab2f7b3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a></td></tr>
<tr class="separator:abc7956e85e50759f0ac10d5bfab2f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c47b512688f319569b8379edcb993b"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">rd_actualFrequency</a></td></tr>
<tr class="separator:a50c47b512688f319569b8379edcb993b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00030">30</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a979068589886ec82c534c3567bf35abc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">lime::FPGA::FPGA_PLL_clock::FPGA_PLL_clock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00032">32</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00340">index</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a7ac69f4de6cd1d14739b8c09e8a9d70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool lime::FPGA::FPGA_PLL_clock::bypass</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00042">42</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>.</p>

</div>
</div>
<a class="anchor" id="abc7956e85e50759f0ac10d5bfab2f7b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool lime::FPGA::FPGA_PLL_clock::findPhase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">43</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00644">lime::FPGA::SetInterfaceFreq()</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a80a10016fee0096abad163e30e61104b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t lime::FPGA::FPGA_PLL_clock::index</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">41</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, <a class="el" href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">lime::FPGA_Q::SetInterfaceFreq()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00603">lime::FPGA::SetInterfaceFreq()</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="ae4722a65d9832c290437d41ff2b1b4df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double lime::FPGA::FPGA_PLL_clock::outFrequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">39</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, <a class="el" href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">lime::FPGA_Q::SetInterfaceFreq()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00603">lime::FPGA::SetInterfaceFreq()</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a7685c7ae1c138cb57689c48040a87a43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double lime::FPGA::FPGA_PLL_clock::phaseShift_deg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">40</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, <a class="el" href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">lime::FPGA_Q::SetInterfaceFreq()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00603">lime::FPGA::SetInterfaceFreq()</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>.</p>

</div>
</div>
<a class="anchor" id="a50c47b512688f319569b8379edcb993b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double lime::FPGA::FPGA_PLL_clock::rd_actualFrequency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00044">44</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">lime::FPGA::SetPllFrequency()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 23 2018 14:09:23 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
