0.7
v2020.3.0
Apr  7 2021
05:52:48
G:/learn_verilog/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1617756343,verilog,,,,glbl,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/D_flipflop.v,1647181960,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/D_latch.v,,D_flipflop,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/D_latch.v,1647062558,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch.v,,D_latch,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/JK_flipflop.v,1647062778,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch.v,,JK_flipflop,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch.v,1647060870,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch_gated.v,,SR_latch,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/SR_latch_gated.v,1647062517,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/add_sub_8.v,,SR_latch_gated,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/add_sub_8.v,1647074063,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder.v,,add_sub_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder.v,1646908857,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder_8.v,,adder,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/adder_8.v,1646907828,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comp_8.v,,adder_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/b2g.v,1646921577,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/b2g_8.v,,b2g,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/b2g_8.v,1646922684,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,b2g_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comp_8.v,1646915753,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comparator.v,,comp_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/comparator.v,1646915747,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/gcd.v,,comparator,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/counter_8.v,1647062376,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,counter_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/decoder.v,1646916392,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/decoder3_8.v,,decoder,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/decoder3_8.v,1646916561,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,decoder3_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/demux.v,1646920637,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/demux3_8.v,,demux,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/demux3_8.v,1646920764,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,demux3_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/edge_detector.v,1647053657,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,edge_detector,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/encoder.v,1646918676,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/encoder8_3.v,,encoder,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/encoder8_3.v,1646918851,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,encoder8_3,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/freq_divider.v,1647055992,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux.v,,freq_divider,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/gcd.v,1649835321,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/ha.v,,gcd,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/ha.v,1646908655,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v,,ha,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/modular.v,1649833703,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux_2_8bit.v,,modular,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux.v,1646919581,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux3_8.v,,mux,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux2_8bit.v,1649337471,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,mux2_8bit,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux3_8.v,1646919803,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,mux3_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/mux_2_8bit.v,1649338655,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/pulse_generator.v,,mux_2_8bit,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/parity_odd.v,1646923261,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,parity_odd,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/pulse_generator.v,1649331057,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/reg_8.v,,pulse_generator,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/reg_8.v,1649833350,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/register_8.v,,reg_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/register_8.v,1647074294,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,register_8,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/shift_reg.v,1647220537,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,shift_reg,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/shift_reg16_p2s.v,1650278926,verilog,,G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,,shift_reg16_p2s,,,,,,,,
G:/learn_verilog/project_2/project_2.srcs/sources_1/new/test1.v,1650278635,verilog,,,,test1,,,,,,,,
