Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 23:41:23 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                2.20e-02    0.117 1.58e+07    0.154 100.0
  UART_TX (UART_TX_test_1)             1.02e-03 6.52e-03 7.35e+05 8.28e-03   5.4
    DUT3 (MUX_test_1)                  2.29e-04 3.84e-04 2.48e+04 6.38e-04   0.4
    DUT2 (parity_Calc_WIDTH8_test_1)   3.89e-05 1.98e-03 3.06e+05 2.32e-03   1.5
    DUT1 (FSM_test_1)                  2.19e-04 9.75e-04 9.51e+04 1.29e-03   0.8
    DUT0 (serializer_WIDTH8_test_1)    1.51e-04 3.15e-03 3.04e+05 3.61e-03   2.3
  UART_RX (UART_RX_test_1)             1.66e-03 9.82e-03 1.44e+06 1.29e-02   8.4
    DUT6 (deserializer_test_1)         1.85e-04 3.35e-03 2.94e+05 3.83e-03   2.5
    DUT5 (stop_check_test_1)           6.40e-06 2.04e-04 2.15e+04 2.32e-04   0.2
    DUT4 (start_check_test_1)          7.98e-07 2.11e-04 2.28e+04 2.35e-04   0.2
    DUT3 (parity_check_test_1)         4.06e-05 5.56e-04 1.32e+05 7.29e-04   0.5
    DUT2 (data_sampling_test_1)        2.21e-04 1.23e-03 3.61e+05 1.82e-03   1.2
    DUT1 (counter_test_1)              4.82e-04 2.92e-03 3.69e+05 3.78e-03   2.4
    DUT0 (fsm_test_1)                  2.53e-04 1.31e-03 2.34e+05 1.79e-03   1.2
  PULSE_GEN (PULSE_GEN_test_1)         1.02e-05 5.40e-04 3.30e+04 5.83e-04   0.4
  FIFO (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4_test_1)
                                       1.99e-03 3.23e-02 3.08e+06 3.74e-02  24.2
    DUT4 (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4_test_1)
                                       1.09e-03 2.23e-02 1.98e+06 2.53e-02  16.4
    DUT3 (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4_test_1)
                                       1.36e-04 3.47e-03 4.35e+05 4.04e-03   2.6
    DUT2 (FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4_test_1)
                                       1.12e-04 3.27e-03 4.39e+05 3.82e-03   2.5
    DUT1 (DF_SYNC_ADDRESS_WIDTH4_test_1)
                                       1.86e-06 1.63e-03 1.09e+05 1.75e-03   1.1
    DUT0 (DF_SYNC_ADDRESS_WIDTH4_test_0)
                                       2.01e-06 1.63e-03 1.09e+05 1.74e-03   1.1
  CLK_DIV_2 (Clk_Div_WIDTH8_test_1)    2.64e-04 2.92e-03 5.93e+05 3.78e-03   2.4
    add_46 (Clk_Div_WIDTH8_1_DW01_inc_0)
                                       1.18e-05 7.12e-05 9.77e+04 1.81e-04   0.1
  CLK_DIV_1 (Clk_Div_WIDTH8_test_0)    1.75e-04 2.76e-03 6.05e+05 3.54e-03   2.3
    add_46 (Clk_Div_WIDTH8_0_DW01_inc_0)
                                       1.41e-05 5.06e-05 9.75e+04 1.62e-04   0.1
  CLK_DIV_MUX (CLK_DIV_MUX)            2.40e-05 2.17e-05 4.48e+04 9.05e-05   0.1
  ALU (ALU_OPERAND_WIDTH8_FUN_WIDTH4_test_1)
                                       3.32e-04 1.61e-02 4.31e+06 2.07e-02  13.4
    mult_42 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0)
                                       7.02e-05 7.56e-05 1.65e+06 1.80e-03   1.2
    add_30 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                       5.65e-06 5.73e-05 2.06e+05 2.69e-04   0.2
    sub_36 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                       8.59e-06 6.35e-05 2.48e+05 3.20e-04   0.2
    div_48 (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                       8.89e-05 3.49e-04 1.25e+06 1.68e-03   1.1
  CLK_GATE (CLK_GATE)                  1.84e-03 2.69e-03 3.72e+04 4.56e-03   3.0
  Reg_file (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4_test_1)
                                       3.44e-03 3.06e-02 3.65e+06 3.77e-02  24.4
  RST_SYNC_2 (RST_SYNC_NUM_STAGES2_test_1)
                                       8.62e-06 8.49e-04 4.31e+04 9.01e-04   0.6
  RST_SYNC_1 (RST_SYNC_NUM_STAGES2_test_0)
                                       1.04e-05 8.54e-04 4.31e+04 9.07e-04   0.6
  SYS_CTRL (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16_test_1)
                                       6.30e-04 5.94e-03 7.56e+05 7.33e-03   4.7
  DATA_SYNC (DATA_SYNC_BUS_WIDTH8_test_1)
                                       2.86e-04 3.14e-03 2.30e+05 3.66e-03   2.4
  U6_mux2X1 (mux2X1_5)                 9.90e-06 4.29e-05 1.28e+04 6.57e-05   0.0
  U5_mux2X1 (mux2X1_6)                 9.90e-06 4.29e-05 1.28e+04 6.56e-05   0.0
  U4_mux2X1 (mux2X1_0)                 8.89e-05 4.72e-05 1.15e+04 1.48e-04   0.1
  U3_mux2X1 (mux2X1_2)                 1.08e-03 1.96e-04 1.15e+04 1.28e-03   0.8
  U2_mux2X1 (mux2X1_3)                 6.74e-04 1.91e-04 1.15e+04 8.76e-04   0.6
  U1_mux2X1 (mux2X1_4)                 5.73e-04 1.90e-04 1.15e+04 7.75e-04   0.5
  U0_mux2X1 (mux2X1_1)                 5.83e-03 4.19e-04 1.88e+04 6.27e-03   4.1
1
