// Seed: 1473284116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = -1'b0;
  logic id_7;
  assign id_5 = id_4;
  logic id_8;
  ;
  wire  id_9 = id_6, id_10;
  logic id_11 = 1 < !id_2#(.id_11(1));
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wand id_2;
  inout logic [7:0] id_1;
  assign id_1[{-1{1-1}}] = id_1 ? id_1 : 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = 1;
endmodule
