// Seed: 2745813373
module module_0;
  wire id_1;
  pmos #1  (id_2 + "");
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1,
    input  tri id_2
);
  assign id_1 = 1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10, id_11;
  or primCall (id_2, id_3, id_4, id_5, id_9);
  module_0 modCall_1 ();
endmodule
