## 指令集架構
## 計算機暫存器
### 程式記數器
#### Nand2Tetris
<details>
<summary>真值表</summary>

| time | in     | reset | load | inc | out    |
| ---- | ------ | ----- | ---- | --- | ------ |
| 0+   | 0      | 0     | 0    | 0   | 0      |
| 1    | 0      | 0     | 0    | 0   | 0      |
| 1+   | 0      | 0     | 0    | 1   | 0      |
| 2    | 0      | 0     | 0    | 1   | 1      |
| 2+   | -32123 | 0     | 0    | 1   | 1      |
| 3    | -32123 | 0     | 0    | 1   | 2      |
| 3+   | -32123 | 0     | 1    | 1   | 2      |
| 4    | -32123 | 0     | 1    | 1   | -32123 |
| 4+   | -32123 | 0     | 0    | 1   | -32123 |
| 5    | -32123 | 0     | 0    | 1   | -32122 |
| 5+   | -32123 | 0     | 0    | 1   | -32122 |
| 6    | -32123 | 0     | 0    | 1   | -32121 |
| 6+   | 12345  | 0     | 1    | 0   | -32121 |
| 7    | 12345  | 0     | 1    | 0   | 12345  |
| 7+   | 12345  | 1     | 1    | 0   | 12345  |
| 8    | 12345  | 1     | 1    | 0   | 0      |
| 8+   | 12345  | 0     | 1    | 1   | 0      |
| 9    | 12345  | 0     | 1    | 1   | 12345  |
| 9+   | 12345  | 1     | 1    | 1   | 12345  |
| 10   | 12345  | 1     | 1    | 1   | 0      |
| 10+  | 12345  | 0     | 0    | 1   | 0      |
| 11   | 12345  | 0     | 0    | 1   | 1      |
| 11+  | 12345  | 1     | 0    | 1   | 1      |
| 12   | 12345  | 1     | 0    | 1   | 0      |
| 12+  | 0      | 0     | 1    | 1   | 0      |
| 13   | 0      | 0     | 1    | 1   | 0      |
| 13+  | 0      | 0     | 0    | 1   | 0      |
| 14   | 0      | 0     | 0    | 1   | 1      |
| 14+  | 22222  | 1     | 0    | 0   | 1      |
| 15   | 22222  | 1     | 0    | 0   | 0      |

</details>
<details>
<summary>Verilog程式碼</summary>

```verilog
```
</details>

<details>
<summary>Verilog測試檔案</summary>

```verilog
```
</details>

<details>
<summary>HDL 程式碼</summary>

```hdl
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/PC.hdl

/**
 * A 16-bit counter with load and reset control bits.
 * if      (reset[t] == 1) out[t+1] = 0
 * else if (load[t] == 1)  out[t+1] = in[t]
 * else if (inc[t] == 1)   out[t+1] = out[t] + 1  (integer addition)
 * else                    out[t+1] = out[t]
 */

CHIP PC {
    IN in[16],load,inc,reset;
    OUT out[16];

    PARTS:
    // Put your code here:
    Inc16(in=in, out=inc16);
    Mux16(a=inc16, b[0..15]=false, sel=reset, out=muxReset);
    Mux16(a=muxReset, b=in, sel=load, out=muxLoad);
    Mux16(a=out, b=inc16, sel=inc, out=muxInc);
    Register(in=muxInc, load=, out=out);
}

```

</details>
