Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/BUAA/CS/ComputerOrgan/ISE/P1/Extender/test_isim_beh.exe -prj D:/BUAA/CS/ComputerOrgan/ISE/P1/Extender/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/BUAA/CS/ComputerOrgan/ISE/P1/Extender/ext.v" into library work
Analyzing Verilog file "D:/BUAA/CS/ComputerOrgan/ISE/P1/Extender/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 180212 KB
Fuse CPU Usage: 281 ms
Compiling module ext
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable D:/BUAA/CS/ComputerOrgan/ISE/P1/Extender/test_isim_beh.exe
Fuse Memory Usage: 186820 KB
Fuse CPU Usage: 436 ms
