{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 10:42:33 2023 " "Info: Processing started: Fri Nov 10 10:42:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab4 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab4" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "Critical Warning: No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[7\] " "Info: Pin ADDRESS_BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[7] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[6\] " "Info: Pin ADDRESS_BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[6] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[5\] " "Info: Pin ADDRESS_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[4\] " "Info: Pin ADDRESS_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[3\] " "Info: Pin ADDRESS_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[2\] " "Info: Pin ADDRESS_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[1\] " "Info: Pin ADDRESS_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_BUS\[0\] " "Info: Pin ADDRESS_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_BUS[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 512 616 818 528 "ADDRESS_BUS\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[7\] " "Info: Pin AR\[7\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[7] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[6\] " "Info: Pin AR\[6\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[6] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[5\] " "Info: Pin AR\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[4\] " "Info: Pin AR\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[3\] " "Info: Pin AR\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[2\] " "Info: Pin AR\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[1\] " "Info: Pin AR\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR\[0\] " "Info: Pin AR\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AR[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -280 208 384 -264 "AR\[7..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[5\] " "Info: Pin AX\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[4\] " "Info: Pin AX\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[3\] " "Info: Pin AX\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[2\] " "Info: Pin AX\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[1\] " "Info: Pin AX\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AX\[0\] " "Info: Pin AX\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { AX[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 336 800 976 352 "AX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[5\] " "Info: Pin BX\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[4\] " "Info: Pin BX\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[3\] " "Info: Pin BX\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[2\] " "Info: Pin BX\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[1\] " "Info: Pin BX\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BX\[0\] " "Info: Pin BX\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { BX[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 352 800 976 368 "BX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[3\] " "Info: Pin CONTROL_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_BUS[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 536 616 818 552 "CONTROL_BUS\[3..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[2\] " "Info: Pin CONTROL_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_BUS[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 536 616 818 552 "CONTROL_BUS\[3..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[1\] " "Info: Pin CONTROL_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_BUS[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 536 616 818 552 "CONTROL_BUS\[3..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_BUS\[0\] " "Info: Pin CONTROL_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_BUS[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 536 616 818 552 "CONTROL_BUS\[3..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[5\] " "Info: Pin CX\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[4\] " "Info: Pin CX\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[3\] " "Info: Pin CX\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[2\] " "Info: Pin CX\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[1\] " "Info: Pin CX\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CX\[0\] " "Info: Pin CX\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { CX[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 368 800 976 384 "CX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[5\] " "Info: Pin DATA_BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[4\] " "Info: Pin DATA_BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[3\] " "Info: Pin DATA_BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[2\] " "Info: Pin DATA_BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[1\] " "Info: Pin DATA_BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[0\] " "Info: Pin DATA_BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 488 616 793 504 "DATA_BUS\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[5\] " "Info: Pin DR\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[4\] " "Info: Pin DR\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[3\] " "Info: Pin DR\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[2\] " "Info: Pin DR\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[1\] " "Info: Pin DR\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DR\[0\] " "Info: Pin DR\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DR[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -264 208 384 -248 "DR\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[5\] " "Info: Pin DX\[5\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[5] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[4\] " "Info: Pin DX\[4\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[4] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[3\] " "Info: Pin DX\[3\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[3] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[2\] " "Info: Pin DX\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[1\] " "Info: Pin DX\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DX\[0\] " "Info: Pin DX\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { DX[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { 384 800 976 400 "DX\[5..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[2\] " "Info: Pin IR\[2\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { IR[2] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -296 208 384 -280 "IR\[2..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[1\] " "Info: Pin IR\[1\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { IR[1] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -296 208 384 -280 "IR\[2..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR\[0\] " "Info: Pin IR\[0\] not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { IR[0] } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -296 208 384 -280 "IR\[2..0\]" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 59 19 0 } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 59 19 0 } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 59 19 0 } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node control_block:inst16\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_vaj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_vaj.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/cntr_vaj.tdf" 59 19 0 } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "command_memory_block:inst14\|inst3 " "Info: Destination node command_memory_block:inst14\|inst3" {  } { { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_memory_block:inst14|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/apps/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "main_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/main_block.bdf" { { -48 -320 -152 -32 "clk" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "command_memory_block:inst14\|inst3  " "Info: Automatically promoted node command_memory_block:inst14\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "command_memory_block.bdf" "" { Schematic "D:/Projects/Quartus/Lab4/command_memory_block.bdf" { { 248 616 680 296 "inst3" "" } } } } { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_memory_block:inst14|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_block:inst16\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_t7i:auto_generated\|op_1~33  " "Info: Automatically promoted node control_block:inst16\|lpm_add_sub0:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_t7i:auto_generated\|op_1~33 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/Quartus/Lab4/" 0 { } { { 0 { 0 ""} 0 419 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 0 59 0 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 0 input, 59 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.470 ns memory register " "Info: Estimated most critical path is memory to register delay of 4.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a3~porta_address_reg7 1 MEM M4K_X20_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|ram_block1a3~porta_address_reg7'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a3~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[3\] 2 MEM M4K_X20_Y3 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'command_memory_block:inst14\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_v281:auto_generated\|q_a\[3\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a3~porta_address_reg7 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_v281.tdf" "" { Text "D:/Projects/Quartus/Lab4/db/altsyncram_v281.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.154 ns) 2.888 ns data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]~15 3 COMB LAB_X19_Y10 10 " "Info: 3: + IC(0.941 ns) + CELL(0.154 ns) = 2.888 ns; Loc. = LAB_X19_Y10; Fanout = 10; COMB Node = 'data_memory_block:inst17\|lpm_bustri1:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]~15'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[3] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.155 ns) 4.470 ns control_block:inst16\|lpm_dff4:DATA_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LAB_X26_Y2 1 " "Info: 4: + IC(1.427 ns) + CELL(0.155 ns) = 4.470 ns; Loc. = LAB_X26_Y2; Fanout = 1; REG Node = 'control_block:inst16\|lpm_dff4:DATA_REGISTER\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]~15 control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/apps/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.102 ns ( 47.02 % ) " "Info: Total cell delay = 2.102 ns ( 47.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.368 ns ( 52.98 % ) " "Info: Total interconnect delay = 2.368 ns ( 52.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.470 ns" { command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a3~porta_address_reg7 command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[3] data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]~15 control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Warning: Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[7\] 0 " "Info: Pin \"ADDRESS_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[6\] 0 " "Info: Pin \"ADDRESS_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[5\] 0 " "Info: Pin \"ADDRESS_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[4\] 0 " "Info: Pin \"ADDRESS_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[3\] 0 " "Info: Pin \"ADDRESS_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[2\] 0 " "Info: Pin \"ADDRESS_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[1\] 0 " "Info: Pin \"ADDRESS_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS_BUS\[0\] 0 " "Info: Pin \"ADDRESS_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[7\] 0 " "Info: Pin \"AR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[6\] 0 " "Info: Pin \"AR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[5\] 0 " "Info: Pin \"AR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[4\] 0 " "Info: Pin \"AR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[3\] 0 " "Info: Pin \"AR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[2\] 0 " "Info: Pin \"AR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[1\] 0 " "Info: Pin \"AR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AR\[0\] 0 " "Info: Pin \"AR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[5\] 0 " "Info: Pin \"AX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[4\] 0 " "Info: Pin \"AX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[3\] 0 " "Info: Pin \"AX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[2\] 0 " "Info: Pin \"AX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[1\] 0 " "Info: Pin \"AX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AX\[0\] 0 " "Info: Pin \"AX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[5\] 0 " "Info: Pin \"BX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[4\] 0 " "Info: Pin \"BX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[3\] 0 " "Info: Pin \"BX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[2\] 0 " "Info: Pin \"BX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[1\] 0 " "Info: Pin \"BX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BX\[0\] 0 " "Info: Pin \"BX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_BUS\[3\] 0 " "Info: Pin \"CONTROL_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_BUS\[2\] 0 " "Info: Pin \"CONTROL_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_BUS\[1\] 0 " "Info: Pin \"CONTROL_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_BUS\[0\] 0 " "Info: Pin \"CONTROL_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[5\] 0 " "Info: Pin \"CX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[4\] 0 " "Info: Pin \"CX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[3\] 0 " "Info: Pin \"CX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[2\] 0 " "Info: Pin \"CX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[1\] 0 " "Info: Pin \"CX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CX\[0\] 0 " "Info: Pin \"CX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[5\] 0 " "Info: Pin \"DR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[4\] 0 " "Info: Pin \"DR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[3\] 0 " "Info: Pin \"DR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[2\] 0 " "Info: Pin \"DR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[1\] 0 " "Info: Pin \"DR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DR\[0\] 0 " "Info: Pin \"DR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[5\] 0 " "Info: Pin \"DX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[4\] 0 " "Info: Pin \"DX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[3\] 0 " "Info: Pin \"DX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[2\] 0 " "Info: Pin \"DX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[1\] 0 " "Info: Pin \"DX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DX\[0\] 0 " "Info: Pin \"DX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[2\] 0 " "Info: Pin \"IR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[1\] 0 " "Info: Pin \"IR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR\[0\] 0 " "Info: Pin \"IR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 10:42:37 2023 " "Info: Processing ended: Fri Nov 10 10:42:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
