// Seed: 3038762191
module module_0 ();
  wire id_1, id_2;
  assign module_1.id_7 = 0;
  wire id_3;
endmodule : SymbolIdentifier
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri0  id_3
);
  tri id_5, id_6 = id_6.id_2 ^ 1, id_7;
  module_0 modCall_1 ();
  id_8(
      ~id_5
  );
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    output logic   id_0,
    output supply0 id_1
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
  always @(1)
    if (1)
      if (1) id_0 <= id_3 & -1;
      else {-1'b0} <= id_3;
endmodule
