// Seed: 280178181
module module_0 (
    input wire id_0
    , id_4,
    input tri  id_1,
    input wor  id_2
);
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri0 module_1,
    output tri id_8,
    input tri id_9,
    input tri0 id_10
);
  wor id_12;
  module_0(
      id_12, id_6, id_6
  );
  assign id_8 = 1'b0 ? id_9 - id_9 > id_12 * id_7 * 1'b0 : 1'd0 ? {id_12} : 1;
endmodule
