// Seed: 393045315
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  uwire id_7,
    input  uwire id_8,
    input  tri0  id_9,
    output tri   id_10,
    input  tri1  id_11,
    output tri1  id_12,
    input  wire  id_13,
    input  wor   id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wire id_7,
    output supply0 id_8,
    input tri1 id_9,
    output tri0 id_10,
    output tri id_11,
    input tri0 id_12,
    input wand id_13,
    input wor id_14
    , id_22,
    output tri id_15,
    output wand id_16,
    output supply1 id_17,
    output wand id_18,
    input wire id_19,
    output uwire id_20
);
  uwire id_23;
  assign id_23 = 1;
  nor (id_18, id_12, id_2, id_14, id_22, id_4, id_19, id_3, id_7, id_24, id_13);
  tri0 id_24 = id_12;
  module_0(
      id_0,
      id_4,
      id_13,
      id_13,
      id_12,
      id_24,
      id_14,
      id_24,
      id_1,
      id_9,
      id_18,
      id_9,
      id_8,
      id_19,
      id_1
  );
  wire id_25;
  assign id_16 = 1;
endmodule
