// Seed: 1213359831
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  wire id_14;
  module_0(
      id_8, id_11, id_6, id_9, id_5, id_9, id_6, id_14
  );
  assign id_12 = 1;
endmodule
