{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570549119641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570549119651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:38:39 2019 " "Processing started: Tue Oct 08 12:38:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570549119651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549119651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549119651 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1570549121008 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1570549121008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/PC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140549 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/PC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorConstante-arc_somadorConstante " "Found design unit 1: somadorConstante-arc_somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/somadorConstante.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140562 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorConstante " "Found entity 1: somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/somadorConstante.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-comportamentoMuxPc " "Found design unit 1: muxPC-comportamentoMuxPc" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/MuxPC.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140575 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/MuxPC.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arc_ula " "Found design unit 1: ULA-arc_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/ULA.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140588 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/ULA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UCarch " "Found design unit 1: UC-UCarch" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/UC.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140601 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/UC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBancoReg-comportamentoMuxBancoReg " "Found design unit 1: muxBancoReg-comportamentoMuxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/MUXBancoReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140611 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxBancoReg " "Found entity 1: muxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/MUXBancoReg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140625 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/bancoRegistradores.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140636 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/bancoRegistradores.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/ROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140643 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "ROM.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/ROM.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switches-swArch " "Found design unit 1: switches-swArch" {  } { { "switches.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/switches.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140651 ""} { "Info" "ISGN_ENTITY_NAME" "1 switches " "Found entity 1: switches" {  } { { "switches.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/switches.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basetempo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basetempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baseTempo-arch_baseTempo " "Found design unit 1: baseTempo-arch_baseTempo" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140659 ""} { "Info" "ISGN_ENTITY_NAME" "1 baseTempo " "Found entity 1: baseTempo" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-estrutural " "Found design unit 1: relogio-estrutural" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140667 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Decoder_arch " "Found design unit 1: decoder-Decoder_arch" {  } { { "decoder.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/decoder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140674 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-comportamento " "Found design unit 1: display7Seg-comportamento" {  } { { "display7Seg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/display7Seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140683 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/display7Seg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFlag-arch " "Found design unit 1: registerFlag-arch" {  } { { "registerFlag.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/registerFlag.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140694 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFlag " "Found entity 1: registerFlag" {  } { { "registerFlag.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/registerFlag.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570549140694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570549140919 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX6 relogio.vhd(21) " "VHDL Signal Declaration warning at relogio.vhd(21): used explicit default value for signal \"HEX6\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1570549140922 "|relogio"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HEX7 relogio.vhd(21) " "VHDL Signal Declaration warning at relogio.vhd(21): used explicit default value for signal \"HEX7\" because signal was never assigned a value" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1570549140922 "|relogio"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] relogio.vhd(22) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at relogio.vhd(22)" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549140928 "|relogio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif cpu:CPU\|romMif:ROM " "Elaborating entity \"romMif\" for hierarchy \"cpu:CPU\|romMif:ROM\"" {  } { { "cpu.vhd" "ROM" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140953 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content ROM.vhd(29) " "VHDL Signal Declaration warning at ROM.vhd(29): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROM.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/ROM.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570549140955 "|relogio|cpu:CPU|romMif:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC cpu:CPU\|UC:UC " "Elaborating entity \"UC\" for hierarchy \"cpu:CPU\|UC:UC\"" {  } { { "cpu.vhd" "UC" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores cpu:CPU\|bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"cpu:CPU\|bancoRegistradores:BR\"" {  } { { "cpu.vhd" "BR" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC cpu:CPU\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"cpu:CPU\|PC:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFlag cpu:CPU\|registerFlag:registerFlag " "Elaborating entity \"registerFlag\" for hierarchy \"cpu:CPU\|registerFlag:registerFlag\"" {  } { { "cpu.vhd" "registerFlag" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC cpu:CPU\|muxPC:MUXPC " "Elaborating entity \"muxPC\" for hierarchy \"cpu:CPU\|muxPC:MUXPC\"" {  } { { "cpu.vhd" "MUXPC" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBancoReg cpu:CPU\|muxBancoReg:MUXBancoReg " "Elaborating entity \"muxBancoReg\" for hierarchy \"cpu:CPU\|muxBancoReg:MUXBancoReg\"" {  } { { "cpu.vhd" "MUXBancoReg" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorConstante cpu:CPU\|somadorConstante:SOMADOR " "Elaborating entity \"somadorConstante\" for hierarchy \"cpu:CPU\|somadorConstante:SOMADOR\"" {  } { { "cpu.vhd" "SOMADOR" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA cpu:CPU\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"cpu:CPU\|ULA:ULA\"" {  } { { "cpu.vhd" "ULA" { Text "C:/Users/Pedro/Documents/Design/Relogio/cpu.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549140985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"decoder:DE\"" {  } { { "relogio.vhd" "DE" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549141000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baseTempo baseTempo:BASE_TEMPO " "Elaborating entity \"baseTempo\" for hierarchy \"baseTempo:BASE_TEMPO\"" {  } { { "relogio.vhd" "BASE_TEMPO" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549141009 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[0\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[0\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141014 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[1\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[1\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[2\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[2\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[3\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[3\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[4\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[4\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[5\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[5\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[6\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[6\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[7\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[7\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141015 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[8\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[8\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[9\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[9\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[10\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[10\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[11\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[11\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[12\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[12\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[13\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[13\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[14\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[14\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[15\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[15\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141016 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[16\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[16\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[17\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[17\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[18\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[18\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[19\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[19\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[20\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[20\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[21\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[21\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[22\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[22\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141017 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[23\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[23\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[24\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[24\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[25\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[25\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[26\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[26\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[27\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[27\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[28\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[28\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[29\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[29\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisor\[30\] baseTempo.vhd(29) " "Inferred latch for \"divisor\[30\]\" at baseTempo.vhd(29)" {  } { { "baseTempo.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/baseTempo.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141018 "|relogio|baseTempo:BASE_TEMPO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"display7Seg:DISPLAY0\"" {  } { { "relogio.vhd" "DISPLAY0" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549141026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switches switches:CHAVES " "Elaborating entity \"switches\" for hierarchy \"switches:CHAVES\"" {  } { { "relogio.vhd" "CHAVES" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549141052 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_CPU switches.vhd(35) " "Inferred latch for \"saida_CPU\" at switches.vhd(35)" {  } { { "switches.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/switches.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549141057 "|relogio|switches:CHAVES"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:CPU\|bancoRegistradores:BR\|registrador " "RAM logic \"cpu:CPU\|bancoRegistradores:BR\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/Pedro/Documents/Design/Relogio/bancoRegistradores.vhd" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1570549141570 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570549141570 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "202 256 0 1 1 " "202 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "54 255 " "Addresses ranging from 54 to 255 are not initialized" {  } { { "C:/Users/Pedro/Documents/Design/Relogio/binario.mif" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/binario.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1570549141571 ""}  } { { "C:/Users/Pedro/Documents/Design/Relogio/binario.mif" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/binario.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1570549141571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570549142944 "|relogio|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570549142944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570549143160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570549145812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570549145812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Relogio/relogio.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570549145949 "|relogio|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570549145949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "815 " "Implemented 815 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570549145950 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570549145950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "714 " "Implemented 714 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570549145950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570549145950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570549145972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:39:05 2019 " "Processing ended: Tue Oct 08 12:39:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570549145972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570549145972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570549145972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570549145972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570549518938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570549518947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 12:45:18 2019 " "Processing started: Tue Oct 08 12:45:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570549518947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570549518947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp projeto1 -c projeto1 --netlist_type=sgate " "Command: quartus_npp projeto1 -c projeto1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570549518947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570549519639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 12:45:19 2019 " "Processing ended: Tue Oct 08 12:45:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570549519639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570549519639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570549519639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1570549519639 ""}
