// Seed: 2585298630
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_1 = "";
  module_0 modCall_1 ();
  integer id_4;
endmodule
module module_2 (
    output logic id_0,
    output tri0  id_1,
    input  logic id_2
);
  always
    if (id_2)
      @(posedge id_2)
        if ((1'b0) ? 1 : 1'b0) begin : LABEL_0
          id_0 <= id_2;
        end else id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
