* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Aug 15 2020 12:51:01

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P08.dev  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\netlist\oadb-top  --package  CT256  --outdir  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/LinuxEnv/Cygwin/home/Gabriel/testbenches/REG/icecube/MULT/MULT_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX8K  

***** Device Info *****
Chip: iCE40HX8K
Package: CT256
Size: 32 X 32

***** Design Utilization Info *****
Design: top
Used Logic Cell: 1546/7680
Used Logic Tile: 245/960
Used IO Cell:    5/256
Used Bram Cell For iCE40: 0/32
Used PLL For iCE40: 0/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_c_g
Clock Source: clk 
Clock Driver: CLK_ibuf_gb_io (ICE_GB_IO)
Driver Position: (16, 0, 1)
Fanout to FF: 212
Fanout to Tile: 80


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . . . . 3 . . . . 
   --------------------------------------------------------------------
33|                                                                     
32|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
31|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   8 1 0 3 4 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   8 0 2 8 4 3 3 0 3 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   8 3 8 7 7 8 8 0 8 8 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   3 7 8 8 3 8 3 0 8 7 8 2 5 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   5 7 8 8 8 8 8 0 7 6 3 8 7 5 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   7 6 3 7 6 8 3 0 8 8 7 6 7 8 7 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   6 7 8 8 8 7 8 0 3 6 8 4 3 8 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   2 6 8 7 8 8 8 0 8 8 6 8 8 4 2 2 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   5 7 8 8 8 8 7 0 8 8 8 3 6 4 4 1 4 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   8 7 8 8 8 8 7 0 8 8 8 8 6 8 3 2 6 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   8 8 8 7 8 8 8 0 8 8 8 3 7 8 8 2 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   8 8 8 7 8 8 8 0 4 8 3 8 8 7 7 5 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   8 8 8 8 8 8 5 0 8 8 8 8 8 8 7 8 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   8 8 7 7 8 8 8 0 8 8 2 7 3 8 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   8 8 8 8 8 8 8 0 7 8 8 6 8 5 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   8 8 8 8 8 8 8 0 8 5 8 8 7 6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   7 8 8 7 7 7 8 0 8 6 8 5 5 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.31

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    16  4  0  9 14  7  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|    16  0  3  9  4  6  6  0  5  6  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|    16  9 16 22 21 16 16  0 15 15  9  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|    10 13 19  8  7  8  6  0 13 14 16  3 13  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|    16 16 20  8 15 21 16  0 16 17  8 15 10  7 15  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|    22 11  7 16  6  8  6  0 16 18 17 12 17 15 12  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|    21 21 15  8 17  7 16  0  6  6 15  5  7 16  4  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     2 17 20 18 21 21  8  0 16 24 11 16 15  7  5  5  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    19 20 20 22 20 12 21  0 21 24 24  6 16  6 10  2 11 10  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|    21 20 21 21 21 21 17  0 21  8 23 16  6 16  7  4 14  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    21 20 20 21 20  9 22  0 21 20 18  6 15 17 15  5  8  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|    19 21 19 20 18 15 19  0  4 18  3 16 18 16 15  8  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|    22 19 19 16 18 20 13  0 20 19 18 19 16 17 17 16  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|    22 20 22 20 18 21 21  0 18 18  4 17  6 17 15 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|    21 20 21 21 20 22 19  0 13 13 16 15 16 13 12  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|    18 19 20 20 21 19 21  0 19 13 19 15 14 10 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|    22 22 22 21 22 19 17  0 16 16 15 12  8 16  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.10

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|    16  4  0 12 16 31  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|    16  0  3 28  4  6  6  0  6  6  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|    16 12 16 28 26 16 16  0 15 15  9  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|    10 18 27  8  7  8  6  0 25 24 16  3 18  3  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|    20 24 28  8 15 28 16  0 19 21  8 15 24  9 15  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|    28 16  7 22  6  8  6  0 23 23 21 17 21 15 16  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|    22 25 15  8 26  7 16  0  6  6 22  9  7 30 31 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     2 19 25 25 28 28  8  0 16 24 16 16 15 14  6  6  3  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    19 25 26 28 26 19 28  0 26 24 24  6 24  8 12  2 15 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|    29 27 28 26 29 26 26  0 29  8 24 16  6 17  7  6 18  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|    30 30 29 22 29 17 22  0 29 29 25  6 20 23 15  5  8  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|    28 28 28 28 28 25 19  0  4 26  3 17 23 24 21 10  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|    29 28 25 29 29 30 16  0 26 29 27 24 17 26 21 17  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|    31 25 26 23 28 28 30  0 20 26  4 23  6 29 16 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|    32 32 30 31 31 31 29  0 18 26 17 17 17 15 16  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|    27 29 29 29 30 25 32  0 29 20 21 16 18 14 22  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|    26 32 30 27 26 26 27  0 32 19 16 19 17 17  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 18.49

***** Run Time Info *****
Run Time:  3
