#define		IOCTL_READ_LED_BY_MEM		0
#define		IOCTL_WRITE_LED_BY_MEM		1
#define		IOCTL_DAC1_WRITE			2
#define		IOCTL_DAC2_WRITE			3
#define		IOCTL_DAC3_WRITE			4
#define		IOCTL_DAC4_WRITE			5
#define		IOCTL_DAC_OUTPUT			6
#define		IOCTL_ADC1_READ				7
#define		IOCTL_ADC2_READ				8
#define		IOCTL_ADC3_READ				9
#define		IOCTL_ADC4_READ				10
#define		IOCTL_ADC5_READ				11
#define		IOCTL_ADC6_READ				12
#define		IOCTL_ADC7_READ				13
#define		IOCTL_ADC8_READ				14
#define		IOCTL_ADC_EN_WRITE			15
#define		IOCTL_FPGA_VER_READ			16
#define		IOCTL_DIO_MODE_WRITE		17
#define		IOCTL_DIO_WRITE				18
#define		IOCTL_DIO_READ				19


#define		DIO_BASE					0x0000
#define		DIO_MODE_BASE				0x0004
#define		ADC_ENABLE_BASE				0x0100
#define		ADC1_BASE					0x0100
#define		ADC2_BASE					0x0104
#define		ADC3_BASE					0x0108
#define		ADC4_BASE					0x010C
#define		ADC5_BASE					0x0110
#define		ADC6_BASE					0x0114
#define		ADC7_BASE					0x0118
#define		ADC8_BASE					0x011C
#define		DAC1_BASE					0x0200
#define		DAC2_BASE					0x0204
#define		DAC3_BASE					0x0208
#define		DAC4_BASE					0x020C
#define		DAC_OUTPUT_BASE				0x0210
#define		LED_BASE					0x0300
#define		FPGA_VER_BASE				0x0400

