 Timing Path to A_reg_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : A_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                       Rise  0.2000 0.0000 0.1000 1.36788  0.894119 2.262             1       100      c             | 
|    i_0_1_147/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_147/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.14556  0.699202 0.844762          1       100                    | 
|    CLOCK_slh__c141/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c141/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0060 0.133588 0.699202 0.83279           1       100                    | 
|    CLOCK_slh__c142/A CLKBUF_X1 Rise  0.2690 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c142/Z CLKBUF_X1 Rise  0.2940 0.0250 0.0070 0.103637 0.869621 0.973258          1       100                    | 
|    A_reg_reg[20]/D   DLH_X1    Rise  0.2940 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[20]/G               DLH_X1    Fall  0.2220 0.0050 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2220 0.2220 | 
| library hold check                       |  0.0350 0.2570 | 
| data required time                       |  0.2570        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.2570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0370        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : B_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[26]                       Rise  0.2000 0.0000 0.1000 0.288047 0.894119 1.18217           1       100      c             | 
|    i_0_1_184/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_184/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.247532 0.699202 0.946734          1       100                    | 
|    CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.167866 0.699202 0.867068          1       100                    | 
|    CLOCK_slh__c106/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c106/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.284783 0.869621 1.1544            1       100                    | 
|    B_reg_reg[26]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[26]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[26]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : B_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[27]                       Rise  0.2000 0.0000 0.1000 0.266486 0.894119 1.16061           1       100      c             | 
|    i_0_1_185/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_185/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.260662 0.699202 0.959864          1       100                    | 
|    CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.176772 0.699202 0.875974          1       100                    | 
|    CLOCK_slh__c110/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c110/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.208855 0.869621 1.07848           1       100                    | 
|    B_reg_reg[27]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[27]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : B_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[29]                       Rise  0.2000 0.0000 0.1000 0.889232 0.894119 1.78335           1       100      c             | 
|    i_0_1_187/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_187/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.249083 0.699202 0.948285          1       100                    | 
|    CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.135492 0.699202 0.834694          1       100                    | 
|    CLOCK_slh__c122/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c122/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.25549  0.869621 1.12511           1       100                    | 
|    B_reg_reg[29]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[29]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : A_reg_reg[26] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[26]                      Rise  0.2000 0.0000 0.1000 0.218904 0.894119 1.11302           1       100      c             | 
|    i_0_1_153/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_153/ZN     AND2_X1   Rise  0.2440 0.0440 0.0090 0.319147 0.699202 1.01835           1       100                    | 
|    CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.184255 0.699202 0.883457          1       100                    | 
|    CLOCK_slh__c98/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c98/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.240169 0.869621 1.10979           1       100                    | 
|    A_reg_reg[26]/D  DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[26]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[26]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : B_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[19]                       Rise  0.2000 0.0000 0.1000 1.45311  0.894119 2.34723           1       100      c             | 
|    i_0_1_177/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_177/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.143449 0.699202 0.842651          1       100                    | 
|    CLOCK_slh__c153/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c153/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0060 0.158865 0.699202 0.858067          1       100                    | 
|    CLOCK_slh__c154/A CLKBUF_X1 Rise  0.2690 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c154/Z CLKBUF_X1 Rise  0.2950 0.0260 0.0070 0.454184 0.869621 1.3238            1       100                    | 
|    B_reg_reg[19]/D   DLH_X1    Rise  0.2950 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[19]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : A_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                       Rise  0.2000 0.0000 0.1000 1.65276  0.894119 2.54688           1       100      c             | 
|    i_0_1_148/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_148/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.193976 0.699202 0.893178          1       100                    | 
|    CLOCK_slh__c149/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c149/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.131659 0.699202 0.830861          1       100                    | 
|    CLOCK_slh__c150/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c150/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.407921 0.869621 1.27754           1       100                    | 
|    A_reg_reg[21]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[21]/G               DLH_X1    Fall  0.2220 0.0050 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2220 0.2220 | 
| library hold check                       |  0.0350 0.2570 | 
| data required time                       |  0.2570        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : B_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    B[24]                      Rise  0.2000 0.0000 0.1000 0.16946  0.894119 1.06358           1       100      c             | 
|    i_0_1_182/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_182/ZN     AND2_X1   Rise  0.2440 0.0440 0.0090 0.181122 0.699202 0.880324          1       100                    | 
|    CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.281403 0.699202 0.980605          1       100                    | 
|    CLOCK_slh__c78/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c78/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.248322 0.869621 1.11794           1       100                    | 
|    B_reg_reg[24]/D  DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[24]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[24]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : B_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[25]                       Rise  0.2000 0.0000 0.1000 0.24352  0.894119 1.13764           1       100      c             | 
|    i_0_1_183/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_183/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.223545 0.699202 0.922747          1       100                    | 
|    CLOCK_slh__c101/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c101/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.293409 0.699202 0.992611          1       100                    | 
|    CLOCK_slh__c102/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c102/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.265055 0.869621 1.13468           1       100                    | 
|    B_reg_reg[25]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[25]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[25]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : B_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[30]                       Rise  0.2000 0.0000 0.1000 0.342456 0.894119 1.23657           1       100      c             | 
|    i_0_1_188/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_188/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.255535 0.699202 0.954737          1       100                    | 
|    CLOCK_slh__c125/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c125/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.165903 0.699202 0.865105          1       100                    | 
|    CLOCK_slh__c126/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c126/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.49307  0.869621 1.36269           1       100                    | 
|    B_reg_reg[30]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[30]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[23]/D 
  
 Path Start Point : A[23] 
 Path End Point   : A_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[23]                      Rise  0.2000 0.0000 0.1000 0.409442 0.894119 1.30356           1       100      c             | 
|    i_0_1_150/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_150/ZN     AND2_X1   Rise  0.2430 0.0430 0.0090 0.151253 0.699202 0.850455          1       100                    | 
|    CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2710 0.0280 0.0070 0.669373 0.699202 1.36858           1       100                    | 
|    CLOCK_slh__c82/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c82/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.170057 0.869621 1.03968           1       100                    | 
|    A_reg_reg[23]/D  DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[23]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[23]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : A_reg_reg[25] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[25]                      Rise  0.2000 0.0000 0.1000 0.447845 0.894119 1.34196           1       100      c             | 
|    i_0_1_152/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_152/ZN     AND2_X1   Rise  0.2440 0.0440 0.0090 0.436734 0.699202 1.13594           1       100                    | 
|    CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.327386 0.699202 1.02659           1       100                    | 
|    CLOCK_slh__c94/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c94/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.171475 0.869621 1.0411            1       100                    | 
|    A_reg_reg[25]/D  DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[25]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[25]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : A_reg_reg[27] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[27]                      Rise  0.2000 0.0000 0.1000 0.78123  0.894119 1.67535           1       100      c             | 
|    i_0_1_154/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_154/ZN     AND2_X1   Rise  0.2430 0.0430 0.0090 0.158763 0.699202 0.857965          1       100                    | 
|    CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.246781 0.699202 0.945983          1       100                    | 
|    CLOCK_slh__c86/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c86/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.411927 0.869621 1.28155           1       100                    | 
|    A_reg_reg[27]/D  DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[27]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : A_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                       Rise  0.2000 0.0000 0.1000 0.643434 0.894119 1.53755           1       100      c             | 
|    i_0_1_155/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_155/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.394547 0.699202 1.09375           1       100                    | 
|    CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.375501 0.699202 1.0747            1       100                    | 
|    CLOCK_slh__c118/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c118/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.254075 0.869621 1.1237            1       100                    | 
|    A_reg_reg[28]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[28]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[4]/D 
  
 Path Start Point : B[4] 
 Path End Point   : B_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[4]                        Rise  0.2000 0.0000 0.1000 1.09428  0.894119 1.9884            1       100      c             | 
|    i_0_1_162/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_162/ZN      AND2_X1   Rise  0.2430 0.0430 0.0070 0.151826 0.699202 0.851028          1       100                    | 
|    CLOCK_slh__c201/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c201/Z CLKBUF_X1 Rise  0.2680 0.0250 0.0060 0.13391  0.699202 0.833112          1       100                    | 
|    CLOCK_slh__c202/A CLKBUF_X1 Rise  0.2680 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c202/Z CLKBUF_X1 Rise  0.2950 0.0270 0.0080 0.58267  0.869621 1.45229           1       100                    | 
|    B_reg_reg[4]/D    DLH_X1    Rise  0.2950 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[4]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : A_reg_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[4]                        Rise  0.2000 0.0000 0.1000 0.28634  0.894119 1.18046           1       100      c             | 
|    i_0_1_131/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_131/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.217802 0.699202 0.917004          1       100                    | 
|    CLOCK_slh__c189/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.2690 0.0250 0.0060 0.185523 0.699202 0.884725          1       100                    | 
|    CLOCK_slh__c190/A CLKBUF_X1 Rise  0.2690 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c190/Z CLKBUF_X1 Rise  0.2950 0.0260 0.0070 0.448694 0.869621 1.31832           1       100                    | 
|    A_reg_reg[4]/D    DLH_X1    Rise  0.2950 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[4]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : A_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                        Rise  0.2000 0.0000 0.1000 0.424289 0.894119 1.31841           1       100      c             | 
|    i_0_1_134/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_134/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.224594 0.699202 0.923796          1       100                    | 
|    CLOCK_slh__c221/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c221/Z CLKBUF_X1 Rise  0.2690 0.0250 0.0060 0.133501 0.699202 0.832703          1       100                    | 
|    CLOCK_slh__c222/A CLKBUF_X1 Rise  0.2690 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c222/Z CLKBUF_X1 Rise  0.2950 0.0260 0.0070 0.40366  0.869621 1.27328           1       100                    | 
|    A_reg_reg[7]/D    DLH_X1    Rise  0.2950 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[7]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[19]/D 
  
 Path Start Point : A[19] 
 Path End Point   : A_reg_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[19]                       Rise  0.2000 0.0000 0.1000 1.11466  0.894119 2.00878           1       100      c             | 
|    i_0_1_146/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_146/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.151529 0.699202 0.850731          1       100                    | 
|    CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.2690 0.0260 0.0060 0.142656 0.699202 0.841858          1       100                    | 
|    CLOCK_slh__c162/A CLKBUF_X1 Rise  0.2690 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c162/Z CLKBUF_X1 Rise  0.2960 0.0270 0.0080 0.623857 0.869621 1.49348           1       100                    | 
|    A_reg_reg[19]/D   DLH_X1    Rise  0.2960 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[19]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : A_reg_reg[24] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                 Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[24]                      Rise  0.2000 0.0000 0.1000 0.68248  0.894119 1.5766            1       100      c             | 
|    i_0_1_151/A2     AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_151/ZN     AND2_X1   Rise  0.2440 0.0440 0.0090 0.437701 0.699202 1.1369            1       100                    | 
|    CLOCK_slh__c89/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c89/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.546597 0.699202 1.2458            1       100                    | 
|    CLOCK_slh__c90/A CLKBUF_X1 Rise  0.2720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c90/Z CLKBUF_X1 Rise  0.2980 0.0260 0.0070 0.285195 0.869621 1.15482           1       100                    | 
|    A_reg_reg[24]/D  DLH_X1    Rise  0.2980 0.0000 0.0070          0.914139                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[24]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[24]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : A_reg_reg[30] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[30]                       Rise  0.2000 0.0000 0.1000 0.490392 0.894119 1.38451           1       100      c             | 
|    i_0_1_157/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_157/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.27732  0.699202 0.976522          1       100                    | 
|    CLOCK_slh__c133/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0070 0.575817 0.699202 1.27502           1       100                    | 
|    CLOCK_slh__c134/A CLKBUF_X1 Rise  0.2720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c134/Z CLKBUF_X1 Rise  0.2980 0.0260 0.0070 0.305363 0.869621 1.17498           1       100                    | 
|    A_reg_reg[30]/D   DLH_X1    Rise  0.2980 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[30]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : A_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                        Rise  0.2000 0.0000 0.1000 0.193768 0.894119 1.08789           1       100      c             | 
|    i_0_1_136/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_136/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.271281 0.699202 0.970483          1       100                    | 
|    CLOCK_slh__c295/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c295/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.178151 0.699202 0.877353          1       100                    | 
|    CLOCK_slh__c296/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c296/Z CLKBUF_X1 Rise  0.2950 0.0250 0.0070 0.120166 0.869621 0.989787          1       100                    | 
|    A_reg_reg[9]/D    DLH_X1    Rise  0.2950 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[9]/G                DLH_X1    Fall  0.2190 0.0020 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2190 0.2190 | 
| library hold check                       |  0.0350 0.2540 | 
| data required time                       |  0.2540        | 
|                                          |                | 
| data arrival time                        |  0.2950        | 
| data required time                       | -0.2540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[1]/D 
  
 Path Start Point : B[1] 
 Path End Point   : B_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                        Rise  0.2000 0.0000 0.1000 1.17044  0.894119 2.06456           1       100      c             | 
|    i_0_1_159/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_159/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.344601 0.699202 1.0438            1       100                    | 
|    CLOCK_slh__c237/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c237/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.210795 0.699202 0.909997          1       100                    | 
|    CLOCK_slh__c238/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c238/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.417383 0.869621 1.287             1       100                    | 
|    B_reg_reg[1]/D    DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[1]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[7]/D 
  
 Path Start Point : B[7] 
 Path End Point   : B_reg_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[7]                        Rise  0.2000 0.0000 0.1000 1.16563  0.894119 2.05975           1       100      c             | 
|    i_0_1_165/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_165/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.364447 0.699202 1.06365           1       100                    | 
|    CLOCK_slh__c229/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c229/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.230055 0.699202 0.929257          1       100                    | 
|    CLOCK_slh__c230/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c230/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.246377 0.869621 1.116             1       100                    | 
|    B_reg_reg[7]/D    DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[7]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : B_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[8]                        Rise  0.2000 0.0000 0.1000 1.40189  0.894119 2.29601           1       100      c             | 
|    i_0_1_166/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_166/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.363791 0.699202 1.06299           1       100                    | 
|    CLOCK_slh__c169/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c169/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.171489 0.699202 0.870691          1       100                    | 
|    CLOCK_slh__c170/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c170/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.351267 0.869621 1.22089           1       100                    | 
|    B_reg_reg[8]/D    DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[8]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[10]/D 
  
 Path Start Point : B[10] 
 Path End Point   : B_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[10]                       Rise  0.2000 0.0000 0.1000 0.920408 0.894119 1.81453           1       100      c             | 
|    i_0_1_168/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_168/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.419502 0.699202 1.1187            1       100                    | 
|    CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.350722 0.699202 1.04992           1       100                    | 
|    CLOCK_slh__c198/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c198/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.256182 0.869621 1.1258            1       100                    | 
|    B_reg_reg[10]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[10]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[10]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : A_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[22]                       Rise  0.2000 0.0000 0.1000 1.28452  0.894119 2.17864           1       100      c             | 
|    i_0_1_149/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_149/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.182381 0.699202 0.881583          1       100                    | 
|    CLOCK_slh__c257/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c257/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.181339 0.699202 0.880541          1       100                    | 
|    CLOCK_slh__c258/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c258/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.42294  0.869621 1.29256           1       100                    | 
|    A_reg_reg[22]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[22]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : B_reg_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[20]                       Rise  0.2000 0.0000 0.1000 1.18934  0.894119 2.08346           1       100      c             | 
|    i_0_1_178/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_178/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.167014 0.699202 0.866216          1       100                    | 
|    CLOCK_slh__c145/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c145/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.255276 0.699202 0.954479          1       100                    | 
|    CLOCK_slh__c146/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c146/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0080 0.596694 0.869621 1.46632           1       100                    | 
|    B_reg_reg[20]/D   DLH_X1    Rise  0.2970 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[20]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : B_reg_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[21]                       Rise  0.2000 0.0000 0.1000 0.816547 0.894119 1.71067           1       100      c             | 
|    i_0_1_179/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_179/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.280285 0.699202 0.979488          1       100                    | 
|    CLOCK_slh__c165/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c165/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.402969 0.699202 1.10217           1       100                    | 
|    CLOCK_slh__c166/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c166/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.274036 0.869621 1.14366           1       100                    | 
|    B_reg_reg[21]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[21]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : B_reg_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[22]                       Rise  0.2000 0.0000 0.1000 1.22188  0.894119 2.116             1       100      c             | 
|    i_0_1_180/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_180/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.387906 0.699202 1.08711           1       100                    | 
|    CLOCK_slh__c157/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c157/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.157627 0.699202 0.85683           1       100                    | 
|    CLOCK_slh__c158/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c158/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.529097 0.869621 1.39872           1       100                    | 
|    B_reg_reg[22]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[22]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[31]/D 
  
 Path Start Point : A[31] 
 Path End Point   : A_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[31]                       Rise  0.2000 0.0000 0.1000 0.239418 0.894119 1.13354           1       100      c             | 
|    i_0_1_65/A2       AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_65/ZN       AND2_X1   Rise  0.2440 0.0440 0.0090 0.353257 0.699202 1.05246           1       100                    | 
|    CLOCK_slh__c129/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c129/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.519761 0.699202 1.21896           1       100                    | 
|    CLOCK_slh__c130/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c130/Z CLKBUF_X1 Rise  0.2990 0.0280 0.0080 0.719553 0.869621 1.58917           1       100                    | 
|    A_reg_reg[31]/D   DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[31]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : B_reg_reg[28] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[28]                       Rise  0.2000 0.0000 0.1000 0.426603 0.894119 1.32072           1       100      c             | 
|    i_0_1_186/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_186/ZN      AND2_X1   Rise  0.2450 0.0450 0.0090 0.470504 0.699202 1.16971           1       100                    | 
|    CLOCK_slh__c113/A CLKBUF_X1 Rise  0.2450 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c113/Z CLKBUF_X1 Rise  0.2720 0.0270 0.0070 0.419202 0.699202 1.1184            1       100                    | 
|    CLOCK_slh__c114/A CLKBUF_X1 Rise  0.2720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c114/Z CLKBUF_X1 Rise  0.2990 0.0270 0.0080 0.637294 0.869621 1.50691           1       100                    | 
|    B_reg_reg[28]/D   DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[28]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[13]/D 
  
 Path Start Point : B[13] 
 Path End Point   : B_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[13]                       Rise  0.2000 0.0000 0.1000 1.07903  0.894119 1.97315           1       100      c             | 
|    i_0_1_171/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_171/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.654793 0.699202 1.354             1       100                    | 
|    CLOCK_slh__c269/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c269/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0070 0.356651 0.699202 1.05585           1       100                    | 
|    CLOCK_slh__c270/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c270/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.333566 0.869621 1.20319           1       100                    | 
|    B_reg_reg[13]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[13]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[13]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : A_reg_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                        Rise  0.2000 0.0000 0.1000 0.309528 0.894119 1.20365           1       100      c             | 
|    i_0_1_128/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_128/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.386264 0.699202 1.08547           1       100                    | 
|    CLOCK_slh__c249/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c249/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.323264 0.699202 1.02247           1       100                    | 
|    CLOCK_slh__c250/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c250/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.519483 0.869621 1.3891            1       100                    | 
|    A_reg_reg[1]/D    DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[1]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : A_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[5]                        Rise  0.2000 0.0000 0.1000 0.477797 0.894119 1.37192           1       100      c             | 
|    i_0_1_132/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_132/ZN      AND2_X1   Rise  0.2430 0.0430 0.0070 0.168633 0.699202 0.867835          1       100                    | 
|    CLOCK_slh__c177/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.557162 0.699202 1.25636           1       100                    | 
|    CLOCK_slh__c178/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.48706  0.869621 1.35668           1       100                    | 
|    A_reg_reg[5]/D    DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[5]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : A_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[14]                       Rise  0.2000 0.0000 0.1000 1.10581  0.894119 1.99992           1       100      c             | 
|    i_0_1_141/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_141/ZN      AND2_X1   Rise  0.2430 0.0430 0.0090 0.14866  0.699202 0.847862          1       100                    | 
|    CLOCK_slh__c245/A CLKBUF_X1 Rise  0.2430 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c245/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.35548  0.699202 1.05468           1       100                    | 
|    CLOCK_slh__c246/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c246/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.498056 0.869621 1.36768           1       100                    | 
|    A_reg_reg[14]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[14]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[14]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : A_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[15]                       Rise  0.2000 0.0000 0.1000 0.519718 0.894119 1.41384           1       100      c             | 
|    i_0_1_142/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_142/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.211776 0.699202 0.910978          1       100                    | 
|    CLOCK_slh__c225/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c225/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.437832 0.699202 1.13703           1       100                    | 
|    CLOCK_slh__c226/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c226/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0070 0.496213 0.869621 1.36583           1       100                    | 
|    A_reg_reg[15]/D   DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[15]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[15]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : B_reg_reg[23] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[23]                       Rise  0.2000 0.0000 0.1000 0.520022 0.894119 1.41414           1       100      c             | 
|    i_0_1_181/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_181/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.30898  0.699202 1.00818           1       100                    | 
|    CLOCK_slh__c209/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.273806 0.699202 0.973008          1       100                    | 
|    CLOCK_slh__c210/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c210/Z CLKBUF_X1 Rise  0.2980 0.0270 0.0070 0.344102 0.869621 1.21372           1       100                    | 
|    B_reg_reg[23]/D   DLH_X1    Rise  0.2980 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[23]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[23]/G               DLH_X1    Fall  0.2210 0.0040 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2210 0.2210 | 
| library hold check                       |  0.0350 0.2560 | 
| data required time                       |  0.2560        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2560        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : A_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                       Rise  0.2000 0.0000 0.1000 0.64623  0.894119 1.54035           1       100      c             | 
|    i_0_1_138/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_138/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.246079 0.699202 0.945281          1       100                    | 
|    CLOCK_slh__c301/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c301/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.152181 0.699202 0.851383          1       100                    | 
|    CLOCK_slh__c302/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c302/Z CLKBUF_X1 Rise  0.2960 0.0260 0.0070 0.386449 0.869621 1.25607           1       100                    | 
|    A_reg_reg[11]/D   DLH_X1    Rise  0.2960 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[11]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[11]/G               DLH_X1    Fall  0.2180 0.0010 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0350 0.2530 | 
| data required time                       |  0.2530        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : A_reg_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[8]                        Rise  0.2000 0.0000 0.1000 0.206772 0.894119 1.10089           1       100      c             | 
|    i_0_1_135/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_135/ZN      AND2_X1   Rise  0.2450 0.0450 0.0090 0.499521 0.699202 1.19872           1       100                    | 
|    CLOCK_slh__c293/A CLKBUF_X1 Rise  0.2450 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c293/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0060 0.148605 0.699202 0.847807          1       100                    | 
|    CLOCK_slh__c294/A CLKBUF_X1 Rise  0.2710 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c294/Z CLKBUF_X1 Rise  0.2970 0.0260 0.0070 0.288219 0.869621 1.15784           1       100                    | 
|    A_reg_reg[8]/D    DLH_X1    Rise  0.2970 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[8]/G                DLH_X1    Fall  0.2190 0.0020 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2190 0.2190 | 
| library hold check                       |  0.0350 0.2540 | 
| data required time                       |  0.2540        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[3]/D 
  
 Path Start Point : B[3] 
 Path End Point   : B_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[3]                        Rise  0.2000 0.0000 0.1000 0.967344 0.894119 1.86146           1       100      c             | 
|    i_0_1_161/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_161/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.437906 0.699202 1.13711           1       100                    | 
|    CLOCK_slh__c181/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c181/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.52095  0.699202 1.22015           1       100                    | 
|    CLOCK_slh__c182/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c182/Z CLKBUF_X1 Rise  0.2980 0.0270 0.0080 0.615119 0.869621 1.48474           1       100                    | 
|    B_reg_reg[3]/D    DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[3]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : B_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[6]                        Rise  0.2000 0.0000 0.1000 0.791341 0.894119 1.68546           1       100      c             | 
|    i_0_1_164/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_164/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.259591 0.699202 0.958793          1       100                    | 
|    CLOCK_slh__c213/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.27082  0.699202 0.970022          1       100                    | 
|    CLOCK_slh__c214/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c214/Z CLKBUF_X1 Rise  0.2980 0.0280 0.0080 0.828518 0.869621 1.69814           1       100                    | 
|    B_reg_reg[6]/D    DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[6]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : B_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[12]                       Rise  0.2000 0.0000 0.1000 0.451178 0.894119 1.3453            1       100      c             | 
|    i_0_1_170/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_170/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.586979 0.699202 1.28618           1       100                    | 
|    CLOCK_slh__c253/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c253/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0070 0.363358 0.699202 1.06256           1       100                    | 
|    CLOCK_slh__c254/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c254/Z CLKBUF_X1 Rise  0.2980 0.0270 0.0080 0.636362 0.869621 1.50598           1       100                    | 
|    B_reg_reg[12]/D   DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[12]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[12]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : B_reg_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[15]                       Rise  0.2000 0.0000 0.1000 0.949142 0.894119 1.84326           1       100      c             | 
|    i_0_1_173/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_173/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.268264 0.699202 0.967466          1       100                    | 
|    CLOCK_slh__c297/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c297/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.278026 0.699202 0.977229          1       100                    | 
|    CLOCK_slh__c298/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c298/Z CLKBUF_X1 Rise  0.2980 0.0280 0.0080 0.752397 0.869621 1.62202           1       100                    | 
|    B_reg_reg[15]/D   DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[15]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[15]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : B_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[16]                       Rise  0.2000 0.0000 0.1000 0.158992 0.894119 1.05311           1       100      c             | 
|    i_0_1_174/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_174/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.292584 0.699202 0.991786          1       100                    | 
|    CLOCK_slh__c217/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.345591 0.699202 1.04479           1       100                    | 
|    CLOCK_slh__c218/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c218/Z CLKBUF_X1 Rise  0.2980 0.0280 0.0080 0.665881 0.869621 1.5355            1       100                    | 
|    B_reg_reg[16]/D   DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[16]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[16]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : A_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[2]                        Rise  0.2000 0.0000 0.1000 1.32025  0.894119 2.21437           1       100      c             | 
|    i_0_1_129/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_129/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.277342 0.699202 0.976544          1       100                    | 
|    CLOCK_slh__c277/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c277/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.323673 0.699202 1.02287           1       100                    | 
|    CLOCK_slh__c278/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c278/Z CLKBUF_X1 Rise  0.2980 0.0280 0.0080 0.940001 0.869621 1.80962           1       100                    | 
|    A_reg_reg[2]/D    DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[2]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : A_reg_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[3]                        Rise  0.2000 0.0000 0.1000 1.39709  0.894119 2.29121           1       100      c             | 
|    i_0_1_130/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_130/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.221812 0.699202 0.921014          1       100                    | 
|    CLOCK_slh__c281/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c281/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.377378 0.699202 1.07658           1       100                    | 
|    CLOCK_slh__c282/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c282/Z CLKBUF_X1 Rise  0.2980 0.0280 0.0080 0.918904 0.869621 1.78852           1       100                    | 
|    A_reg_reg[3]/D    DLH_X1    Rise  0.2980 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[3]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0430        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : A_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[18]                       Rise  0.2000 0.0000 0.1000 0.152799 0.894119 1.04692           1       100      c             | 
|    i_0_1_145/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_145/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.387747 0.699202 1.08695           1       100                    | 
|    CLOCK_slh__c309/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c309/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.179998 0.699202 0.8792            1       100                    | 
|    CLOCK_slh__c310/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c310/Z CLKBUF_X1 Rise  0.2970 0.0270 0.0080 0.71169  0.869621 1.58131           1       100                    | 
|    A_reg_reg[18]/D   DLH_X1    Rise  0.2970 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[18]/G               DLH_X1    Fall  0.2180 0.0010 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0350 0.2530 | 
| data required time                       |  0.2530        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[0]/D 
  
 Path Start Point : B[0] 
 Path End Point   : B_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[0]                        Rise  0.2000 0.0000 0.1000 0.621769 0.894119 1.51589           1       100      c             | 
|    i_0_1_158/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_158/ZN      AND2_X1   Rise  0.2430 0.0430 0.0070 0.158767 0.699202 0.857969          1       100                    | 
|    CLOCK_slh__c285/A CLKBUF_X1 Rise  0.2430 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c285/Z CLKBUF_X1 Rise  0.2700 0.0270 0.0070 0.589279 0.699202 1.28848           1       100                    | 
|    CLOCK_slh__c286/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c286/Z CLKBUF_X1 Rise  0.2990 0.0290 0.0090 1.09331  0.869621 1.96294           1       100                    | 
|    B_reg_reg[0]/D    DLH_X1    Rise  0.2990 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[0]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[0]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[2]/D 
  
 Path Start Point : B[2] 
 Path End Point   : B_reg_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[2]                        Rise  0.2000 0.0000 0.1000 0.981874 0.894119 1.87599           1       100      c             | 
|    i_0_1_160/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_160/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.535603 0.699202 1.23481           1       100                    | 
|    CLOCK_slh__c289/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c289/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0060 0.178905 0.699202 0.878107          1       100                    | 
|    CLOCK_slh__c290/A CLKBUF_X1 Rise  0.2710 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c290/Z CLKBUF_X1 Rise  0.2990 0.0280 0.0080 0.93424  0.869621 1.80386           1       100                    | 
|    B_reg_reg[2]/D    DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[2]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : B_reg_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[5]                        Rise  0.2000 0.0000 0.1000 0.684429 0.894119 1.57855           1       100      c             | 
|    i_0_1_163/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_163/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.346013 0.699202 1.04522           1       100                    | 
|    CLOCK_slh__c205/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.155597 0.699202 0.854799          1       100                    | 
|    CLOCK_slh__c206/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c206/Z CLKBUF_X1 Rise  0.2990 0.0290 0.0090 1.13902  0.869621 2.00864           1       100                    | 
|    B_reg_reg[5]/D    DLH_X1    Rise  0.2990 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[5]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[9]/D 
  
 Path Start Point : B[9] 
 Path End Point   : B_reg_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[9]                        Rise  0.2000 0.0000 0.1000 0.93443  0.894119 1.82855           1       100      c             | 
|    i_0_1_167/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_167/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.69918  0.699202 1.39838           1       100                    | 
|    CLOCK_slh__c233/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c233/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0070 0.233133 0.699202 0.932335          1       100                    | 
|    CLOCK_slh__c234/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c234/Z CLKBUF_X1 Rise  0.2990 0.0280 0.0080 0.700512 0.869621 1.57013           1       100                    | 
|    B_reg_reg[9]/D    DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[9]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : B_reg_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[11]                       Rise  0.2000 0.0000 0.1000 1.28629  0.894119 2.18041           1       100      c             | 
|    i_0_1_169/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_169/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.3961   0.699202 1.0953            1       100                    | 
|    CLOCK_slh__c291/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c291/Z CLKBUF_X1 Rise  0.2720 0.0280 0.0080 0.875553 0.699202 1.57476           1       100                    | 
|    CLOCK_slh__c292/A CLKBUF_X1 Rise  0.2720 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c292/Z CLKBUF_X1 Rise  0.2990 0.0270 0.0070 0.302022 0.869621 1.17164           1       100                    | 
|    B_reg_reg[11]/D   DLH_X1    Rise  0.2990 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[11]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[11]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : B_reg_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[18]                       Rise  0.2000 0.0000 0.1000 0.53307  0.894119 1.42719           1       100      c             | 
|    i_0_1_176/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_176/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.591418 0.699202 1.29062           1       100                    | 
|    CLOCK_slh__c193/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c193/Z CLKBUF_X1 Rise  0.2720 0.0270 0.0070 0.656676 0.699202 1.35588           1       100                    | 
|    CLOCK_slh__c194/A CLKBUF_X1 Rise  0.2720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c194/Z CLKBUF_X1 Rise  0.2990 0.0270 0.0070 0.483358 0.869621 1.35298           1       100                    | 
|    B_reg_reg[18]/D   DLH_X1    Rise  0.2990 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[18]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : A_reg_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                       Rise  0.2000 0.0000 0.1000 0.701774 0.894119 1.59589           1       100      c             | 
|    i_0_1_140/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_140/ZN      AND2_X1   Rise  0.2440 0.0440 0.0090 0.378459 0.699202 1.07766           1       100                    | 
|    CLOCK_slh__c241/A CLKBUF_X1 Rise  0.2440 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c241/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.30006  0.699202 0.999262          1       100                    | 
|    CLOCK_slh__c242/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c242/Z CLKBUF_X1 Rise  0.2990 0.0280 0.0080 0.73832  0.869621 1.60794           1       100                    | 
|    A_reg_reg[13]/D   DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[13]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[13]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : A_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[17]                       Rise  0.2000 0.0000 0.1000 1.46424  0.894119 2.35835           1       100      c             | 
|    i_0_1_144/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_144/ZN      AND2_X1   Rise  0.2450 0.0450 0.0100 0.626539 0.699202 1.32574           1       100                    | 
|    CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2450 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2720 0.0270 0.0070 0.387825 0.699202 1.08703           1       100                    | 
|    CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.2990 0.0270 0.0070 0.514274 0.869621 1.38389           1       100                    | 
|    A_reg_reg[17]/D   DLH_X1    Rise  0.2990 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[17]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : A_reg_reg[29] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                       Rise  0.2000 0.0000 0.1000 0.462899 0.894119 1.35702           1       100      c             | 
|    i_0_1_156/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_156/ZN      AND2_X1   Rise  0.2450 0.0450 0.0100 0.59549  0.699202 1.29469           1       100                    | 
|    CLOCK_slh__c137/A CLKBUF_X1 Rise  0.2450 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c137/Z CLKBUF_X1 Rise  0.2740 0.0290 0.0080 0.920242 0.699202 1.61944           1       100                    | 
|    CLOCK_slh__c138/A CLKBUF_X1 Rise  0.2740 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c138/Z CLKBUF_X1 Rise  0.3020 0.0280 0.0080 0.582646 0.869621 1.45227           1       100                    | 
|    A_reg_reg[29]/D   DLH_X1    Rise  0.3020 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[29]/G               DLH_X1    Fall  0.2230 0.0060 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2230 0.2230 | 
| library hold check                       |  0.0350 0.2580 | 
| data required time                       |  0.2580        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2580        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : A_reg_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[10]                       Rise  0.2000 0.0000 0.1000 0.557311 0.894119 1.45143           1       100      c             | 
|    i_0_1_137/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_137/ZN      AND2_X1   Rise  0.2450 0.0450 0.0100 0.551026 0.699202 1.25023           1       100                    | 
|    CLOCK_slh__c303/A CLKBUF_X1 Rise  0.2450 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c303/Z CLKBUF_X1 Rise  0.2720 0.0270 0.0060 0.193902 0.699202 0.893104          1       100                    | 
|    CLOCK_slh__c304/A CLKBUF_X1 Rise  0.2720 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c304/Z CLKBUF_X1 Rise  0.2980 0.0260 0.0070 0.439402 0.869621 1.30902           1       100                    | 
|    A_reg_reg[10]/D   DLH_X1    Rise  0.2980 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[10]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[10]/G               DLH_X1    Fall  0.2180 0.0010 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0350 0.2530 | 
| data required time                       |  0.2530        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : A_reg_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                       Rise  0.2000 0.0000 0.1000 0.721236 0.894119 1.61535           1       100      c             | 
|    i_0_1_139/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_139/ZN      AND2_X1   Rise  0.2440 0.0440 0.0070 0.178138 0.699202 0.87734           1       100                    | 
|    CLOCK_slh__c305/A CLKBUF_X1 Rise  0.2440 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c305/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.61699  0.699202 1.31619           1       100                    | 
|    CLOCK_slh__c306/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c306/Z CLKBUF_X1 Rise  0.2980 0.0270 0.0070 0.48106  0.869621 1.35068           1       100                    | 
|    A_reg_reg[12]/D   DLH_X1    Rise  0.2980 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[12]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[12]/G               DLH_X1    Fall  0.2180 0.0010 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0350 0.2530 | 
| data required time                       |  0.2530        | 
|                                          |                | 
| data arrival time                        |  0.2980        | 
| data required time                       | -0.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : B_reg_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[14]                       Rise  0.2000 0.0000 0.1000 0.958278 0.894119 1.8524            1       100      c             | 
|    i_0_1_172/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_172/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.450831 0.699202 1.15003           1       100                    | 
|    CLOCK_slh__c261/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c261/Z CLKBUF_X1 Rise  0.2730 0.0280 0.0070 0.711413 0.699202 1.41061           1       100                    | 
|    CLOCK_slh__c262/A CLKBUF_X1 Rise  0.2730 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c262/Z CLKBUF_X1 Rise  0.3000 0.0270 0.0070 0.46451  0.869621 1.33413           1       100                    | 
|    B_reg_reg[14]/D   DLH_X1    Rise  0.3000 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[14]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[14]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : A_reg_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[0]                        Rise  0.2000 0.0000 0.1000 0.867627 0.894119 1.76175           1       100      c             | 
|    i_0_1_127/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_127/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.260831 0.699202 0.960033          1       100                    | 
|    CLOCK_slh__c299/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c299/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0060 0.205062 0.699202 0.904264          1       100                    | 
|    CLOCK_slh__c300/A CLKBUF_X1 Rise  0.2700 0.0000 0.0060          0.77983                                                   | 
|    CLOCK_slh__c300/Z CLKBUF_X1 Rise  0.3000 0.0300 0.0100 1.69828  0.869621 2.5679            1       100                    | 
|    A_reg_reg[0]/D    DLH_X1    Rise  0.3000 0.0000 0.0100          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[0]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[0]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : A_reg_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                        Rise  0.2000 0.0000 0.1000 0.990563 0.894119 1.88468           1       100      c             | 
|    i_0_1_133/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_133/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.34331  0.699202 1.04251           1       100                    | 
|    CLOCK_slh__c265/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c265/Z CLKBUF_X1 Rise  0.2700 0.0260 0.0070 0.246872 0.699202 0.946074          1       100                    | 
|    CLOCK_slh__c266/A CLKBUF_X1 Rise  0.2700 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c266/Z CLKBUF_X1 Rise  0.3000 0.0300 0.0100 1.59439  0.869621 2.46401           1       100                    | 
|    A_reg_reg[6]/D    DLH_X1    Rise  0.3000 0.0000 0.0100          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[6]/G                DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.3000        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to A_reg_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : A_reg_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                       Rise  0.2000 0.0000 0.1000 0.393909 0.894119 1.28803           1       100      c             | 
|    i_0_1_143/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_143/ZN      AND2_X1   Rise  0.2440 0.0440 0.0080 0.258356 0.699202 0.957558          1       100                    | 
|    CLOCK_slh__c307/A CLKBUF_X1 Rise  0.2440 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c307/Z CLKBUF_X1 Rise  0.2710 0.0270 0.0070 0.391582 0.699202 1.09078           1       100                    | 
|    CLOCK_slh__c308/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c308/Z CLKBUF_X1 Rise  0.2990 0.0280 0.0080 0.803412 0.869621 1.67303           1       100                    | 
|    A_reg_reg[16]/D   DLH_X1    Rise  0.2990 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg_reg[16]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    A_reg_reg[16]/G               DLH_X1    Fall  0.2180 0.0010 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2180 0.2180 | 
| library hold check                       |  0.0350 0.2530 | 
| data required time                       |  0.2530        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : B_reg_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[17]                       Rise  0.2000 0.0000 0.1000 0.52965  0.894119 1.42377           1       100      c             | 
|    i_0_1_175/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_175/ZN      AND2_X1   Rise  0.2450 0.0450 0.0080 0.513496 0.699202 1.2127            1       100                    | 
|    CLOCK_slh__c273/A CLKBUF_X1 Rise  0.2450 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c273/Z CLKBUF_X1 Rise  0.2710 0.0260 0.0070 0.255656 0.699202 0.954858          1       100                    | 
|    CLOCK_slh__c274/A CLKBUF_X1 Rise  0.2710 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c274/Z CLKBUF_X1 Rise  0.3010 0.0300 0.0090 1.36123  0.869621 2.23085           1       100                    | 
|    B_reg_reg[17]/D   DLH_X1    Rise  0.3010 0.0000 0.0090          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[17]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.3010        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to B_reg_reg[31]/D 
  
 Path Start Point : B[31] 
 Path End Point   : B_reg_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    B[31]                       Rise  0.2000 0.0000 0.1000 0.263982 0.894119 1.1581            1       100      c             | 
|    i_0_1_126/A2      AND2_X1   Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    i_0_1_126/ZN      AND2_X1   Rise  0.2460 0.0460 0.0100 0.800877 0.699202 1.50008           1       100                    | 
|    CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2460 0.0000 0.0100          0.77983                                                   | 
|    CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.2750 0.0290 0.0080 0.998908 0.699202 1.69811           1       100                    | 
|    CLOCK_slh__c186/A CLKBUF_X1 Rise  0.2750 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.3020 0.0270 0.0070 0.452045 0.869621 1.32167           1       100                    | 
|    B_reg_reg[31]/D   DLH_X1    Rise  0.3020 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to B_reg_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Rise  0.0800 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Rise  0.0810 0.0010 0.0330          6.50043                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Fall  0.1010 0.0200 0.0200 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Fall  0.1010 0.0000 0.0200          1.24879                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Fall  0.2170 0.1160 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
|    B_reg_reg[31]/G               DLH_X1    Fall  0.2200 0.0030 0.0780          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2200 0.2200 | 
| library hold check                       |  0.0350 0.2550 | 
| data required time                       |  0.2550        | 
|                                          |                | 
| data arrival time                        |  0.3020        | 
| data required time                       | -0.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[45]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[45]/Q      DLH_X1    Rise  1.2720 0.0740 0.0160 0.694147 4.57713  5.27128           2       100      F             | 
|    multiplier/Res[45]                      Rise  1.2720 0.0000                                                                           | 
|    i_0_1_63/B2                   AOI22_X1  Rise  1.2720 0.0000 0.0160          1.62303                                                   | 
|    i_0_1_63/ZN                   AOI22_X1  Fall  1.2920 0.0200 0.0090 0.276561 1.54936  1.82592           1       100                    | 
|    i_0_1_62/A                    INV_X1    Fall  1.2920 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_62/ZN                   INV_X1    Rise  1.3030 0.0110 0.0060 0.181854 0.869621 1.05147           1       100                    | 
|    Res_reg[22]/D                 DLH_X1    Rise  1.3030 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[22]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3030        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0570        | 
-------------------------------------------------------------


 Timing Path to multiplier/i_0_49/B2 
  
 Path Start Point : enable 
 Path End Point   : multiplier/i_0_49 (AOI21_X1) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    enable                         Rise  0.2000 0.0000 0.1000 1.52896  2.24856  3.77752           2       100      c             | 
|    CLOCK_slh__c311/A    CLKBUF_X1 Rise  0.2000 0.0000 0.1000          0.77983                                                   | 
|    CLOCK_slh__c311/Z    CLKBUF_X1 Rise  0.2630 0.0630 0.0180 4.73233  0.699202 5.43153           1       100                    | 
|    CLOCK_slh__c312/A    CLKBUF_X1 Rise  0.2630 0.0000 0.0180          0.77983                                                   | 
|    CLOCK_slh__c312/Z    CLKBUF_X1 Rise  0.2940 0.0310 0.0070 0.560076 0.699202 1.25928           1       100                    | 
|    CLOCK_slh__c313/A    CLKBUF_X1 Rise  0.2940 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c313/Z    CLKBUF_X1 Rise  0.3340 0.0400 0.0170 5.44613  0.699202 6.14534           1       100                    | 
|    CLOCK_slh__c314/A    CLKBUF_X1 Rise  0.3340 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c314/Z    CLKBUF_X1 Rise  0.3640 0.0300 0.0070 0.343429 0.699202 1.04263           1       100                    | 
|    CLOCK_slh__c320/A    CLKBUF_X1 Rise  0.3640 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c320/Z    CLKBUF_X1 Rise  0.4020 0.0380 0.0160 4.72578  0.699202 5.42498           1       100                    | 
|    CLOCK_slh__c321/A    CLKBUF_X1 Rise  0.4020 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c321/Z    CLKBUF_X1 Rise  0.4430 0.0410 0.0150 4.46117  0.699202 5.16037           1       100                    | 
|    CLOCK_slh__c322/A    CLKBUF_X1 Rise  0.4430 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c322/Z    CLKBUF_X1 Rise  0.4720 0.0290 0.0070 0.292139 0.699202 0.991341          1       100                    | 
|    CLOCK_slh__c328/A    CLKBUF_X1 Rise  0.4720 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c328/Z    CLKBUF_X1 Rise  0.5080 0.0360 0.0140 3.95824  0.699202 4.65744           1       100                    | 
|    CLOCK_slh__c329/A    CLKBUF_X1 Rise  0.5080 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c329/Z    CLKBUF_X1 Rise  0.5500 0.0420 0.0170 5.27002  0.699202 5.96922           1       100                    | 
|    CLOCK_slh__c330/A    CLKBUF_X1 Rise  0.5500 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c330/Z    CLKBUF_X1 Rise  0.5810 0.0310 0.0070 0.419023 0.699202 1.11822           1       100                    | 
|    CLOCK_slh__c336/A    CLKBUF_X1 Rise  0.5810 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c336/Z    CLKBUF_X1 Rise  0.6190 0.0380 0.0160 4.72227  0.699202 5.42147           1       100                    | 
|    CLOCK_slh__c337/A    CLKBUF_X1 Rise  0.6190 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c337/Z    CLKBUF_X1 Rise  0.6590 0.0400 0.0140 3.79762  0.699202 4.49682           1       100                    | 
|    CLOCK_slh__c338/A    CLKBUF_X1 Rise  0.6590 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c338/Z    CLKBUF_X1 Rise  0.6880 0.0290 0.0070 0.316219 0.699202 1.01542           1       100                    | 
|    CLOCK_slh__c344/A    CLKBUF_X1 Rise  0.6880 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c344/Z    CLKBUF_X1 Rise  0.7240 0.0360 0.0140 3.98315  0.699202 4.68235           1       100                    | 
|    CLOCK_slh__c345/A    CLKBUF_X1 Rise  0.7240 0.0000 0.0140          0.77983                                                   | 
|    CLOCK_slh__c345/Z    CLKBUF_X1 Rise  0.7660 0.0420 0.0170 5.26794  0.699202 5.96714           1       100                    | 
|    CLOCK_slh__c346/A    CLKBUF_X1 Rise  0.7660 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c346/Z    CLKBUF_X1 Rise  0.7970 0.0310 0.0070 0.423996 0.699202 1.1232            1       100                    | 
|    CLOCK_slh__c350/A    CLKBUF_X1 Rise  0.7970 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c350/Z    CLKBUF_X1 Rise  0.8350 0.0380 0.0150 4.61637  0.699202 5.31557           1       100                    | 
|    CLOCK_slh__c351/A    CLKBUF_X1 Rise  0.8350 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c351/Z    CLKBUF_X1 Rise  0.8760 0.0410 0.0160 4.62074  0.699202 5.31994           1       100                    | 
|    CLOCK_slh__c352/A    CLKBUF_X1 Rise  0.8760 0.0000 0.0160          0.77983                                                   | 
|    CLOCK_slh__c352/Z    CLKBUF_X1 Rise  0.9170 0.0410 0.0150 4.49849  0.699202 5.19769           1       100                    | 
|    CLOCK_slh__c356/A    CLKBUF_X1 Rise  0.9170 0.0000 0.0150          0.77983                                                   | 
|    CLOCK_slh__c356/Z    CLKBUF_X1 Rise  0.9480 0.0310 0.0080 0.870324 0.699202 1.56953           1       100                    | 
|    CLOCK_slh__c357/A    CLKBUF_X1 Rise  0.9480 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c357/Z    CLKBUF_X1 Rise  0.9870 0.0390 0.0170 5.10361  0.699202 5.80281           1       100                    | 
|    CLOCK_slh__c358/A    CLKBUF_X1 Rise  0.9870 0.0000 0.0170          0.77983                                                   | 
|    CLOCK_slh__c358/Z    CLKBUF_X1 Rise  1.0200 0.0330 0.0080 1.1015   0.699202 1.8007            1       100                    | 
|    CLOCK_slh__c362/A    CLKBUF_X1 Rise  1.0200 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c362/Z    CLKBUF_X1 Rise  1.0480 0.0280 0.0080 0.847149 0.699202 1.54635           1       100                    | 
|    CLOCK_slh__c363/A    CLKBUF_X1 Rise  1.0480 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c363/Z    CLKBUF_X1 Rise  1.0760 0.0280 0.0080 0.812369 0.699202 1.51157           1       100                    | 
|    CLOCK_slh__c364/A    CLKBUF_X1 Rise  1.0760 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c364/Z    CLKBUF_X1 Rise  1.1050 0.0290 0.0090 1.26888  0.699202 1.96808           1       100                    | 
|    CLOCK_slh__c368/A    CLKBUF_X1 Rise  1.1050 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c368/Z    CLKBUF_X1 Rise  1.1350 0.0300 0.0080 1.17444  0.699202 1.87365           1       100                    | 
|    CLOCK_slh__c369/A    CLKBUF_X1 Rise  1.1350 0.0000 0.0080          0.77983                                                   | 
|    CLOCK_slh__c369/Z    CLKBUF_X1 Rise  1.1620 0.0270 0.0070 0.468311 0.699202 1.16751           1       100                    | 
|    CLOCK_slh__c370/A    CLKBUF_X1 Rise  1.1620 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c370/Z    CLKBUF_X1 Rise  1.1970 0.0350 0.0130 2.91985  1.40993  4.32978           1       100                    | 
|    multiplier/enable              Rise  1.1970 0.0000                                                                           | 
|    multiplier/i_0_49/B2 AOI21_X1  Rise  1.1970 0.0000 0.0130          1.67685                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/i_0_49/B1 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1          AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1390 1.1390 | 
| data required time                       |  1.1390        | 
|                                          |                | 
| data arrival time                        |  1.1970        | 
| data required time                       | -1.1390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : multiplier/Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[26]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[26]/Q      DLH_X1    Rise  1.2730 0.0750 0.0170 0.97506  4.57713  5.55219           2       100      F             | 
|    multiplier/Res[26]                      Rise  1.2730 0.0000                                                                           | 
|    i_0_1_25/B2                   AOI22_X1  Rise  1.2730 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_25/ZN                   AOI22_X1  Fall  1.2930 0.0200 0.0090 0.199824 1.54936  1.74918           1       100                    | 
|    i_0_1_24/A                    INV_X1    Fall  1.2930 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_24/ZN                   INV_X1    Rise  1.3040 0.0110 0.0060 0.399882 0.869621 1.2695            1       100                    | 
|    Res_reg[3]/D                  DLH_X1    Rise  1.3040 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[3]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3040        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : multiplier/Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[35]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[35]/Q      DLH_X1    Rise  1.2730 0.0750 0.0170 1.00275  4.57713  5.57988           2       100      F             | 
|    multiplier/Res[35]                      Rise  1.2730 0.0000                                                                           | 
|    i_0_1_43/B2                   AOI22_X1  Rise  1.2730 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_43/ZN                   AOI22_X1  Fall  1.2930 0.0200 0.0090 0.21496  1.54936  1.76432           1       100                    | 
|    i_0_1_42/A                    INV_X1    Fall  1.2930 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_42/ZN                   INV_X1    Rise  1.3040 0.0110 0.0060 0.265247 0.869621 1.13487           1       100                    | 
|    Res_reg[12]/D                 DLH_X1    Rise  1.3040 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[12]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3040        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[42]/G      DLH_X1    Rise  1.1970 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[42]/Q      DLH_X1    Rise  1.2720 0.0750 0.0170 1.01529  4.57713  5.59242           2       100      F             | 
|    multiplier/Res[42]                      Rise  1.2720 0.0000                                                                           | 
|    i_0_1_57/B2                   AOI22_X1  Rise  1.2720 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_57/ZN                   AOI22_X1  Fall  1.2930 0.0210 0.0100 0.240272 1.54936  1.78963           1       100                    | 
|    i_0_1_56/A                    INV_X1    Fall  1.2930 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_56/ZN                   INV_X1    Rise  1.3040 0.0110 0.0060 0.221323 0.869621 1.09094           1       100                    | 
|    Res_reg[19]/D                 DLH_X1    Rise  1.3040 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[19]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3040        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[44]/G      DLH_X1    Rise  1.1970 0.0010 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[44]/Q      DLH_X1    Rise  1.2720 0.0750 0.0170 0.832173 4.57713  5.40931           2       100      F             | 
|    multiplier/Res[44]                      Rise  1.2720 0.0000                                                                           | 
|    i_0_1_61/B2                   AOI22_X1  Rise  1.2720 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_61/ZN                   AOI22_X1  Fall  1.2930 0.0210 0.0090 0.26216  1.54936  1.81152           1       100                    | 
|    i_0_1_60/A                    INV_X1    Fall  1.2930 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_60/ZN                   INV_X1    Rise  1.3040 0.0110 0.0060 0.194868 0.869621 1.06449           1       100                    | 
|    Res_reg[21]/D                 DLH_X1    Rise  1.3040 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[21]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3040        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0580        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : multiplier/Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[27]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[27]/Q      DLH_X1    Rise  1.2730 0.0750 0.0170 0.880421 4.57713  5.45755           2       100      F             | 
|    multiplier/Res[27]                      Rise  1.2730 0.0000                                                                           | 
|    i_0_1_27/B2                   AOI22_X1  Rise  1.2730 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_27/ZN                   AOI22_X1  Fall  1.2940 0.0210 0.0100 0.230776 1.54936  1.78014           1       100                    | 
|    i_0_1_26/A                    INV_X1    Fall  1.2940 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_26/ZN                   INV_X1    Rise  1.3050 0.0110 0.0060 0.278393 0.869621 1.14801           1       100                    | 
|    Res_reg[4]/D                  DLH_X1    Rise  1.3050 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[4]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3050        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : multiplier/Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[34]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[34]/Q      DLH_X1    Rise  1.2740 0.0760 0.0170 1.16507  4.57713  5.7422            2       100      F             | 
|    multiplier/Res[34]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_41/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_41/ZN                   AOI22_X1  Fall  1.2940 0.0200 0.0090 0.184908 1.54936  1.73427           1       100                    | 
|    i_0_1_40/A                    INV_X1    Fall  1.2940 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_40/ZN                   INV_X1    Rise  1.3050 0.0110 0.0060 0.309424 0.869621 1.17904           1       100                    | 
|    Res_reg[11]/D                 DLH_X1    Rise  1.3050 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[11]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3050        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : multiplier/Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[36]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[36]/Q      DLH_X1    Rise  1.2730 0.0750 0.0170 0.861619 4.57713  5.43875           2       100      F             | 
|    multiplier/Res[36]                      Rise  1.2730 0.0000                                                                           | 
|    i_0_1_45/B2                   AOI22_X1  Rise  1.2730 0.0000 0.0170          1.62303                                                   | 
|    i_0_1_45/ZN                   AOI22_X1  Fall  1.2940 0.0210 0.0090 0.27124  1.54936  1.8206            1       100                    | 
|    i_0_1_44/A                    INV_X1    Fall  1.2940 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_44/ZN                   INV_X1    Rise  1.3050 0.0110 0.0060 0.14947  0.869621 1.01909           1       100                    | 
|    Res_reg[13]/D                 DLH_X1    Rise  1.3050 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[13]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3050        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0590        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[25]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[25]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.32995  4.57713  5.90708           2       100      F             | 
|    multiplier/Res[25]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_23/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_23/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0100 0.441091 1.54936  1.99045           1       100                    | 
|    i_0_1_22/A                    INV_X1    Fall  1.2950 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_22/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.204118 0.869621 1.07374           1       100                    | 
|    Res_reg[2]/D                  DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[2]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : multiplier/Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[37]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[37]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.23432  4.57713  5.81146           2       100      F             | 
|    multiplier/Res[37]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_47/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_47/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0090 0.225846 1.54936  1.77521           1       100                    | 
|    i_0_1_46/A                    INV_X1    Fall  1.2950 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_46/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.146677 0.869621 1.0163            1       100                    | 
|    Res_reg[14]/D                 DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[14]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : multiplier/Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[38]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[38]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.32933  4.57713  5.90646           2       100      F             | 
|    multiplier/Res[38]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_49/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_49/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0100 0.44035  1.54936  1.98971           1       100                    | 
|    i_0_1_48/A                    INV_X1    Fall  1.2950 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_48/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.212947 0.869621 1.08257           1       100                    | 
|    Res_reg[15]/D                 DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[15]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : multiplier/Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[39]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[39]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.45265  4.57713  6.02978           2       100      F             | 
|    multiplier/Res[39]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_51/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_51/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0090 0.199183 1.54936  1.74854           1       100                    | 
|    i_0_1_50/A                    INV_X1    Fall  1.2950 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_50/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.243009 0.869621 1.11263           1       100                    | 
|    Res_reg[16]/D                 DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[16]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[40]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[40]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.43799  4.57713  6.01512           2       100      F             | 
|    multiplier/Res[40]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_53/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_53/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0100 0.491047 1.54936  2.04041           1       100                    | 
|    i_0_1_52/A                    INV_X1    Fall  1.2950 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_52/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.113358 0.869621 0.982979          1       100                    | 
|    Res_reg[17]/D                 DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[17]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[43]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[43]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.22619  4.57713  5.80332           2       100      F             | 
|    multiplier/Res[43]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_59/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_59/ZN                   AOI22_X1  Fall  1.2950 0.0210 0.0100 0.27481  1.54936  1.82417           1       100                    | 
|    i_0_1_58/A                    INV_X1    Fall  1.2950 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_58/ZN                   INV_X1    Rise  1.3060 0.0110 0.0060 0.120097 0.869621 0.989718          1       100                    | 
|    Res_reg[20]/D                 DLH_X1    Rise  1.3060 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[20]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3060        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : multiplier/Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870  0.0870 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870  0.0000 0.0320                      1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380  0.0510 0.0140             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380  0.0000 0.0140                      3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960  0.0580 0.0480             13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    multiplier/Res_reg[32]/G      DLH_X1    Rise  1.1980  0.0020 0.0480                      0.985498                                    F             | 
|    multiplier/Res_reg[32]/Q      DLH_X1    Rise  1.2760  0.0780 0.0190             1.94173  4.57713  6.51886           2       100      F             | 
|    multiplier/Res[32]                      Rise  1.2760  0.0000                                                                                       | 
|    i_0_1_37/B2                   AOI22_X1  Rise  1.2750 -0.0010 0.0190    -0.0010           1.62303                                                   | 
|    i_0_1_37/ZN                   AOI22_X1  Fall  1.2960  0.0210 0.0100             0.192216 1.54936  1.74158           1       100                    | 
|    i_0_1_36/A                    INV_X1    Fall  1.2960  0.0000 0.0100                      1.54936                                                   | 
|    i_0_1_36/ZN                   INV_X1    Rise  1.3070  0.0110 0.0060             0.225386 0.869621 1.09501           1       100                    | 
|    Res_reg[9]/D                  DLH_X1    Rise  1.3070  0.0000 0.0060                      0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[9]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[41]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[41]/Q      DLH_X1    Rise  1.2750 0.0770 0.0190 1.68665  4.57713  6.26378           2       100      F             | 
|    multiplier/Res[41]                      Rise  1.2750 0.0000                                                                           | 
|    i_0_1_55/B2                   AOI22_X1  Rise  1.2750 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_55/ZN                   AOI22_X1  Fall  1.2960 0.0210 0.0090 0.259007 1.54936  1.80837           1       100                    | 
|    i_0_1_54/A                    INV_X1    Fall  1.2960 0.0000 0.0090          1.54936                                                   | 
|    i_0_1_54/ZN                   INV_X1    Rise  1.3070 0.0110 0.0060 0.206355 0.869621 1.07598           1       100                    | 
|    Res_reg[18]/D                 DLH_X1    Rise  1.3070 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[18]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3070        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0610        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[28]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[28]/Q      DLH_X1    Rise  1.2760 0.0780 0.0190 2.11374  4.57713  6.69087           2       100      F             | 
|    multiplier/Res[28]                      Rise  1.2760 0.0000                                                                           | 
|    i_0_1_29/B2                   AOI22_X1  Rise  1.2760 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_29/ZN                   AOI22_X1  Fall  1.2970 0.0210 0.0100 0.301395 1.54936  1.85075           1       100                    | 
|    i_0_1_28/A                    INV_X1    Fall  1.2970 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_28/ZN                   INV_X1    Rise  1.3080 0.0110 0.0060 0.266693 0.869621 1.13631           1       100                    | 
|    Res_reg[5]/D                  DLH_X1    Rise  1.3080 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[5]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3080        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : multiplier/Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[33]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[33]/Q      DLH_X1    Rise  1.2740 0.0760 0.0180 1.28889  4.57713  5.86602           2       100      F             | 
|    multiplier/Res[33]                      Rise  1.2740 0.0000                                                                           | 
|    i_0_1_39/B2                   AOI22_X1  Rise  1.2740 0.0000 0.0180          1.62303                                                   | 
|    i_0_1_39/ZN                   AOI22_X1  Fall  1.2960 0.0220 0.0100 0.599216 1.54936  2.14858           1       100                    | 
|    i_0_1_38/A                    INV_X1    Fall  1.2960 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_38/ZN                   INV_X1    Rise  1.3080 0.0120 0.0060 0.353954 0.869621 1.22358           1       100                    | 
|    Res_reg[10]/D                 DLH_X1    Rise  1.3080 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[10]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3080        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0620        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : multiplier/Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[31]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[31]/Q      DLH_X1    Rise  1.2750 0.0770 0.0190 1.77981  4.57713  6.35694           2       100      F             | 
|    multiplier/Res[31]                      Rise  1.2750 0.0000                                                                           | 
|    i_0_1_35/B2                   AOI22_X1  Rise  1.2750 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_35/ZN                   AOI22_X1  Fall  1.2970 0.0220 0.0110 0.720599 1.54936  2.26996           1       100                    | 
|    i_0_1_34/A                    INV_X1    Fall  1.2970 0.0000 0.0110          1.54936                                                   | 
|    i_0_1_34/ZN                   INV_X1    Rise  1.3090 0.0120 0.0070 0.372107 0.869621 1.24173           1       100                    | 
|    Res_reg[8]/D                  DLH_X1    Rise  1.3090 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[8]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3090        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0630        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[24]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[24]/Q      DLH_X1    Rise  1.2760 0.0780 0.0200 1.9962   4.86206  6.85826           2       100      F             | 
|    multiplier/Res[24]                      Rise  1.2760 0.0000                                                                           | 
|    i_0_1_16/B2                   AOI22_X1  Rise  1.2760 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_16/ZN                   AOI22_X1  Fall  1.2980 0.0220 0.0100 0.400056 1.54936  1.94942           1       100                    | 
|    i_0_1_15/A                    INV_X1    Fall  1.2980 0.0000 0.0100          1.54936                                                   | 
|    i_0_1_15/ZN                   INV_X1    Rise  1.3100 0.0120 0.0070 0.420248 0.869621 1.28987           1       100                    | 
|    Res_reg[1]/D                  DLH_X1    Rise  1.3100 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[1]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3100        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : multiplier/Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[30]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[30]/Q      DLH_X1    Rise  1.2760 0.0780 0.0190 1.90357  4.57713  6.48071           2       100      F             | 
|    multiplier/Res[30]                      Rise  1.2760 0.0000                                                                           | 
|    i_0_1_33/B2                   AOI22_X1  Rise  1.2760 0.0000 0.0190          1.62303                                                   | 
|    i_0_1_33/ZN                   AOI22_X1  Fall  1.2980 0.0220 0.0110 0.469319 1.54936  2.01868           1       100                    | 
|    i_0_1_32/A                    INV_X1    Fall  1.2980 0.0000 0.0110          1.54936                                                   | 
|    i_0_1_32/ZN                   INV_X1    Rise  1.3100 0.0120 0.0070 0.292997 0.869621 1.16262           1       100                    | 
|    Res_reg[7]/D                  DLH_X1    Rise  1.3100 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[7]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3100        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : B_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[31]/G               DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    B_reg_reg[31]/Q               DLH_X1    Rise  1.3010 0.0730 0.0140 1.09665  2.81591  3.91256           2       100      F             | 
|    i_0_1_124/C1                  AOI211_X1 Rise  1.3010 0.0000 0.0140          1.6552                                                    | 
|    i_0_1_124/ZN                  AOI211_X1 Fall  1.3170 0.0160 0.0080 0.702264 0.869621 1.57188           1       100                    | 
|    Res_reg[31]/D                 DLH_X1    Fall  1.3170 0.0000 0.0080          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[31]/G                 DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0310 1.2530 | 
| data required time                       |  1.2530        | 
|                                          |                | 
| data arrival time                        |  1.3170        | 
| data required time                       | -1.2530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : multiplier/Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
| Data Path:                                                                                                                               | 
|    multiplier/Res_reg[29]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
|    multiplier/Res_reg[29]/Q      DLH_X1    Rise  1.2770 0.0790 0.0200 2.32371  4.57713  6.90085           2       100      F             | 
|    multiplier/Res[29]                      Rise  1.2770 0.0000                                                                           | 
|    i_0_1_31/B2                   AOI22_X1  Rise  1.2770 0.0000 0.0200          1.62303                                                   | 
|    i_0_1_31/ZN                   AOI22_X1  Fall  1.2990 0.0220 0.0110 0.410888 1.54936  1.96025           1       100                    | 
|    i_0_1_30/A                    INV_X1    Fall  1.2990 0.0000 0.0110          1.54936                                                   | 
|    i_0_1_30/ZN                   INV_X1    Rise  1.3110 0.0120 0.0060 0.19029  0.869621 1.05991           1       100                    | 
|    Res_reg[6]/D                  DLH_X1    Rise  1.3110 0.0000 0.0060          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Fall  1.1390 0.0000                                                                           | 
|    i_0_1_189/A1                  OR2_X2    Fall  1.1390 0.0000 0.0150          1.41515                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Fall  1.2210 0.0820 0.0340 20.0804  31.5359  51.6163           32      100      F    K        | 
|    Res_reg[6]/G                  DLH_X1    Fall  1.2220 0.0010 0.0340          0.894119                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2220 1.2220 | 
| library hold check                       |  0.0250 1.2470 | 
| data required time                       |  1.2470        | 
|                                          |                | 
| data arrival time                        |  1.3110        | 
| data required time                       | -1.2470        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[18]/D 
  
 Path Start Point : A_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[18] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[18]/G               DLH_X1    Rise  1.2250 0.0000 0.0740          0.985498                                    F             | 
|    A_reg_reg[18]/Q               DLH_X1    Rise  1.2960 0.0710 0.0120 0.792499 2.23761  3.03011           2       100      F             | 
|    multiplier/A[18]                        Rise  1.2960 0.0000                                                                           | 
|    multiplier/i_0_43/A2          AND2_X1   Rise  1.2960 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_43/ZN          AND2_X1   Rise  1.3260 0.0300 0.0070 0.28838  0.869621 1.158             1       100                    | 
|    multiplier/A_in_reg[18]/D     DLH_X1    Rise  1.3260 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[18]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3260        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0650        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[16]/D 
  
 Path Start Point : A_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[16] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[16]/G               DLH_X1    Rise  1.2250 0.0000 0.0740          0.985498                                    F             | 
|    A_reg_reg[16]/Q               DLH_X1    Rise  1.2960 0.0710 0.0120 0.604569 2.38404  2.98861           2       100      F             | 
|    multiplier/A[16]                        Rise  1.2960 0.0000                                                                           | 
|    multiplier/i_0_41/A2          AND2_X1   Rise  1.2960 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_41/ZN          AND2_X1   Rise  1.3270 0.0310 0.0080 0.345764 0.869621 1.21538           1       100                    | 
|    multiplier/A_in_reg[16]/D     DLH_X1    Rise  1.3270 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[16]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3270        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[6]/D 
  
 Path Start Point : B_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[6]/G                DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    B_reg_reg[6]/Q                DLH_X1    Rise  1.2980 0.0700 0.0110 0.504385 2.38404  2.88842           2       100      F             | 
|    multiplier/B[6]                         Rise  1.2980 0.0000                                                                           | 
|    multiplier/i_0_56/A2          AND2_X1   Rise  1.2980 0.0000 0.0110          0.97463                                                   | 
|    multiplier/i_0_56/ZN          AND2_X1   Rise  1.3280 0.0300 0.0070 0.308204 0.869621 1.17782           1       100                    | 
|    multiplier/B_in_reg[6]/D      DLH_X1    Rise  1.3280 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/B_in_reg[6]/G        DLH_X1    Fall  1.2400 0.0060 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2400 1.2400 | 
| library hold check                       |  0.0220 1.2620 | 
| data required time                       |  1.2620        | 
|                                          |                | 
| data arrival time                        |  1.3280        | 
| data required time                       | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[10]/D 
  
 Path Start Point : A_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[10] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870  0.0870 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870  0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880  0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240  0.0360 0.0170             2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240  0.0000 0.0170                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250  0.1010 0.0740             31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    A_reg_reg[10]/G               DLH_X1    Rise  1.2260  0.0010 0.0740                      0.985498                                    F             | 
|    A_reg_reg[10]/Q               DLH_X1    Rise  1.2980  0.0720 0.0130             1.29891  2.23761  3.53652           2       100      F             | 
|    multiplier/A[10]                        Rise  1.2980  0.0000                                                                                       | 
|    multiplier/i_0_35/A2          AND2_X1   Rise  1.2980  0.0000 0.0130                      0.97463                                                   | 
|    multiplier/i_0_35/ZN          AND2_X1   Rise  1.3290  0.0310 0.0080             0.431437 0.869621 1.30106           1       100                    | 
|    multiplier/A_in_reg[10]/D     DLH_X1    Rise  1.3280 -0.0010 0.0080    -0.0010           0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[10]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3280        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0670        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[21]/D 
  
 Path Start Point : A_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[21] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[21]/G               DLH_X1    Rise  1.2290 0.0040 0.0740          0.985498                                    F             | 
|    A_reg_reg[21]/Q               DLH_X1    Rise  1.2990 0.0700 0.0110 0.440809 2.34073  2.78154           2       100      F             | 
|    multiplier/A[21]                        Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_46/A2          AND2_X1   Rise  1.2990 0.0000 0.0110          0.97463                                                   | 
|    multiplier/i_0_46/ZN          AND2_X1   Rise  1.3290 0.0300 0.0070 0.285275 0.869621 1.1549            1       100                    | 
|    multiplier/A_in_reg[21]/D     DLH_X1    Rise  1.3290 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[21]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3290        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[19]/D 
  
 Path Start Point : B_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[19] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[19]/G               DLH_X1    Rise  1.2290 0.0040 0.0740          0.985498                                    F             | 
|    B_reg_reg[19]/Q               DLH_X1    Rise  1.2990 0.0700 0.0120 0.453475 2.44835  2.90182           2       100      F             | 
|    multiplier/B[19]                        Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_69/A2          AND2_X1   Rise  1.2990 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_69/ZN          AND2_X1   Rise  1.3290 0.0300 0.0070 0.193538 0.869621 1.06316           1       100                    | 
|    multiplier/B_in_reg[19]/D     DLH_X1    Rise  1.3290 0.0000 0.0070          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/B_in_reg[19]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3290        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[11]/D 
  
 Path Start Point : A_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[11] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870  0.0870 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870  0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880  0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240  0.0360 0.0170             2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240  0.0000 0.0170                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250  0.1010 0.0740             31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    A_reg_reg[11]/G               DLH_X1    Rise  1.2260  0.0010 0.0740                      0.985498                                    F             | 
|    A_reg_reg[11]/Q               DLH_X1    Rise  1.2980  0.0720 0.0130             1.02409  2.44835  3.47244           2       100      F             | 
|    multiplier/A[11]                        Rise  1.2980  0.0000                                                                                       | 
|    multiplier/i_0_36/A2          AND2_X1   Rise  1.2980  0.0000 0.0130                      0.97463                                                   | 
|    multiplier/i_0_36/ZN          AND2_X1   Rise  1.3300  0.0320 0.0080             0.634788 0.869621 1.50441           1       100                    | 
|    multiplier/A_in_reg[11]/D     DLH_X1    Rise  1.3290 -0.0010 0.0080    -0.0010           0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[11]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3290        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[12]/D 
  
 Path Start Point : A_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[12] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000  1.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000  0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870  0.0870 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870  0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880  0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240  0.0360 0.0170             2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240  0.0000 0.0170                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250  0.1010 0.0740             31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    A_reg_reg[12]/G               DLH_X1    Rise  1.2260  0.0010 0.0740                      0.985498                                    F             | 
|    A_reg_reg[12]/Q               DLH_X1    Rise  1.2980  0.0720 0.0130             1.08628  2.44835  3.53463           2       100      F             | 
|    multiplier/A[12]                        Rise  1.2980  0.0000                                                                                       | 
|    multiplier/i_0_37/A2          AND2_X1   Rise  1.2980  0.0000 0.0130                      0.97463                                                   | 
|    multiplier/i_0_37/ZN          AND2_X1   Rise  1.3300  0.0320 0.0080             0.551126 0.869621 1.42075           1       100                    | 
|    multiplier/A_in_reg[12]/D     DLH_X1    Rise  1.3290 -0.0010 0.0080    -0.0010           0.914139                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[12]/G       DLH_X1    Fall  1.2390 0.0050 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2390 1.2390 | 
| library hold check                       |  0.0220 1.2610 | 
| data required time                       |  1.2610        | 
|                                          |                | 
| data arrival time                        |  1.3290        | 
| data required time                       | -1.2610        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[2]/D 
  
 Path Start Point : A_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[2]/G                DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    A_reg_reg[2]/Q                DLH_X1    Rise  1.2990 0.0710 0.0120 0.719336 2.23761  2.95695           2       100      F             | 
|    multiplier/A[2]                         Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_27/A2          AND2_X1   Rise  1.2990 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_27/ZN          AND2_X1   Rise  1.3300 0.0310 0.0080 0.568436 0.869621 1.43806           1       100                    | 
|    multiplier/A_in_reg[2]/D      DLH_X1    Rise  1.3300 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[2]/G        DLH_X1    Fall  1.2400 0.0060 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2400 1.2400 | 
| library hold check                       |  0.0220 1.2620 | 
| data required time                       |  1.2620        | 
|                                          |                | 
| data arrival time                        |  1.3300        | 
| data required time                       | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[6]/D 
  
 Path Start Point : A_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[6] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[6]/G                DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    A_reg_reg[6]/Q                DLH_X1    Rise  1.2990 0.0710 0.0120 0.900785 2.38404  3.28482           2       100      F             | 
|    multiplier/A[6]                         Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_31/A2          AND2_X1   Rise  1.2990 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_31/ZN          AND2_X1   Rise  1.3300 0.0310 0.0080 0.478164 0.869621 1.34778           1       100                    | 
|    multiplier/A_in_reg[6]/D      DLH_X1    Rise  1.3300 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/A_in_reg[6]/G        DLH_X1    Fall  1.2400 0.0060 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2400 1.2400 | 
| library hold check                       |  0.0220 1.2620 | 
| data required time                       |  1.2620        | 
|                                          |                | 
| data arrival time                        |  1.3300        | 
| data required time                       | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[0]/D 
  
 Path Start Point : B_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[0] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[0]/G                DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    B_reg_reg[0]/Q                DLH_X1    Rise  1.2990 0.0710 0.0120 0.855443 2.34073  3.19617           2       100      F             | 
|    multiplier/B[0]                         Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_50/A2          AND2_X1   Rise  1.2990 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_50/ZN          AND2_X1   Rise  1.3300 0.0310 0.0080 0.526273 0.869621 1.39589           1       100                    | 
|    multiplier/B_in_reg[0]/D      DLH_X1    Rise  1.3300 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/B_in_reg[0]/G        DLH_X1    Fall  1.2400 0.0060 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2400 1.2400 | 
| library hold check                       |  0.0220 1.2620 | 
| data required time                       |  1.2620        | 
|                                          |                | 
| data arrival time                        |  1.3300        | 
| data required time                       | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[2]/D 
  
 Path Start Point : B_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[2] (DLH_X1) 
                       (negative level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0170 2.57087  1.24879  3.81966           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0170          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2250 0.1010 0.0740 31.9965  57.2236  89.2201           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[2]/G                DLH_X1    Rise  1.2280 0.0030 0.0740          0.985498                                    F             | 
|    B_reg_reg[2]/Q                DLH_X1    Rise  1.2990 0.0710 0.0120 0.819391 2.23761  3.057             2       100      F             | 
|    multiplier/B[2]                         Rise  1.2990 0.0000                                                                           | 
|    multiplier/i_0_52/A2          AND2_X1   Rise  1.2990 0.0000 0.0120          0.97463                                                   | 
|    multiplier/i_0_52/ZN          AND2_X1   Rise  1.3300 0.0310 0.0080 0.468903 0.869621 1.33852           1       100                    | 
|    multiplier/B_in_reg[2]/D      DLH_X1    Rise  1.3300 0.0000 0.0080          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Fall  1.1390 0.0520 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Fall  1.1390 0.0000 0.0150          1.44682                                     F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Rise  1.1920 0.0530 0.0500 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Rise  1.1920 0.0000 0.0500          6.25843                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Fall  1.2340 0.0420 0.0280 25.0827  46.3184  71.4011           47      100      F    K        | 
|    multiplier/B_in_reg[2]/G        DLH_X1    Fall  1.2400 0.0060 0.0280          0.894119                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.2400 1.2400 | 
| library hold check                       |  0.0220 1.2620 | 
| data required time                       |  1.2620        | 
|                                          |                | 
| data arrival time                        |  1.3300        | 
| data required time                       | -1.2620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 433M, CVMEM - 1745M, PVMEM - 2263M)
