

================================================================
== Vivado HLS Report for 'memcachedPipeline_dispatch'
================================================================
* Date:           Wed Oct 21 12:18:36 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      4.20|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.20ns
ST_1: tmp19 [1/1] 0.00ns
:5  %tmp19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i45P(i45* @demux2getPath_V, i32 1)

ST_1: stg_4 [1/1] 0.00ns
:6  br i1 %tmp19, label %._crit_edge59, label %._crit_edge

ST_1: tmp1 [1/1] 2.91ns
._crit_edge59:0  %tmp1 = call i45 @_ssdm_op_Read.ap_fifo.volatile.i45P(i45* @demux2getPath_V)

ST_1: getCtrlWord_address_V [1/1] 0.00ns
._crit_edge59:1  %getCtrlWord_address_V = trunc i45 %tmp1 to i32

ST_1: tmp_length_V_load_new6 [1/1] 0.00ns
._crit_edge59:2  %tmp_length_V_load_new6 = call i13 @_ssdm_op_PartSelect.i13.i45.i32.i32(i45 %tmp1, i32 32, i32 44)

ST_1: tmp [1/1] 0.00ns
._crit_edge59:3  %tmp = call i7 @_ssdm_op_PartSelect.i7.i45.i32.i32(i45 %tmp1, i32 38, i32 44)

ST_1: op2_assign [1/1] 0.00ns
._crit_edge59:5  %op2_assign = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp, i6 0)

ST_1: tmp_162 [1/1] 1.29ns
._crit_edge59:6  %tmp_162 = icmp ugt i13 %tmp_length_V_load_new6, %op2_assign

ST_1: tmp_V [1/1] 0.00ns
._crit_edge59:11  %tmp_V = call i12 @_ssdm_op_PartSelect.i12.i45.i32.i32(i45 %tmp1, i32 32, i32 43)


 <State 2>: 2.91ns
ST_2: stg_12 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i40* %memRdCmd_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_13 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1470, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1471, [1 x i8]* @str1471, [8 x i8]* @str1470) nounwind

ST_2: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @str1466, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1467, [1 x i8]* @str1467, [8 x i8]* @str1466) nounwind

ST_2: stg_15 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @str1438, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1439, [1 x i8]* @str1439, [8 x i8]* @str1438)

ST_2: stg_16 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

ST_2: tmp_159 [1/1] 0.00ns
._crit_edge59:4  %tmp_159 = zext i7 %tmp to i8

ST_2: tmp_163 [1/1] 1.24ns
._crit_edge59:7  %tmp_163 = add i8 1, %tmp_159

ST_2: tmp_count_V [1/1] 0.71ns
._crit_edge59:8  %tmp_count_V = select i1 %tmp_162, i8 %tmp_163, i8 %tmp_159

ST_2: tmp_1 [1/1] 0.00ns
._crit_edge59:9  %tmp_1 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %getCtrlWord_address_V)

ST_2: stg_21 [1/1] 0.00ns
._crit_edge59:10  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCmd_V, i40 %tmp_1)

ST_2: stg_22 [1/1] 2.91ns
._crit_edge59:12  call void @_ssdm_op_Write.ap_fifo.volatile.i12P(i12* @disp2rec_V_V, i12 %tmp_V)

ST_2: stg_23 [1/1] 0.00ns
._crit_edge59:13  br label %._crit_edge

ST_2: stg_24 [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fa53ecf2ba0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ demux2getPath_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed08d10; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; mode=0x7fa531fe5a70; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp19                  (nbreadreq     ) [ 011]
stg_4                  (br            ) [ 000]
tmp1                   (read          ) [ 000]
getCtrlWord_address_V  (trunc         ) [ 011]
tmp_length_V_load_new6 (partselect    ) [ 000]
tmp                    (partselect    ) [ 011]
op2_assign             (bitconcatenate) [ 000]
tmp_162                (icmp          ) [ 011]
tmp_V                  (partselect    ) [ 011]
stg_12                 (specinterface ) [ 000]
stg_13                 (specinterface ) [ 000]
stg_14                 (specinterface ) [ 000]
stg_15                 (specinterface ) [ 000]
stg_16                 (specpipeline  ) [ 000]
tmp_159                (zext          ) [ 000]
tmp_163                (add           ) [ 000]
tmp_count_V            (select        ) [ 000]
tmp_1                  (bitconcatenate) [ 000]
stg_21                 (write         ) [ 000]
stg_22                 (write         ) [ 000]
stg_23                 (br            ) [ 000]
stg_24                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="demux2getPath_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demux2getPath_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="disp2rec_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i45P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i45P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1470"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1471"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1466"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1467"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1438"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1439"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1128"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp19_nbreadreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="45" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp19/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="45" slack="0"/>
<pin id="74" dir="0" index="1" bw="45" slack="0"/>
<pin id="75" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stg_21_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="40" slack="0"/>
<pin id="81" dir="0" index="2" bw="40" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_21/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="stg_22_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="1"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_22/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="getCtrlWord_address_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="45" slack="0"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="getCtrlWord_address_V/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_length_V_load_new6_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="13" slack="0"/>
<pin id="99" dir="0" index="1" bw="45" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="7" slack="0"/>
<pin id="102" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_load_new6/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="45" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="op2_assign_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="13" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_162_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_V_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="45" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_159_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_159/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_163_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="7" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_163/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_count_V_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="7" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_count_V/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="40" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="1"/>
<pin id="161" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="tmp19_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp19 "/>
</bind>
</comp>

<comp id="169" class="1005" name="getCtrlWord_address_V_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="getCtrlWord_address_V "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="1"/>
<pin id="176" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_162_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="1"/>
<pin id="186" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="72" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="72" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="107" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="97" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="72" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="141" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="78" pin=2"/></net>

<net id="168"><net_src comp="64" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="93" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="177"><net_src comp="107" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="182"><net_src comp="125" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="187"><net_src comp="131" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdCmd_V | {2 }
	Port: disp2rec_V_V | {2 }
  - Chain level:
	State 1
		op2_assign : 1
		tmp_162 : 2
	State 2
		tmp_163 : 1
		tmp_count_V : 2
		tmp_1 : 3
		stg_21 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|  select  |      tmp_count_V_fu_150      |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |        tmp_163_fu_144        |    0    |    7    |
|----------|------------------------------|---------|---------|
|   icmp   |        tmp_162_fu_125        |    0    |    5    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp19_nbreadreq_fu_64    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |        tmp1_read_fu_72       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_21_write_fu_78      |    0    |    0    |
|          |      stg_22_write_fu_85      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |  getCtrlWord_address_V_fu_93 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          | tmp_length_V_load_new6_fu_97 |    0    |    0    |
|partselect|          tmp_fu_107          |    0    |    0    |
|          |         tmp_V_fu_131         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       op2_assign_fu_117      |    0    |    0    |
|          |         tmp_1_fu_157         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |        tmp_159_fu_141        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    20   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|getCtrlWord_address_V_reg_169|   32   |
|        tmp19_reg_165        |    1   |
|       tmp_162_reg_179       |    1   |
|        tmp_V_reg_184        |   12   |
|         tmp_reg_174         |    7   |
+-----------------------------+--------+
|            Total            |   53   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   20   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   53   |    -   |
+-----------+--------+--------+
|   Total   |   53   |   20   |
+-----------+--------+--------+
