#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019fc99aca60 .scope module, "tb" "tb" 2 2;
 .timescale -9 -12;
v0000019fc9909a80_0 .var "data_in", 7 0;
v0000019fc9909ee0_0 .net "data_tx", 0 0, v0000019fc990a020_0;  1 drivers
v0000019fc990a0c0_0 .var "reset", 0 0;
v0000019fc9909c60_0 .var "send", 0 0;
v0000019fc990a160_0 .var "sys_clk", 0 0;
v0000019fc990a200_0 .net "tx_active", 0 0, v0000019fc98a9b60_0;  1 drivers
v0000019fc990a3e0_0 .net "tx_done", 0 0, v0000019fc9909940_0;  1 drivers
E_0000019fc98983c0 .event anyedge, v0000019fc9909940_0;
S_0000019fc99acbf0 .scope module, "uut" "tx" 2 10, 3 1 0, S_0000019fc99aca60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "send";
    .port_info 2 /INPUT 1 "sys_clk";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "data_tx";
    .port_info 5 /OUTPUT 1 "active_flag";
    .port_info 6 /OUTPUT 1 "done_flag";
v0000019fc990a840_0 .net "active_flag", 0 0, v0000019fc98a9b60_0;  alias, 1 drivers
v0000019fc9909da0_0 .net "baud_clk_w", 0 0, v0000019fc99a7160_0;  1 drivers
v0000019fc9909e40_0 .net "data_in", 7 0, v0000019fc9909a80_0;  1 drivers
v0000019fc990a340_0 .net "data_tx", 0 0, v0000019fc990a020_0;  alias, 1 drivers
v0000019fc990a5c0_0 .net "done_flag", 0 0, v0000019fc9909940_0;  alias, 1 drivers
v0000019fc990a660_0 .net "parity_bit_w", 0 0, v0000019fc98ade40_0;  1 drivers
v0000019fc9909f80_0 .net "reset", 0 0, v0000019fc990a0c0_0;  1 drivers
v0000019fc990a700_0 .net "send", 0 0, v0000019fc9909c60_0;  1 drivers
v0000019fc990a7a0_0 .net "sys_clk", 0 0, v0000019fc990a160_0;  1 drivers
S_0000019fc99acd80 .scope module, "unit1" "baudgen" 3 14, 4 3 0, S_0000019fc99acbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /OUTPUT 1 "baud_clk";
P_0000019fc98986c0 .param/l "clk_per_bit" 0 4 9, +C4<00000000000000000000000001010111>;
v0000019fc99a7160_0 .var "baud_clk", 0 0;
v0000019fc98b02f0_0 .var "clock_count", 6 0;
v0000019fc98adad0_0 .net "reset", 0 0, v0000019fc990a0c0_0;  alias, 1 drivers
v0000019fc98adb70_0 .net "sys_clk", 0 0, v0000019fc990a160_0;  alias, 1 drivers
E_0000019fc9898880 .event posedge, v0000019fc98adad0_0, v0000019fc98adb70_0;
S_0000019fc98adc10 .scope module, "unit2" "parity" 3 18, 5 1 0, S_0000019fc99acbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 1 "parity_bit";
v0000019fc98adda0_0 .net "data_in", 7 0, v0000019fc9909a80_0;  alias, 1 drivers
v0000019fc98ade40_0 .var "parity_bit", 0 0;
v0000019fc98adee0_0 .net "reset", 0 0, v0000019fc990a0c0_0;  alias, 1 drivers
E_0000019fc9898a80 .event anyedge, v0000019fc98adad0_0, v0000019fc98adda0_0;
S_0000019fc98a99d0 .scope module, "unit3" "piso" 3 22, 6 1 0, S_0000019fc99acbf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "baud_clk";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "send";
    .port_info 4 /INPUT 1 "parity_bit";
    .port_info 5 /OUTPUT 1 "data_tx";
    .port_info 6 /OUTPUT 1 "active_flag";
    .port_info 7 /OUTPUT 1 "done_flag";
P_0000019fc989f110 .param/l "active" 0 6 18, +C4<00000000000000000000000000000001>;
P_0000019fc989f148 .param/l "idle" 0 6 17, +C4<00000000000000000000000000000000>;
v0000019fc98a9b60_0 .var "active_flag", 0 0;
v0000019fc98a9c00_0 .net "baud_clk", 0 0, v0000019fc99a7160_0;  alias, 1 drivers
v0000019fc98a9ca0_0 .var "clock_count", 3 0;
v0000019fc98a9d40_0 .net "data_in", 7 0, v0000019fc9909a80_0;  alias, 1 drivers
v0000019fc990a020_0 .var "data_tx", 0 0;
v0000019fc9909940_0 .var "done_flag", 0 0;
v0000019fc990a520_0 .var "frame", 10 0;
v0000019fc9909b20_0 .net "parity_bit", 0 0, v0000019fc98ade40_0;  alias, 1 drivers
v0000019fc9909bc0_0 .net "reset", 0 0, v0000019fc990a0c0_0;  alias, 1 drivers
v0000019fc99099e0_0 .net "send", 0 0, v0000019fc9909c60_0;  alias, 1 drivers
v0000019fc9909d00_0 .var "state", 0 0;
E_0000019fc9898480 .event posedge, v0000019fc98adad0_0, v0000019fc99a7160_0;
    .scope S_0000019fc99acd80;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000019fc98b02f0_0, 0, 7;
    %end;
    .thread T_0;
    .scope S_0000019fc99acd80;
T_1 ;
    %wait E_0000019fc9898880;
    %load/vec4 v0000019fc98adad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc99a7160_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000019fc98b02f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019fc98b02f0_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0000019fc98b02f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000019fc98b02f0_0, 0;
    %load/vec4 v0000019fc99a7160_0;
    %assign/vec4 v0000019fc99a7160_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000019fc98b02f0_0, 0;
    %load/vec4 v0000019fc99a7160_0;
    %inv;
    %assign/vec4 v0000019fc99a7160_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019fc98adc10;
T_2 ;
    %wait E_0000019fc9898a80;
    %load/vec4 v0000019fc98adee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019fc98ade40_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019fc98adda0_0;
    %xor/r;
    %store/vec4 v0000019fc98ade40_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000019fc98a99d0;
T_3 ;
    %wait E_0000019fc9898480;
    %load/vec4 v0000019fc9909bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019fc98a9ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc990a020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc98a9b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909940_0, 0;
    %pushi/vec4 2047, 0, 11;
    %assign/vec4 v0000019fc990a520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019fc9909d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909d00_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc990a020_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019fc98a9ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc98a9b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909940_0, 0;
    %load/vec4 v0000019fc99099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc9909d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc98a9b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000019fc9909b20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019fc98a9d40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000019fc990a520_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000019fc990a520_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000019fc990a020_0, 0;
    %load/vec4 v0000019fc98a9ca0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019fc98a9ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc9909940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc98a9b60_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000019fc990a520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000019fc990a520_0, 0;
    %load/vec4 v0000019fc98a9ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000019fc98a9ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019fc98a9b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019fc9909940_0, 0;
T_3.9 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019fc99aca60;
T_4 ;
    %delay 50000, 0;
    %load/vec4 v0000019fc990a160_0;
    %inv;
    %store/vec4 v0000019fc990a160_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019fc99aca60;
T_5 ;
    %vpi_call 2 23 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019fc99aca60 {0 0 0};
    %vpi_call 2 25 "$monitor", $time, "   The Outputs:  Data Tx = %b  Done Flag = %b  Active Flag = %b The Inputs:   Reset = %b  Data In = %b  Send = %b ", v0000019fc9909ee0_0, v0000019fc990a3e0_0, v0000019fc990a200_0, v0000019fc990a0c0_0, v0000019fc9909a80_0, v0000019fc9909c60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000019fc99aca60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019fc990a160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019fc990a0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019fc9909c60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019fc990a0c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 55, 0, 8;
    %store/vec4 v0000019fc9909a80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019fc9909c60_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000019fc990a3e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_0000019fc98983c0;
    %jmp T_6.0;
T_6.1 ;
    %delay 100000, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "tx.v";
    "baudgen.v";
    "parity.v";
    "piso.v";
