

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Nov  9 10:54:10 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_fir
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.291 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 9.000 ns | 9.000 ns |    4|    4| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_x1_V_1_load = load i32* @s_x1_V_1, align 4"   --->   Operation 5 'load' 's_x1_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%coeff_1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_1_V)"   --->   Operation 6 'read' 'coeff_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_1_load, %coeff_1_V_read" [./fir.h:54]   --->   Operation 7 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%coeff_0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_0_V)"   --->   Operation 8 'read' 'coeff_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (2.29ns)   --->   "%call_ret = call fastcc { i32, i32 } @exec.1(i32* %x_V, i32 %coeff_0_V_read)"   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_1_load, %coeff_1_V_read" [./fir.h:54]   --->   Operation 10 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%s_x_V_2_load = load i32* @s_x_V_2, align 4"   --->   Operation 11 'load' 's_x_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%s_x1_V_2_load = load i32* @s_x1_V_2, align 4"   --->   Operation 12 'load' 's_x1_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%coeff_2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_2_V)"   --->   Operation 13 'read' 'coeff_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.29ns)   --->   "%mul_ln68_1 = mul i32 %s_x1_V_2_load, %coeff_2_V_read" [./fir.h:54]   --->   Operation 14 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %s_x1_V_1_load, i32* @s_x_V_2, align 4"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "store i32 %s_x_V_2_load, i32* @s_x1_V_2, align 4"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32 } @exec.1(i32* %x_V, i32 %coeff_0_V_read)"   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_int_0_V = extractvalue { i32, i32 } %call_ret, 0"   --->   Operation 18 'extractvalue' 'x_int_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%y_int_0_V = extractvalue { i32, i32 } %call_ret, 1"   --->   Operation 19 'extractvalue' 'y_int_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%s_x_V_1_load = load i32* @s_x_V_1, align 4"   --->   Operation 20 'load' 's_x_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%s_y0_V_1_load = load i32* @s_y0_V_1, align 4"   --->   Operation 21 'load' 's_y0_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%y_int_1_V = load i32* @s_y1_V_1, align 4"   --->   Operation 22 'load' 'y_int_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln68 = add i32 %s_y0_V_1_load, %y_int_0_V" [./fir.h:53]   --->   Operation 23 'add' 'add_ln68' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %x_int_0_V, i32* @s_x_V_1, align 4"   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %s_x_V_1_load, i32* @s_x1_V_1, align 4"   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %mul_ln68, i32* @s_y0_V_1, align 4" [./fir.h:54]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %add_ln68, i32* @s_y1_V_1, align 4" [./fir.h:53]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%s_y0_V_2_load = load i32* @s_y0_V_2, align 4"   --->   Operation 28 'load' 's_y0_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%y_int_2_V = load i32* @s_y1_V_2, align 4"   --->   Operation 29 'load' 'y_int_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.66ns)   --->   "%add_ln68_1 = add i32 %s_y0_V_2_load, %y_int_1_V" [./fir.h:53]   --->   Operation 30 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (2.29ns)   --->   "%mul_ln68_1 = mul i32 %s_x1_V_2_load, %coeff_2_V_read" [./fir.h:54]   --->   Operation 31 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %mul_ln68_1, i32* @s_y0_V_2, align 4" [./fir.h:54]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %add_ln68_1, i32* @s_y1_V_2, align 4" [./fir.h:53]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%s_x_V_3_load = load i32* @s_x_V_3, align 4"   --->   Operation 34 'load' 's_x_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%s_x1_V_3_load = load i32* @s_x1_V_3, align 4"   --->   Operation 35 'load' 's_x1_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%s_y0_V_3_load = load i32* @s_y0_V_3, align 4"   --->   Operation 36 'load' 's_y0_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%y_int_3_V = load i32* @s_y1_V_3, align 4"   --->   Operation 37 'load' 'y_int_3_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%coeff_3_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_3_V)"   --->   Operation 38 'read' 'coeff_3_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.66ns)   --->   "%add_ln68_2 = add i32 %s_y0_V_3_load, %y_int_2_V" [./fir.h:53]   --->   Operation 39 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (2.29ns)   --->   "%mul_ln68_2 = mul i32 %s_x1_V_3_load, %coeff_3_V_read" [./fir.h:54]   --->   Operation 40 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %s_x1_V_2_load, i32* @s_x_V_3, align 4"   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %s_x_V_3_load, i32* @s_x1_V_3, align 4"   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %add_ln68_2, i32* @s_y1_V_3, align 4" [./fir.h:53]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %y_V, i32 %y_int_3_V)" [fir.cpp:46]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_3_V), !map !52"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_2_V), !map !58"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_1_V), !map !64"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_0_V), !map !70"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %x_V), !map !76"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_V), !map !80"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:21]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:22]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %coeff_0_V, i32* %coeff_1_V, i32* %coeff_2_V, i32* %coeff_3_V, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:24]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:27]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir.cpp:29]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.29ns)   --->   "%mul_ln68_2 = mul i32 %s_x1_V_3_load, %coeff_3_V_read" [./fir.h:54]   --->   Operation 57 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %mul_ln68_2, i32* @s_y0_V_3, align 4" [./fir.h:54]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %y_V, i32 %y_int_3_V)" [fir.cpp:46]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:48]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	'load' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.x1.V') on static variable 's_x1_V_1' [41]  (0 ns)
	'mul' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.y0.V', ./fir.h:54) [46]  (2.29 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	wire read on port 'coeff_0_V' [36]  (0 ns)
	'call' operation ('call_ret') to 'exec.1' [37]  (2.29 ns)

 <State 3>: 2.29ns
The critical path consists of the following:
	'mul' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.y0.V', ./fir.h:54) [57]  (2.29 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'mul' operation ('systolic<ap_int<32>, ap_int<32>, ap_int<32> >.y0.V', ./fir.h:54) [68]  (2.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
