
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 363.719 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_OUT_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_s_axis_tdata_width_out' not present in instantiated entity will be ignored [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:93]
WARNING: [Synth 8-614] signal 'S_AXIS_TDATA' is read in the process but is not in the sensitivity list [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element f_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:218]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:220]
WARNING: [Synth 8-6014] Unused sequential element d_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element c_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:217]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element H0_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:278]
WARNING: [Synth 8-6014] Unused sequential element H1_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:279]
WARNING: [Synth 8-6014] Unused sequential element H2_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element H3_s_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[511]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[510]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[509]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[508]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[507]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[506]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[505]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[504]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[503]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[502]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[501]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[500]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[499]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[498]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[497]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[496]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[495]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[494]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[493]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[492]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[491]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[490]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[489]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[488]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[487]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[486]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[485]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[484]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[483]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[482]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[481]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[480]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[479]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[478]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[477]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[476]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[475]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[474]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[473]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[472]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[471]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[470]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[469]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[468]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[467]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[466]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[465]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[464]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[463]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[462]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[461]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[460]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[459]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[458]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[457]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[456]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[455]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[454]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[453]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[452]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[451]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[450]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[449]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[448]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[447]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[446]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[445]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[444]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[443]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[442]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[441]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[440]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[439]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[438]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[437]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[436]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[435]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[434]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[433]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[432]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[431]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[430]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[429]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[428]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[427]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[426]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[425]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[424]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[423]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[422]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[421]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[420]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[419]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[418]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[417]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[416]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[415]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[414]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 417.031 ; gain = 153.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 417.031 ; gain = 153.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 749.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'StreamCopIPCore_v1_0_S00_AXIS'
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tempFinished" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:218]
WARNING: [Synth 8-327] inferring latch for variable 'tempOut_reg' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:148]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              startstate |                              000 |                              000
                   ito15 |                              001 |                              001
                   ito31 |                              010 |                              010
                   ito47 |                              011 |                              011
                   ito63 |                              100 |                              100
                laststep |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'StreamCopIPCore_v1_0_S00_AXIS'
WARNING: [Synth 8-327] inferring latch for variable 'startFor2_reg' [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:170]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/nextState" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/StreamCopIPCore_v1_0_S00_AXIS_inst/i_reg was removed.  [c:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/0760/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:218]
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg )
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[0]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[1]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[2]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[3]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[4]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[5]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[6]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[7]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[8]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[9]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[10]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[11]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[12]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[13]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[14]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[15]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[16]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[17]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[18]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[19]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[20]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[21]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[22]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[23]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[24]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[25]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[26]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[27]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[28]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[29]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[30]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[31]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[32]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[33]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[34]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[35]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[36]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[37]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[38]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[39]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[40]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[41]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[42]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[43]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[44]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[45]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[46]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[47]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[48]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[49]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[50]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[51]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[52]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[53]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[54]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[55]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[56]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[57]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[58]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[59]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[60]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[61]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[62]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[63]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[64]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[65]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[66]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[67]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[68]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[69]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[70]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[71]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[72]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[73]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[74]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[75]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[76]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[77]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[78]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[79]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[80]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[81]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[82]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[83]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[84]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[85]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[86]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[87]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[88]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[89]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[90]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[91]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[92]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[93]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[94]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[95]' (LD) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[0]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[1]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[2]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[3]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[35]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]  is always disabled
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]  is always disabled
WARNING: [Synth 8-264] enable of latch \U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 749.121 ; gain = 485.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[127]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[126]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[125]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[124]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[123]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[122]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[121]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[120]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[119]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[118]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[117]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[116]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[115]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[114]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[113]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[112]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[111]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[110]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[109]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[108]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[107]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[106]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[105]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[104]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[103]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[102]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[101]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[100]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[99]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[98]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[97]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempOut_reg[96]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[127]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[126]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[125]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[124]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[123]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[122]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[121]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[120]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[119]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[118]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[117]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[116]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[115]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[114]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[113]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[112]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[111]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[110]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[109]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[108]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[107]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[106]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[105]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[104]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[103]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[102]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[101]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[100]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[99]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[98]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[97]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[96]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     7|
|5     |LUT5 |     4|
|6     |LUT6 |     8|
|7     |FDRE |    11|
|8     |LD   |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |    38|
|2     |  U0                                   |StreamCopIPCore_v1_0          |    38|
|3     |    StreamCopIPCore_v1_0_S00_AXIS_inst |StreamCopIPCore_v1_0_S00_AXIS |    38|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 935 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 766.586 ; gain = 170.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 766.586 ; gain = 502.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 772.793 ; gain = 520.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rute/Documents/GitHub/CR_Project/MD5Project/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
