<stg><name>CMFinterrupt</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %Sinc) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Saida) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @CMFinterrupt_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %Sinc_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %Sinc) nounwind

]]></Node>
<StgValue><ssdm name="Sinc_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1">
<![CDATA[
:4  %clk_load = load i1* @clk, align 1

]]></Node>
<StgValue><ssdm name="clk_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp = xor i1 %clk_load, %Sinc_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 %Sinc_read, i1* @clk, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="12" name="Sinc" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Sinc"/></StgValue>
</port>
<port id="13" name="Saida" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="Saida"/></StgValue>
</port>
<port id="14" name="clk" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="clk"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="17" from="Sinc" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="18" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="19" from="Saida" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecTopModule" to="StgValue_4" fromId="20" toId="4">
</dataflow>
<dataflow id="23" from="CMFinterrupt_str" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="25" from="_ssdm_op_Read.ap_auto.i1" to="Sinc_read" fromId="24" toId="5">
</dataflow>
<dataflow id="26" from="Sinc" to="Sinc_read" fromId="12" toId="5">
</dataflow>
<dataflow id="27" from="clk" to="clk_load" fromId="14" toId="6">
</dataflow>
<dataflow id="28" from="clk_load" to="tmp" fromId="6" toId="7">
</dataflow>
<dataflow id="29" from="Sinc_read" to="tmp" fromId="5" toId="7">
</dataflow>
<dataflow id="30" from="tmp" to="StgValue_8" fromId="7" toId="8">
</dataflow>
<dataflow id="31" from="Sinc_read" to="StgValue_9" fromId="5" toId="9">
</dataflow>
<dataflow id="32" from="clk" to="StgValue_9" fromId="14" toId="9">
</dataflow>
<dataflow id="33" from="tmp" to="StgValue_1" fromId="7" toId="1">
</dataflow>
</dataflows>


</stg>
