// Seed: 2972902007
module module_0 ();
  always_latch
  `define pp_1 0
  final `pp_1 <= `pp_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_3 = 32'd87
) (
    output tri id_0,
    input supply0 _id_1,
    output wand id_2,
    input uwire _id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri1 id_7[id_3 : id_1]
);
  assign #(-1  : -1  : -1) id_0 = id_4;
  module_0 modCall_1 ();
  wire id_9;
endmodule
module module_2 ();
  wire id_1, id_2;
  wire id_3;
  ;
  wire [-1 : 1 'b0] id_4;
  module_0 modCall_1 ();
endmodule
