`timescale 1ns/1ps
module d_ff (D, clk, Q);
  input wire D;
  input wire clk;
  output reg Q;
  always @(posedge clk)
    Q<=D;
endmodule