<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PDStack Middleware Library: cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDStack Middleware Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT Struct Reference<div class="ingroups"><a class="el" href="group__group__pdstack__data__structures.html">Data structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>Structure containing status bits. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acca6bdd2f857986623d396b8c7297f4e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#acca6bdd2f857986623d396b8c7297f4e">dfltDataRole</a>: 2</td></tr>
<tr class="memdesc:acca6bdd2f857986623d396b8c7297f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 01:00 - Default data role.  <a href="#acca6bdd2f857986623d396b8c7297f4e">More...</a><br /></td></tr>
<tr class="separator:acca6bdd2f857986623d396b8c7297f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4550f50e83ce7fe484a99f11f359ca61"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a4550f50e83ce7fe484a99f11f359ca61">dfltDataPref</a>: 1</td></tr>
<tr class="memdesc:a4550f50e83ce7fe484a99f11f359ca61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 02 - Preferred data role in case of DRP.  <a href="#a4550f50e83ce7fe484a99f11f359ca61">More...</a><br /></td></tr>
<tr class="separator:a4550f50e83ce7fe484a99f11f359ca61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe7d53aec78f55f4c399d73a8e95d53"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#adbe7d53aec78f55f4c399d73a8e95d53">dfltPowerRole</a>: 2</td></tr>
<tr class="memdesc:adbe7d53aec78f55f4c399d73a8e95d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 04:03 - Default power role.  <a href="#adbe7d53aec78f55f4c399d73a8e95d53">More...</a><br /></td></tr>
<tr class="separator:adbe7d53aec78f55f4c399d73a8e95d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa757dfcccc08b52ee82049561338b3c9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#aa757dfcccc08b52ee82049561338b3c9">dfltPowerPref</a>: 1</td></tr>
<tr class="memdesc:aa757dfcccc08b52ee82049561338b3c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 05 - Preferred power role in case of DRP.  <a href="#aa757dfcccc08b52ee82049561338b3c9">More...</a><br /></td></tr>
<tr class="separator:aa757dfcccc08b52ee82049561338b3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9a869f5ea32afe6bf8836560a84be7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a5b9a869f5ea32afe6bf8836560a84be7">curDataRole</a>: 1</td></tr>
<tr class="memdesc:a5b9a869f5ea32afe6bf8836560a84be7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 06 - Current data role.  <a href="#a5b9a869f5ea32afe6bf8836560a84be7">More...</a><br /></td></tr>
<tr class="separator:a5b9a869f5ea32afe6bf8836560a84be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10fbf10860c77ea058bf0cc586398e92"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a10fbf10860c77ea058bf0cc586398e92">reserved0</a>: 1</td></tr>
<tr class="memdesc:a10fbf10860c77ea058bf0cc586398e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 07 - Reserved.  <a href="#a10fbf10860c77ea058bf0cc586398e92">More...</a><br /></td></tr>
<tr class="separator:a10fbf10860c77ea058bf0cc586398e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d88dd13f8c133b810dd2a72ea29092a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a0d88dd13f8c133b810dd2a72ea29092a">curPowerRole</a>: 1</td></tr>
<tr class="memdesc:a0d88dd13f8c133b810dd2a72ea29092a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 08 - Current power role.  <a href="#a0d88dd13f8c133b810dd2a72ea29092a">More...</a><br /></td></tr>
<tr class="separator:a0d88dd13f8c133b810dd2a72ea29092a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5a0a330e0ee6fdad8b5ab2c2456809"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a8d5a0a330e0ee6fdad8b5ab2c2456809">minState</a>: 1</td></tr>
<tr class="memdesc:a8d5a0a330e0ee6fdad8b5ab2c2456809"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 09 - Whether in Min state (due to GotoMin).  <a href="#a8d5a0a330e0ee6fdad8b5ab2c2456809">More...</a><br /></td></tr>
<tr class="separator:a8d5a0a330e0ee6fdad8b5ab2c2456809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cb30275a587ced24f9cbdb8c5912b4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#ae7cb30275a587ced24f9cbdb8c5912b4">contractExist</a>: 1</td></tr>
<tr class="memdesc:ae7cb30275a587ced24f9cbdb8c5912b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 10 - Whether explicit contract exists.  <a href="#ae7cb30275a587ced24f9cbdb8c5912b4">More...</a><br /></td></tr>
<tr class="separator:ae7cb30275a587ced24f9cbdb8c5912b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa397dc97c5eb9b8b39d3efbba613615"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#aaa397dc97c5eb9b8b39d3efbba613615">emcaPresent</a>: 1</td></tr>
<tr class="memdesc:aaa397dc97c5eb9b8b39d3efbba613615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 11 - EMCA detected or not.  <a href="#aaa397dc97c5eb9b8b39d3efbba613615">More...</a><br /></td></tr>
<tr class="separator:aaa397dc97c5eb9b8b39d3efbba613615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223a3c3a34dfac43f8fa89c5ad06d392"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a223a3c3a34dfac43f8fa89c5ad06d392">vconnSrc</a>: 1</td></tr>
<tr class="memdesc:a223a3c3a34dfac43f8fa89c5ad06d392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 12 - Whether CCG is VConn source.  <a href="#a223a3c3a34dfac43f8fa89c5ad06d392">More...</a><br /></td></tr>
<tr class="separator:a223a3c3a34dfac43f8fa89c5ad06d392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4863222313ba763624c5cb9c22fba9c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#ad4863222313ba763624c5cb9c22fba9c">vconnOn</a>: 1</td></tr>
<tr class="memdesc:ad4863222313ba763624c5cb9c22fba9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 13 - Whether VConn is ON.  <a href="#ad4863222313ba763624c5cb9c22fba9c">More...</a><br /></td></tr>
<tr class="separator:ad4863222313ba763624c5cb9c22fba9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ece9c1a66e0bf77c49af7f097f97b0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#aa1ece9c1a66e0bf77c49af7f097f97b0">rpStatus</a>: 1</td></tr>
<tr class="memdesc:aa1ece9c1a66e0bf77c49af7f097f97b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 14 - Current Rp status.  <a href="#aa1ece9c1a66e0bf77c49af7f097f97b0">More...</a><br /></td></tr>
<tr class="separator:aa1ece9c1a66e0bf77c49af7f097f97b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa471f26b806ccae2c54867fc17730857"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#aa471f26b806ccae2c54867fc17730857">peRdy</a>: 1</td></tr>
<tr class="memdesc:aa471f26b806ccae2c54867fc17730857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 15 - Whether policy engine is in Ready state.  <a href="#aa471f26b806ccae2c54867fc17730857">More...</a><br /></td></tr>
<tr class="separator:aa471f26b806ccae2c54867fc17730857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42dd2b86760e5f03516b6389e93f726f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a42dd2b86760e5f03516b6389e93f726f">ccgSpecRev</a>: 2</td></tr>
<tr class="memdesc:a42dd2b86760e5f03516b6389e93f726f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 17:16 - USB PD revision supported by the EZ-PD(TM) CCG firmware.  <a href="#a42dd2b86760e5f03516b6389e93f726f">More...</a><br /></td></tr>
<tr class="separator:a42dd2b86760e5f03516b6389e93f726f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5137f8b8686cabf39bb09edef83b4a1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#aa5137f8b8686cabf39bb09edef83b4a1">peerPd3Supp</a>: 1</td></tr>
<tr class="memdesc:aa5137f8b8686cabf39bb09edef83b4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 18 - Whether port partner supports PD 3.0.  <a href="#aa5137f8b8686cabf39bb09edef83b4a1">More...</a><br /></td></tr>
<tr class="separator:aa5137f8b8686cabf39bb09edef83b4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab38454b66593f1a3d1fa1893e008283e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#ab38454b66593f1a3d1fa1893e008283e">peerUnchunkSupp</a>: 1</td></tr>
<tr class="memdesc:ab38454b66593f1a3d1fa1893e008283e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 19 - Whether port partner supports unchunked messages.  <a href="#ab38454b66593f1a3d1fa1893e008283e">More...</a><br /></td></tr>
<tr class="separator:ab38454b66593f1a3d1fa1893e008283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8460cb651b0cd0a6f55bfaabab3e40f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#ae8460cb651b0cd0a6f55bfaabab3e40f">emcaSpecRev</a>: 2</td></tr>
<tr class="memdesc:ae8460cb651b0cd0a6f55bfaabab3e40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 21:20 - USB PD revision supported by cable marker.  <a href="#ae8460cb651b0cd0a6f55bfaabab3e40f">More...</a><br /></td></tr>
<tr class="separator:ae8460cb651b0cd0a6f55bfaabab3e40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537460474151f0e652d30b86c1f00332"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a537460474151f0e652d30b86c1f00332">emcaType</a>: 1</td></tr>
<tr class="memdesc:a537460474151f0e652d30b86c1f00332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 22 - EMCA type: Passive=0, Active=1.  <a href="#a537460474151f0e652d30b86c1f00332">More...</a><br /></td></tr>
<tr class="separator:a537460474151f0e652d30b86c1f00332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed14efbae4fe44715be5602e45727e2"><td class="memItemLeft" align="right" valign="top"><a id="abed14efbae4fe44715be5602e45727e2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#abed14efbae4fe44715be5602e45727e2">eprStatus</a>: 1</td></tr>
<tr class="memdesc:abed14efbae4fe44715be5602e45727e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 23 - Whether EZ-PD(TM) CCG in EPR mode or not. <br /></td></tr>
<tr class="separator:abed14efbae4fe44715be5602e45727e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6890fd2ee74f04c956a54b9f0d732996"><td class="memItemLeft" align="right" valign="top"><a id="a6890fd2ee74f04c956a54b9f0d732996"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a6890fd2ee74f04c956a54b9f0d732996">eprSnkEnable</a>: 1</td></tr>
<tr class="memdesc:a6890fd2ee74f04c956a54b9f0d732996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 24 - EPR sink feature enable. <br /></td></tr>
<tr class="separator:a6890fd2ee74f04c956a54b9f0d732996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa85df8c7563c58cdbcb6bb048db882"><td class="memItemLeft" align="right" valign="top"><a id="a2aa85df8c7563c58cdbcb6bb048db882"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a2aa85df8c7563c58cdbcb6bb048db882">eprSrcEnable</a>: 1</td></tr>
<tr class="memdesc:a2aa85df8c7563c58cdbcb6bb048db882"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 25 - EPR source feature enable. <br /></td></tr>
<tr class="separator:a2aa85df8c7563c58cdbcb6bb048db882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc69b198af127f28065e0a30d79b9ae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__pdstack__pd__port__status__ec__t_1_1_p_d___p_o_r_t___s_t_a_t.html#a7bc69b198af127f28065e0a30d79b9ae">reserved2</a>: 6</td></tr>
<tr class="memdesc:a7bc69b198af127f28065e0a30d79b9ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 31:26 - Reserved field.  <a href="#a7bc69b198af127f28065e0a30d79b9ae">More...</a><br /></td></tr>
<tr class="separator:a7bc69b198af127f28065e0a30d79b9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="acca6bdd2f857986623d396b8c7297f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca6bdd2f857986623d396b8c7297f4e">&#9670;&nbsp;</a></span>dfltDataRole</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::dfltDataRole</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 01:00 - Default data role. </p>

</div>
</div>
<a id="a4550f50e83ce7fe484a99f11f359ca61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4550f50e83ce7fe484a99f11f359ca61">&#9670;&nbsp;</a></span>dfltDataPref</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::dfltDataPref</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 02 - Preferred data role in case of DRP. </p>

</div>
</div>
<a id="adbe7d53aec78f55f4c399d73a8e95d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe7d53aec78f55f4c399d73a8e95d53">&#9670;&nbsp;</a></span>dfltPowerRole</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::dfltPowerRole</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 04:03 - Default power role. </p>

</div>
</div>
<a id="aa757dfcccc08b52ee82049561338b3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa757dfcccc08b52ee82049561338b3c9">&#9670;&nbsp;</a></span>dfltPowerPref</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::dfltPowerPref</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 05 - Preferred power role in case of DRP. </p>

</div>
</div>
<a id="a5b9a869f5ea32afe6bf8836560a84be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9a869f5ea32afe6bf8836560a84be7">&#9670;&nbsp;</a></span>curDataRole</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::curDataRole</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 06 - Current data role. </p>

</div>
</div>
<a id="a10fbf10860c77ea058bf0cc586398e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10fbf10860c77ea058bf0cc586398e92">&#9670;&nbsp;</a></span>reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 07 - Reserved. </p>

</div>
</div>
<a id="a0d88dd13f8c133b810dd2a72ea29092a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d88dd13f8c133b810dd2a72ea29092a">&#9670;&nbsp;</a></span>curPowerRole</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::curPowerRole</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 08 - Current power role. </p>

</div>
</div>
<a id="a8d5a0a330e0ee6fdad8b5ab2c2456809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5a0a330e0ee6fdad8b5ab2c2456809">&#9670;&nbsp;</a></span>minState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::minState</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 09 - Whether in Min state (due to GotoMin). </p>

</div>
</div>
<a id="ae7cb30275a587ced24f9cbdb8c5912b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cb30275a587ced24f9cbdb8c5912b4">&#9670;&nbsp;</a></span>contractExist</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::contractExist</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 10 - Whether explicit contract exists. </p>

</div>
</div>
<a id="aaa397dc97c5eb9b8b39d3efbba613615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa397dc97c5eb9b8b39d3efbba613615">&#9670;&nbsp;</a></span>emcaPresent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::emcaPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 11 - EMCA detected or not. </p>

</div>
</div>
<a id="a223a3c3a34dfac43f8fa89c5ad06d392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a223a3c3a34dfac43f8fa89c5ad06d392">&#9670;&nbsp;</a></span>vconnSrc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::vconnSrc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 12 - Whether CCG is VConn source. </p>

</div>
</div>
<a id="ad4863222313ba763624c5cb9c22fba9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4863222313ba763624c5cb9c22fba9c">&#9670;&nbsp;</a></span>vconnOn</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::vconnOn</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 13 - Whether VConn is ON. </p>

</div>
</div>
<a id="aa1ece9c1a66e0bf77c49af7f097f97b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ece9c1a66e0bf77c49af7f097f97b0">&#9670;&nbsp;</a></span>rpStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::rpStatus</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 14 - Current Rp status. </p>

</div>
</div>
<a id="aa471f26b806ccae2c54867fc17730857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa471f26b806ccae2c54867fc17730857">&#9670;&nbsp;</a></span>peRdy</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::peRdy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 15 - Whether policy engine is in Ready state. </p>

</div>
</div>
<a id="a42dd2b86760e5f03516b6389e93f726f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42dd2b86760e5f03516b6389e93f726f">&#9670;&nbsp;</a></span>ccgSpecRev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::ccgSpecRev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 17:16 - USB PD revision supported by the EZ-PD(TM) CCG firmware. </p>

</div>
</div>
<a id="aa5137f8b8686cabf39bb09edef83b4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5137f8b8686cabf39bb09edef83b4a1">&#9670;&nbsp;</a></span>peerPd3Supp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::peerPd3Supp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 18 - Whether port partner supports PD 3.0. </p>

</div>
</div>
<a id="ab38454b66593f1a3d1fa1893e008283e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab38454b66593f1a3d1fa1893e008283e">&#9670;&nbsp;</a></span>peerUnchunkSupp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::peerUnchunkSupp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 19 - Whether port partner supports unchunked messages. </p>

</div>
</div>
<a id="ae8460cb651b0cd0a6f55bfaabab3e40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8460cb651b0cd0a6f55bfaabab3e40f">&#9670;&nbsp;</a></span>emcaSpecRev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::emcaSpecRev</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 21:20 - USB PD revision supported by cable marker. </p>

</div>
</div>
<a id="a537460474151f0e652d30b86c1f00332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537460474151f0e652d30b86c1f00332">&#9670;&nbsp;</a></span>emcaType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::emcaType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 22 - EMCA type: Passive=0, Active=1. </p>

</div>
</div>
<a id="a7bc69b198af127f28065e0a30d79b9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc69b198af127f28065e0a30d79b9ae">&#9670;&nbsp;</a></span>reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_pdstack_pd_port_status_ec_t::PD_PORT_STAT::reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 31:26 - Reserved field. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PDStack Middleware Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
