

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Sat Sep  1 14:12:15 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        abmofParseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  10021|    2|  10021|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  10019|        21|          1|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    335|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    577|    454|
|Memory           |       60|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     66|
|Register         |        0|      -|   1179|    128|
+-----------------+---------+-------+-------+-------+
|Total            |       60|      1|   1756|    983|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       60|      1|      6|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |parseEvents_mux_3fYi_U2  |parseEvents_mux_3fYi  |        0|      0|    0|   15|
    |parseEvents_urem_eOg_U1  |parseEvents_urem_eOg  |        0|      0|  577|  439|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  577|  454|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |parseEvents_mul_mg8j_U3  |parseEvents_mul_mg8j  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |glPLSlices_V_0_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    |glPLSlices_V_1_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    |glPLSlices_V_2_U  |parseEvents_glPLSbkb  |       20|  0|   0|   240|  720|     1|       172800|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |       60|  0|   0|   720| 2160|     3|       518400|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_324_p2                       |     +    |      0|  0|  38|          31|           1|
    |localCnt_fu_469_p2                |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_445_p2                    |     +    |      0|  0|  25|          25|           1|
    |tmpTmpData_V_fu_591_p2            |     +    |      0|  0|  13|           1|           4|
    |tmp_19_fu_451_p2                  |     +    |      0|  0|  25|          25|          25|
    |tmp_21_fu_685_p2                  |     +    |      0|  0|  23|          16|           1|
    |tmp_8_fu_403_p2                   |     +    |      0|  0|  15|           9|           9|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |p_glPLActiveSliceIdx_3_fu_295_p2  |    and   |      0|  0|   2|           1|           1|
    |tmp_10_fu_330_p2                  |   icmp   |      0|  0|  18|          31|           1|
    |tmp_2_fu_231_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_fu_249_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_5_fu_319_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_217_p2                     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |index_assign_1_1_fu_543_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_2_fu_561_p2        |    or    |      0|  0|  17|          17|           2|
    |index_assign_1_s_fu_525_p2        |    or    |      0|  0|  17|          17|           1|
    |p_glPLActiveSliceIdx_1_fu_261_p2  |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_255_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_9_fu_275_p2                   |    or    |      0|  0|   2|           1|           1|
    |glPLActiveSliceIdx_V_2_fu_237_p3  |  select  |      0|  0|   3|           1|           3|
    |glPLActiveSliceIdx_V_4_fu_267_p3  |  select  |      0|  0|   3|           1|           1|
    |p_glPLActiveSliceIdx_2_fu_281_p3  |  select  |      0|  0|   2|           1|           2|
    |p_glPLActiveSliceIdx_s_fu_223_p3  |  select  |      0|  0|   2|           1|           1|
    |storemerge_fu_457_p3              |  select  |      0|  0|  25|           1|          25|
    |tmp_3_cast_fu_307_p3              |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_tmp_4_fu_289_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 335|         259|         136|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter20  |   9|          2|    1|          2|
    |data_blk_n                |   9|          2|    1|          2|
    |eventSlice_blk_n          |   9|          2|    1|          2|
    |p_07_rec_reg_202          |   9|          2|   31|         62|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  66|         14|   36|         74|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |    1|   0|    1|          0|
    |glCnt                                       |   16|   0|   16|          0|
    |glPLActiveSliceIdx_V                        |    2|   0|    2|          0|
    |glPLSlices_V_0_addr_reg_768                 |    8|   0|    8|          0|
    |glPLSlices_V_0_addr_reg_768_pp0_iter19_reg  |    8|   0|    8|          0|
    |glPLSlices_V_1_addr_reg_774                 |    8|   0|    8|          0|
    |glPLSlices_V_1_addr_reg_774_pp0_iter19_reg  |    8|   0|    8|          0|
    |glPLSlices_V_2_addr_reg_780                 |    8|   0|    8|          0|
    |glPLSlices_V_2_addr_reg_780_pp0_iter19_reg  |    8|   0|    8|          0|
    |i_op_assign_fu_134                          |   16|   0|   16|          0|
    |p_07_rec_reg_202                            |   31|   0|   31|          0|
    |sum                                         |    0|   0|   16|         16|
    |tmp_10_reg_732                              |    1|   0|    1|          0|
    |tmp_10_reg_732_pp0_iter1_reg                |    1|   0|    1|          0|
    |tmp_11_reg_744                              |    1|   0|    1|          0|
    |tmp_12_reg_786                              |    3|   0|    3|          0|
    |tmp_14_reg_753                              |   15|   0|   15|          0|
    |tmp_30_reg_790                              |  720|   0|  720|          0|
    |tmp_31_reg_758                              |    1|   0|    1|          0|
    |tmp_3_cast_reg_718                          |    4|   0|    9|          5|
    |tmp_5_reg_723                               |    1|   0|    1|          0|
    |tmp_8_reg_763                               |    9|   0|    9|          0|
    |tmp_s_reg_748                               |   15|   0|   15|          0|
    |x_reg_737                                   |   15|   0|   15|          0|
    |tmp_11_reg_744                              |   64|  32|    1|          0|
    |tmp_5_reg_723                               |   64|  32|    1|          0|
    |tmp_8_reg_763                               |   64|  32|    9|          0|
    |tmp_s_reg_748                               |   64|  32|   15|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1179| 128|  970|         21|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   parseEvents   | return value |
|data_dout          |  in |   64|   ap_fifo  |       data      |    pointer   |
|data_empty_n       |  in |    1|   ap_fifo  |       data      |    pointer   |
|data_read          | out |    1|   ap_fifo  |       data      |    pointer   |
|eventsArraySize    |  in |   32|   ap_none  | eventsArraySize |    scalar    |
|eventSlice_din     | out |   32|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_full_n  |  in |    1|   ap_fifo  |    eventSlice   |    pointer   |
|eventSlice_write   | out |    1|   ap_fifo  |    eventSlice   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

