2024-02-20 16:46:36,733 - INFO - program_fpga - jtag - Setting up Vivado 'C:\Xilinx\Vivado_Lab\2019.2\bin\setupEnv.bat C:\Xilinx\Vivado_Lab\2019.2\bin XILINX_VIVADO'
2024-02-20 16:46:36,733 - INFO - program_fpga - jtag - Loading Vivado 'C:\Xilinx\Vivado_Lab\2019.2\bin\loader.bat -exec vivado_lab -mode batch -source "C:\validation\Projects\Franco\python\franco_val\venv\lib\site-packages\program_fpga\program_fpga.tcl" -tclargs -hw_server localhost:3121 -hw_device xc7v585t_1 -bit_file C:\Validation\Projects\Franco\python\franco_val\inventm\fpga_images/e1091_08_1_franco_efuse_key.bit -hw_target 210299B721A0 -speed 15000000'
2024-02-20 16:46:41,709 - INFO - program_fpga - jtag - 
2024-02-20 16:46:41,710 - INFO - program_fpga - jtag - ****** Vivado Lab Edition v2019.2 (64-bit)
2024-02-20 16:46:41,710 - INFO - program_fpga - jtag - **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
2024-02-20 16:46:41,711 - INFO - program_fpga - jtag - ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
2024-02-20 16:46:41,711 - INFO - program_fpga - jtag - 
2024-02-20 16:46:41,711 - INFO - program_fpga - jtag - source {C:\validation\Projects\Franco\python\franco_val\venv\lib\site-packages\program_fpga\program_fpga.tcl}
2024-02-20 16:46:41,712 - INFO - program_fpga - jtag - # array set optional [list -hw_server "" -hw_device "" -bit_file "" -hw_target "" -speed "" {*}$argv]
2024-02-20 16:46:41,712 - INFO - program_fpga - jtag - # set hw_server $optional(-hw_server)
2024-02-20 16:46:41,713 - INFO - program_fpga - jtag - # set hw_device $optional(-hw_device)
2024-02-20 16:46:41,713 - INFO - program_fpga - jtag - # set bit_file $optional(-bit_file)
2024-02-20 16:46:41,713 - INFO - program_fpga - jtag - # set hw_target $optional(-hw_target)
2024-02-20 16:46:41,713 - INFO - program_fpga - jtag - # set speed $optional(-speed)
2024-02-20 16:46:41,714 - INFO - program_fpga - jtag - # proc programHwDevice {hw_device bit_file} {
2024-02-20 16:46:41,714 - INFO - program_fpga - jtag - # 	current_hw_device [get_hw_devices $hw_device]
2024-02-20 16:46:41,715 - INFO - program_fpga - jtag - # 	refresh_hw_device -update_hw_probes false [lindex [get_hw_devices $hw_device] 0]
2024-02-20 16:46:41,715 - INFO - program_fpga - jtag - # 	set_property PROBES.FILE {} [get_hw_devices $hw_device]
2024-02-20 16:46:41,716 - INFO - program_fpga - jtag - # 	set_property FULL_PROBES.FILE {} [get_hw_devices $hw_device]
2024-02-20 16:46:41,717 - INFO - program_fpga - jtag - # 	set_property PROGRAM.FILE $bit_file [get_hw_devices $hw_device]
2024-02-20 16:46:41,718 - INFO - program_fpga - jtag - # 	program_hw_devices [get_hw_devices $hw_device]
2024-02-20 16:46:41,718 - INFO - program_fpga - jtag - # }
2024-02-20 16:46:41,719 - INFO - program_fpga - jtag - # proc setUpHwTarget {hw_target speed} {
2024-02-20 16:46:41,719 - INFO - program_fpga - jtag - # 	if {[string match "2*" $hw_target]} {
2024-02-20 16:46:41,720 - INFO - program_fpga - jtag - # 		current_hw_target [get_hw_targets */xilinx_tcf/Digilent/$hw_target]
2024-02-20 16:46:41,720 - INFO - program_fpga - jtag - # 	    set_property PARAM.FREQUENCY $speed [get_hw_targets */xilinx_tcf/Digilent/$hw_target]
2024-02-20 16:46:41,721 - INFO - program_fpga - jtag - # 	} elseif {[string match "0*" $hw_target]} {
2024-02-20 16:46:41,721 - INFO - program_fpga - jtag - # 		current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/$hw_target]
2024-02-20 16:46:41,722 - INFO - program_fpga - jtag - # 	    set_property PARAM.FREQUENCY $speed [get_hw_targets */xilinx_tcf/Xilinx/$hw_target]
2024-02-20 16:46:41,723 - INFO - program_fpga - jtag - # 	} else {
2024-02-20 16:46:41,723 - INFO - program_fpga - jtag - # 	    current_hw_target [get_hw_targets */xilinx_tcf/$hw_target]
2024-02-20 16:46:41,723 - INFO - program_fpga - jtag - # 	    set_property PARAM.FREQUENCY $speed [get_hw_targets */xilinx_tcf/$hw_target]
2024-02-20 16:46:41,724 - INFO - program_fpga - jtag - # 	}
2024-02-20 16:46:41,724 - INFO - program_fpga - jtag - # }
2024-02-20 16:46:41,725 - INFO - program_fpga - jtag - # open_hw
2024-02-20 16:46:41,725 - INFO - program_fpga - jtag - WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
2024-02-20 16:46:41,726 - INFO - program_fpga - jtag - # connect_hw_server -url $hw_server
2024-02-20 16:46:41,726 - INFO - program_fpga - jtag - INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
2024-02-20 16:46:41,726 - INFO - program_fpga - jtag - ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
2024-02-20 16:46:41,727 - INFO - program_fpga - jtag - 
2024-02-20 16:46:41,727 - INFO - program_fpga - jtag - while executing
2024-02-20 16:46:41,727 - INFO - program_fpga - jtag - "connect_hw_server -url $hw_server"
2024-02-20 16:46:41,728 - INFO - program_fpga - jtag - (file "C:\validation\Projects\Franco\python\franco_val\venv\lib\site-packages\program_fpga\program_fpga.tcl" line 35)
2024-02-20 16:46:41,728 - INFO - program_fpga - jtag - INFO: [Common 17-206] Exiting vivado_lab at Tue Feb 20 16:46:41 2024...
2024-02-20 16:46:41,729 - ERROR - program_fpga - jtag - ERROR: [Xicom 50-198] Cannot support out-of-date hw_server.  Update to the latest hw_server.
2024-02-20 16:46:41,729 - ERROR - program_fpga - jtag - ERROR: [Labtools 27-3461] Cannot support an older version of hw_server.
2024-02-20 16:46:41,731 - ERROR - program_fpga - jtag - xc7v585t_1 FPGA programming failed
