Analysis & Synthesis report for simple
Thu May 11 17:37:37 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1
 15. Parameter Settings for User Entity Instance: ram01:ram|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "seg7out:Nseg7out"
 18. Port Connectivity Checks: "datapath:Idatapath|ALU:IALU"
 19. Port Connectivity Checks: "ram01:ram"
 20. Port Connectivity Checks: "PC:IPC"
 21. Port Connectivity Checks: "phasecounter:Iphasecounter"
 22. In-System Memory Content Editor Settings
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 11 17:37:37 2017            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; simple                                           ;
; Top-level Entity Name              ; simple                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 987                                              ;
;     Total combinational functions  ; 946                                              ;
;     Dedicated logic registers      ; 161                                              ;
; Total registers                    ; 161                                              ;
; Total pins                         ; 60                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 65,536                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23I7       ;                    ;
; Top-level entity name                                                      ; simple             ; simple             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; ram01.v                          ; yes             ; User Wizard-Generated File   ; /home/015/a0150403/3rd HW/simple/ram01.v                                  ;         ;
; simple.v                         ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/simple.v                                 ;         ;
; unit_reg.v                       ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/unit_reg.v                               ;         ;
; select_reg.v                     ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/select_reg.v                             ;         ;
; reg_file.v                       ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/reg_file.v                               ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/datapath.v                               ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/PC.v                                     ;         ;
; seg7out.v                        ; yes             ; User Verilog HDL File        ; /home/015/a0150403/3rd HW/simple/seg7out.v                                ;         ;
; phasecounter.v                   ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/phasecounter.v                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_hai1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf                   ;         ;
; db/altsyncram_fk82.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/015/a0150403/3rd HW/simple/db/altsyncram_fk82.tdf                   ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; controller.v                     ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/controller.v                             ;         ;
; fetch.v                          ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/fetch.v                                  ;         ;
; decode.v                         ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/decode.v                                 ;         ;
; ALU.v                            ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/ALU.v                                    ;         ;
; Shift.v                          ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/Shift.v                                  ;         ;
; seg7withhex.v                    ; yes             ; Auto-Found Verilog HDL File  ; /home/015/a0150403/3rd HW/simple/seg7withhex.v                            ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; /opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 987                      ;
;                                             ;                          ;
; Total combinational functions               ; 946                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 501                      ;
;     -- 3 input functions                    ; 349                      ;
;     -- <=2 input functions                  ; 96                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 897                      ;
;     -- arithmetic mode                      ; 49                       ;
;                                             ;                          ;
; Total registers                             ; 161                      ;
;     -- Dedicated logic registers            ; 161                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 60                       ;
; Total memory bits                           ; 65536                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 167                      ;
; Total fan-out                               ; 4318                     ;
; Average fan-out                             ; 3.45                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |simple                                                                ; 946 (1)           ; 161 (0)      ; 65536       ; 0            ; 0       ; 0         ; 60   ; 0            ; |simple                                                                                                                                                          ; work         ;
;    |PC:IPC|                                                            ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|PC:IPC                                                                                                                                                   ; work         ;
;    |controller:Icontroller|                                            ; 18 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|controller:Icontroller                                                                                                                                   ; work         ;
;       |decode:Idecode|                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|controller:Icontroller|decode:Idecode                                                                                                                    ; work         ;
;       |fetch:Ifetch|                                                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|controller:Icontroller|fetch:Ifetch                                                                                                                      ; work         ;
;    |datapath:Idatapath|                                                ; 675 (24)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath                                                                                                                                       ; work         ;
;       |ALU:IALU|                                                       ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|ALU:IALU                                                                                                                              ; work         ;
;       |Shift:IShift|                                                   ; 239 (239)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|Shift:IShift                                                                                                                          ; work         ;
;       |reg_file:Ireg_file|                                             ; 296 (8)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file                                                                                                                    ; work         ;
;          |select_reg:selAreg|                                          ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selAreg                                                                                                 ; work         ;
;          |select_reg:selBreg|                                          ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selBreg                                                                                                 ; work         ;
;          |unit_reg:Ireg0|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0                                                                                                     ; work         ;
;          |unit_reg:Ireg1|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1                                                                                                     ; work         ;
;          |unit_reg:Ireg2|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2                                                                                                     ; work         ;
;          |unit_reg:Ireg3|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3                                                                                                     ; work         ;
;          |unit_reg:Ireg4|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4                                                                                                     ; work         ;
;          |unit_reg:Ireg5|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5                                                                                                     ; work         ;
;          |unit_reg:Ireg6|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6                                                                                                     ; work         ;
;          |unit_reg:Ireg7|                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7                                                                                                     ; work         ;
;    |phasecounter:Iphasecounter|                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|phasecounter:Iphasecounter                                                                                                                               ; work         ;
;    |ram01:ram|                                                         ; 71 (0)            ; 47 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 71 (0)            ; 47 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_hai1:auto_generated|                              ; 71 (0)            ; 47 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated                                                                                 ; work         ;
;             |altsyncram_fk82:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 71 (55)           ; 47 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |seg7out:Iseg7out|                                                  ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Iseg7out                                                                                                                                         ; work         ;
;       |seg7withhex:first|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Iseg7out|seg7withhex:first                                                                                                                       ; work         ;
;       |seg7withhex:fourth|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Iseg7out|seg7withhex:fourth                                                                                                                      ; work         ;
;       |seg7withhex:second|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Iseg7out|seg7withhex:second                                                                                                                      ; work         ;
;       |seg7withhex:third|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Iseg7out|seg7withhex:third                                                                                                                       ; work         ;
;    |seg7out:Nseg7out|                                                  ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Nseg7out                                                                                                                                         ; work         ;
;       |seg7withhex:first|                                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Nseg7out|seg7withhex:first                                                                                                                       ; work         ;
;       |seg7withhex:second|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Nseg7out|seg7withhex:second                                                                                                                      ; work         ;
;       |seg7withhex:third|                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|seg7out:Nseg7out|seg7withhex:third                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                  ; 113 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|sld_hub:auto_hub                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 112 (75)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                  ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |simple|ram01:ram ; /home/015/a0150403/3rd HW/simple/ram01.v ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                     ;
+-----------------------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                                      ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------------------+----------------------------------------------+------------------------+
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[14] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[13] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[12] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[15] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[10] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[9]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[8]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[11] ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[6]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[5]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[4]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg5|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg6|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg4|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg7|rd_dat[7]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg2|rd_dat[2]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg1|rd_dat[2]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0|rd_dat[2]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg3|rd_dat[2]  ; datapath:Idatapath|reg_file:Ireg_file|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 170             ;                                              ;                        ;
+-----------------------------------------------------------------+----------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 161   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 94    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; phasecounter:Iphasecounter|f                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 4                                       ;         ;
+------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |simple|ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftRight1                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftLeft1                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftLeft1                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selBreg|Mux0                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|bus_T[0]                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftLeft0                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|reg_file:Ireg_file|select_reg:selAreg|Mux1                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftRight0                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|bus_T[4]                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftRight1                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|Mux7                                                                                                                                     ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|ALU:IALU|Mux4                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftRight0                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |simple|datapath:Idatapath|Shift:IShift|ShiftRight0                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |simple|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram01:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 12                   ; Signed Integer             ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_hai1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; ram01:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 4096                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7out:Nseg7out"                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..12]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:Idatapath|ALU:IALU"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; SZCV ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram01:ram"                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC:IPC"                                                                                                                                                 ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inaddress ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "inaddress[11..1]" will be connected to GND. ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phasecounter:Iphasecounter"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                       ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 4096  ; Read/Write ; ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 11 17:37:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12019): Can't analyze file -- file processor.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ram01.v
    Info (12023): Found entity 1: ram01
Info (12021): Found 1 design units, including 1 entities, in source file simple.v
    Info (12023): Found entity 1: simple
Warning (12019): Can't analyze file -- file register_.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file unit_reg.v
    Info (12023): Found entity 1: unit_reg
Info (12021): Found 1 design units, including 1 entities, in source file select_reg.v
    Info (12023): Found entity 1: select_reg
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Warning (12019): Can't analyze file -- file szcv.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file PC.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file seg7out.v
    Info (12023): Found entity 1: seg7out
Info (12021): Found 1 design units, including 1 entities, in source file reg_data_out.v
    Info (12023): Found entity 1: reg_data_out
Warning (12019): Can't analyze file -- file output_files/fetch.v is missing
Warning (10236): Verilog HDL Implicit Net warning at simple.v(18): created implicit net for "inaddress"
Warning (10236): Verilog HDL Implicit Net warning at simple.v(18): created implicit net for "addressplus"
Warning (10236): Verilog HDL Implicit Net warning at simple.v(20): created implicit net for "dout"
Warning (10236): Verilog HDL Implicit Net warning at simple.v(22): created implicit net for "immd_en"
Info (12127): Elaborating entity "simple" for the top level hierarchy
Warning (12125): Using design file phasecounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: phasecounter
Info (12128): Elaborating entity "phasecounter" for hierarchy "phasecounter:Iphasecounter"
Info (12128): Elaborating entity "PC" for hierarchy "PC:IPC"
Warning (10230): Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "ram01" for hierarchy "ram01:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram01:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram01:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram01:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf
    Info (12023): Found entity 1: altsyncram_hai1
Info (12128): Elaborating entity "altsyncram_hai1" for hierarchy "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fk82.tdf
    Info (12023): Found entity 1: altsyncram_fk82
Info (12128): Elaborating entity "altsyncram_fk82" for hierarchy "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "4096"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "12"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram01:ram|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Warning (12125): Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: controller
Info (12128): Elaborating entity "controller" for hierarchy "controller:Icontroller"
Warning (12125): Using design file fetch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fetch
Info (12128): Elaborating entity "fetch" for hierarchy "controller:Icontroller|fetch:Ifetch"
Warning (12125): Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode
Info (12128): Elaborating entity "decode" for hierarchy "controller:Icontroller|decode:Idecode"
Warning (10270): Verilog HDL Case Statement warning at decode.v(25): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "op3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "alu_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "sft_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "out_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "immd_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "rdAR_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "rdBR_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "wr_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable "wr_idx", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wr_idx[0]" at decode.v(9)
Info (10041): Inferred latch for "wr_idx[1]" at decode.v(9)
Info (10041): Inferred latch for "wr_idx[2]" at decode.v(9)
Info (10041): Inferred latch for "wr_en" at decode.v(9)
Info (10041): Inferred latch for "rdBR_en" at decode.v(9)
Info (10041): Inferred latch for "rdAR_en" at decode.v(9)
Info (10041): Inferred latch for "immd_en" at decode.v(9)
Info (10041): Inferred latch for "out_en" at decode.v(9)
Info (10041): Inferred latch for "sft_en" at decode.v(9)
Info (10041): Inferred latch for "alu_en" at decode.v(9)
Info (10041): Inferred latch for "op3[0]" at decode.v(9)
Info (10041): Inferred latch for "op3[1]" at decode.v(9)
Info (10041): Inferred latch for "op3[2]" at decode.v(9)
Info (10041): Inferred latch for "op3[3]" at decode.v(9)
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:Idatapath"
Info (12128): Elaborating entity "reg_file" for hierarchy "datapath:Idatapath|reg_file:Ireg_file"
Info (12128): Elaborating entity "unit_reg" for hierarchy "datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"
Warning (10235): Verilog HDL Always Construct warning at unit_reg.v(7): variable "wr_en" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at unit_reg.v(8): variable "wr_dat" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at unit_reg.v(6): inferring latch(es) for variable "rd_dat", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rd_dat[0]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[1]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[2]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[3]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[4]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[5]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[6]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[7]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[8]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[9]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[10]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[11]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[12]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[13]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[14]" at unit_reg.v(7)
Info (10041): Inferred latch for "rd_dat[15]" at unit_reg.v(7)
Info (12128): Elaborating entity "select_reg" for hierarchy "datapath:Idatapath|reg_file:Ireg_file|select_reg:selAreg"
Warning (12125): Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:Idatapath|ALU:IALU"
Warning (10270): Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "carry", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "forout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at ALU.v(9)
Info (10041): Inferred latch for "out[1]" at ALU.v(9)
Info (10041): Inferred latch for "out[2]" at ALU.v(9)
Info (10041): Inferred latch for "out[3]" at ALU.v(9)
Info (10041): Inferred latch for "out[4]" at ALU.v(9)
Info (10041): Inferred latch for "out[5]" at ALU.v(9)
Info (10041): Inferred latch for "out[6]" at ALU.v(9)
Info (10041): Inferred latch for "out[7]" at ALU.v(9)
Info (10041): Inferred latch for "out[8]" at ALU.v(9)
Info (10041): Inferred latch for "out[9]" at ALU.v(9)
Info (10041): Inferred latch for "out[10]" at ALU.v(9)
Info (10041): Inferred latch for "out[11]" at ALU.v(9)
Info (10041): Inferred latch for "out[12]" at ALU.v(9)
Info (10041): Inferred latch for "out[13]" at ALU.v(9)
Info (10041): Inferred latch for "out[14]" at ALU.v(9)
Info (10041): Inferred latch for "out[15]" at ALU.v(9)
Info (10041): Inferred latch for "forout[0]" at ALU.v(9)
Info (10041): Inferred latch for "forout[1]" at ALU.v(9)
Info (10041): Inferred latch for "forout[2]" at ALU.v(9)
Info (10041): Inferred latch for "forout[3]" at ALU.v(9)
Info (10041): Inferred latch for "forout[4]" at ALU.v(9)
Info (10041): Inferred latch for "forout[5]" at ALU.v(9)
Info (10041): Inferred latch for "forout[6]" at ALU.v(9)
Info (10041): Inferred latch for "forout[7]" at ALU.v(9)
Info (10041): Inferred latch for "forout[8]" at ALU.v(9)
Info (10041): Inferred latch for "forout[9]" at ALU.v(9)
Info (10041): Inferred latch for "forout[10]" at ALU.v(9)
Info (10041): Inferred latch for "forout[11]" at ALU.v(9)
Info (10041): Inferred latch for "forout[12]" at ALU.v(9)
Info (10041): Inferred latch for "forout[13]" at ALU.v(9)
Info (10041): Inferred latch for "forout[14]" at ALU.v(9)
Info (10041): Inferred latch for "forout[15]" at ALU.v(9)
Info (10041): Inferred latch for "carry" at ALU.v(9)
Warning (12125): Using design file Shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Shift
Info (12128): Elaborating entity "Shift" for hierarchy "datapath:Idatapath|Shift:IShift"
Warning (10270): Verilog HDL Case Statement warning at Shift.v(8): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable "carry", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "carry" at Shift.v(7)
Info (10041): Inferred latch for "out[0]" at Shift.v(7)
Info (10041): Inferred latch for "out[1]" at Shift.v(7)
Info (10041): Inferred latch for "out[2]" at Shift.v(7)
Info (10041): Inferred latch for "out[3]" at Shift.v(7)
Info (10041): Inferred latch for "out[4]" at Shift.v(7)
Info (10041): Inferred latch for "out[5]" at Shift.v(7)
Info (10041): Inferred latch for "out[6]" at Shift.v(7)
Info (10041): Inferred latch for "out[7]" at Shift.v(7)
Info (10041): Inferred latch for "out[8]" at Shift.v(7)
Info (10041): Inferred latch for "out[9]" at Shift.v(7)
Info (10041): Inferred latch for "out[10]" at Shift.v(7)
Info (10041): Inferred latch for "out[11]" at Shift.v(7)
Info (10041): Inferred latch for "out[12]" at Shift.v(7)
Info (10041): Inferred latch for "out[13]" at Shift.v(7)
Info (10041): Inferred latch for "out[14]" at Shift.v(7)
Info (10041): Inferred latch for "out[15]" at Shift.v(7)
Info (12128): Elaborating entity "seg7out" for hierarchy "seg7out:Iseg7out"
Warning (12125): Using design file seg7withhex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7withhex
Info (12128): Elaborating entity "seg7withhex" for hierarchy "seg7out:Iseg7out|seg7withhex:fourth"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[15]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[14]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[13]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[12]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[11]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[10]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[9]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[8]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[7]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[6]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[5]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[4]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[3]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[2]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[1]" into a selector
    Warning (13048): Converted tri-state node "datapath:Idatapath|bus_T[0]" into a selector
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdBR_dat[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:Idatapath|reg_file:Ireg_file|rdAR_dat[15]" feeding internal logic into a wire
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch controller:Icontroller|decode:Idecode|alu_en has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|fetch:Ifetch|data_out[14]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch controller:Icontroller|decode:Idecode|sft_en has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|fetch:Ifetch|data_out[14]
Warning (13012): Latch controller:Icontroller|decode:Idecode|wr_en has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|fetch:Ifetch|data_out[14]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13012): Latch datapath:Idatapath|ALU:IALU|out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:Icontroller|decode:Idecode|op3[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "segsel" is stuck at VCC
    Warning (13410): Pin "Eseg[0]" is stuck at GND
    Warning (13410): Pin "Eseg[1]" is stuck at VCC
    Warning (13410): Pin "Eseg[2]" is stuck at VCC
    Warning (13410): Pin "Eseg[3]" is stuck at VCC
    Warning (13410): Pin "Eseg[4]" is stuck at VCC
    Warning (13410): Pin "Eseg[5]" is stuck at VCC
    Warning (13410): Pin "Eseg[6]" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "exec"
Info (21057): Implemented 1072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 991 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Thu May 11 17:37:37 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg.


