
*** Running vivado
    with args -log uartlite_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uartlite_wrapper.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jan 16 17:18:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source uartlite_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.988 ; gain = 0.023 ; free physical = 4576 ; free virtual = 12629
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jing/RFSoC2x2-PYNQ/board/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jing/Downloads/vivado-library-zmod-v1-2019.1-2/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_temp_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_temp_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uartlite_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45575
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2797.980 ; gain = 353.715 ; free physical = 2908 ; free virtual = 10961
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:2519]
INFO: [Synth 8-6157] synthesizing module 'uartlite_wrapper' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/hdl/uartlite_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'uartlite' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1175]
INFO: [Synth 8-638] synthesizing module 'uartlite_axi_uartlite_0_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/synth/uartlite_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999001 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2089' bound to instance 'U0' of component 'axi_uartlite' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/synth/uartlite_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/1e5a/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:906]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1617]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2959/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_axi_uartlite_0_0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/synth/uartlite_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-7071] port 'interrupt' of module 'uartlite_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1297]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'uartlite_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1297]
INFO: [Synth 8-6157] synthesizing module 'uartlite_ps8_0_axi_periph_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1583]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZREGGM' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:13]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_cc_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/synth/uartlite_auto_cc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_axi_clock_converter' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_lite_async' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_lite_async' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized2' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:468]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_lite_async__parameterized2' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:513]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_axi_clock_converter' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_cc_0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_0/synth/uartlite_auto_cc_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'uartlite_auto_cc_0' is unconnected for instance 'auto_cc' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:176]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'uartlite_auto_cc_0' is unconnected for instance 'auto_cc' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:176]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'uartlite_auto_cc_0' has 42 connections declared, but only 40 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:176]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZREGGM' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:13]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XT8CD0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:219]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_ds_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/synth/uartlite_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_top' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_axi_downsizer' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_b_downsizer' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_b_downsizer' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_fifo_gen__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_30_axic_fifo__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/9692/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_w_downsizer' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_w_downsizer' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_a_downsizer__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_31_r_downsizer' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_r_downsizer' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_axi_downsizer' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_31_top' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_ds_0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_0/synth/uartlite_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_pc_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_pc_0/synth/uartlite_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_incr_cmd' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wrap_cmd' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_cmd_translator' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_aw_channel' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_b_channel' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-226] default block is never used [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_ar_channel' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s_r_channel' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized2' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'SI_REG' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized3' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized4' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized5' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized6' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axi_register_slice__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:3718]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_31_axi_register_slice' is unconnected for instance 'MI_REG' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_31_axi_register_slice' has 93 connections declared, but only 92 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_b2s' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_31_axi_protocol_converter' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_pc_0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_pc_0/synth/uartlite_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XT8CD0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:219]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_15RVTRP' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:629]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_cc_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/synth/uartlite_auto_cc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_30_axi_clock_converter__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized1' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized1' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single__parameterized3' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single__parameterized3' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_30_axi_clock_converter__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/80bf/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_cc_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_cc_1/synth/uartlite_auto_cc_1.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'uartlite_auto_cc_1' is unconnected for instance 'auto_cc' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:954]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'uartlite_auto_cc_1' is unconnected for instance 'auto_cc' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:954]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'uartlite_auto_cc_1' has 86 connections declared, but only 84 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:954]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_ds_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/synth/uartlite_auto_ds_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_ds_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_ds_1/synth/uartlite_auto_ds_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'uartlite_auto_pc_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_pc_1/synth/uartlite_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_auto_pc_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_auto_pc_1/synth/uartlite_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_15RVTRP' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:629]
INFO: [Synth 8-6157] synthesizing module 'uartlite_xbar_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_xbar_1/synth/uartlite_xbar_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_decoder' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_decerr_slave' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_addr_arbiter_sasd' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_splitter__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_31_axic_register_slice__parameterized7' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized3' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_crossbar_sasd' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_32_axi_crossbar' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_xbar_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_xbar_1/synth/uartlite_xbar_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_ps8_0_axi_periph_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1583]
INFO: [Synth 8-638] synthesizing module 'uartlite_rst_ps8_0_299M_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/synth/uartlite_rst_ps8_0_299M_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/synth/uartlite_rst_ps8_0_299M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138496' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138496]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:138496]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rst_ps8_0_299M_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/synth/uartlite_rst_ps8_0_299M_1.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'uartlite_rst_ps8_0_299M_1' is unconnected for instance 'rst_ps8_0_299M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1421]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'uartlite_rst_ps8_0_299M_1' is unconnected for instance 'rst_ps8_0_299M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1421]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'uartlite_rst_ps8_0_299M_1' is unconnected for instance 'rst_ps8_0_299M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1421]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'uartlite_rst_ps8_0_299M_1' is unconnected for instance 'rst_ps8_0_299M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1421]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_299M' of module 'uartlite_rst_ps8_0_299M_1' has 10 connections declared, but only 6 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1421]
INFO: [Synth 8-638] synthesizing module 'uartlite_rst_ps8_0_99M_1' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/synth/uartlite_rst_ps8_0_99M_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/synth/uartlite_rst_ps8_0_99M_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rst_ps8_0_99M_1' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/synth/uartlite_rst_ps8_0_99M_1.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'uartlite_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1428]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'uartlite_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1428]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'uartlite_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1428]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'uartlite_rst_ps8_0_99M_1' is unconnected for instance 'rst_ps8_0_99M' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1428]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'uartlite_rst_ps8_0_99M_1' has 10 connections declared, but only 6 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1428]
INFO: [Synth 8-6157] synthesizing module 'uartlite_zynq_ultra_ps_e_0_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:2271]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:2271]
INFO: [Synth 8-6157] synthesizing module 'PS8' [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:117754]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [/opt/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp_diablo.v:117754]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4703]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4704]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4705]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3894]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:640]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:640]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:640]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:640]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:640]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_zynq_ultra_ps_e_0_0' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/synth/uartlite_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_awready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_wready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_bid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_bresp' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_bvalid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_arready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_rid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_rdata' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_rresp' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_rlast' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp4_rvalid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_awready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_wready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_bid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_bresp' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_bvalid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_arready' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_rid' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_rdata' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_rresp' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
WARNING: [Synth 8-7071] port 'saxigp6_rlast' of module 'uartlite_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'uartlite_zynq_ultra_ps_e_0_0' has 175 connections declared, but only 145 given [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1435]
INFO: [Synth 8-6155] done synthesizing module 'uartlite' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/synth/uartlite.v:1175]
INFO: [Synth 8-6155] done synthesizing module 'uartlite_wrapper' (0#1) [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/hdl/uartlite_wrapper.v:13]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/14b9/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/3c06/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/e9d8/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:393]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1414]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1415]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1416]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.918 ; gain = 584.652 ; free physical = 2676 ; free virtual = 10701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.918 ; gain = 584.652 ; free physical = 2676 ; free virtual = 10701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3028.918 ; gain = 584.652 ; free physical = 2676 ; free virtual = 10701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3039.887 ; gain = 0.000 ; free physical = 2676 ; free virtual = 10701
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/uartlite_zynq_ultra_ps_e_0_0.xdc] for cell 'uartlite_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3161.363 ; gain = 19.812 ; free physical = 2667 ; free virtual = 10690
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/uartlite_zynq_ultra_ps_e_0_0.xdc] for cell 'uartlite_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0_board.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0_board.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_axi_uartlite_0_0/uartlite_axi_uartlite_0_0.xdc] for cell 'uartlite_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc] for cell 'uartlite_i/rst_ps8_0_299M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_299M_1/uartlite_rst_ps8_0_299M_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1_board.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc] for cell 'uartlite_i/rst_ps8_0_99M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_rst_ps8_0_99M_1/uartlite_rst_ps8_0_99M_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/vivado/constraints/base.xdc]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/vivado/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/vivado/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uartlite_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uartlite_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 54 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.363 ; gain = 0.000 ; free physical = 2667 ; free virtual = 10690
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDR => FDRE: 30 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3161.363 ; gain = 0.000 ; free physical = 2667 ; free virtual = 10690
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3161.363 ; gain = 717.098 ; free physical = 2655 ; free virtual = 10678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 3169.367 ; gain = 725.102 ; free physical = 2655 ; free virtual = 10678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uartlite_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ip/uartlite_zynq_ultra_ps_e_0_0/uartlite_zynq_ultra_ps_e_0_0.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/axi_uartlite_0/U0. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 59).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/rst_ps8_0_299M/U0. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/rst_ps8_0_99M/U0. (constraint file  /home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/rst_ps8_0_299M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/m00_couplers/auto_cc/inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uartlite_i/ps8_0_axi_periph/s01_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3169.367 ; gain = 725.102 ; free physical = 2655 ; free virtual = 10678
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_30_lite_async__parameterized2'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 3169.367 ; gain = 725.102 ; free physical = 2662 ; free virtual = 10688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 16    
	   3 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 26    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 230   
+---Registers : 
	              148 Bit    Registers := 2     
	              146 Bit    Registers := 2     
	              101 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 8     
	               40 Bit    Registers := 16    
	               36 Bit    Registers := 8     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               29 Bit    Registers := 8     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 16    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 30    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 48    
	                4 Bit    Registers := 136   
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 379   
+---Muxes : 
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 8     
	   8 Input   40 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 24    
	   2 Input   36 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 16    
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 24    
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 50    
	   8 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 190   
	   4 Input    2 Bit        Muxes := 29    
	   5 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 189   
	   4 Input    1 Bit        Muxes := 74    
	   3 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.gen/sources_1/bd/uartlite/ipshared/92b2/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3169.367 ; gain = 725.102 ; free physical = 2663 ; free virtual = 10702
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 101             | RAM32M16 x 8   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 101             | RAM32M16 x 8   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 148             | RAM32M16 x 11  | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 4480.219 ; gain = 2035.953 ; free physical = 1401 ; free virtual = 9440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4607.625 ; gain = 2163.359 ; free physical = 1275 ; free virtual = 9314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                            | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 101             | RAM32M16 x 8   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 146             | RAM32M16 x 11  | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 19              | RAM32M16 x 2   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 101             | RAM32M16 x 8   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 148             | RAM32M16 x 11  | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|uartlite_i/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1243]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:221]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/opt/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15] | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]            | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     3|
|2     |CARRY8   |    16|
|3     |LUT1     |   472|
|4     |LUT2     |   337|
|5     |LUT3     |   596|
|6     |LUT4     |   350|
|7     |LUT5     |   768|
|8     |LUT6     |  1031|
|9     |PS8      |     1|
|10    |RAM32M   |     4|
|11    |RAM32M16 |    42|
|12    |RAM32X1D |     4|
|13    |SRL16    |     2|
|14    |SRL16E   |    38|
|15    |SRLC32E  |    70|
|16    |FDCE     |   268|
|17    |FDPE     |   181|
|18    |FDR      |    12|
|19    |FDRE     |  3967|
|20    |FDSE     |    67|
|21    |IBUF     |     3|
|22    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1266 ; free virtual = 9305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6008 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 4623.641 ; gain = 2046.930 ; free physical = 1267 ; free virtual = 9306
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 4623.641 ; gain = 2179.375 ; free physical = 1267 ; free virtual = 9306
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4623.641 ; gain = 0.000 ; free physical = 1564 ; free virtual = 9603
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4633.371 ; gain = 0.000 ; free physical = 1565 ; free virtual = 9603
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  FDR => FDRE: 12 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 42 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 629a3d8f
INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 450 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 4633.371 ; gain = 3188.414 ; free physical = 1565 ; free virtual = 9603
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4093.768; main = 3739.167; forked = 385.004
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5656.918; main = 4633.375; forked = 1033.273
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4657.383 ; gain = 0.000 ; free physical = 1565 ; free virtual = 9604
INFO: [Common 17-1381] The checkpoint '/home/jing/RFSoC2x2-PYNQ/board/RFSoC2x2/base/project/project_1/project_1.runs/synth_1/uartlite_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uartlite_wrapper_utilization_synth.rpt -pb uartlite_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 16 17:20:28 2025...
