pm_br_mpred_cmpl
pm_cmplu_stall_dmiss_l2l3
pm_cmplu_stall_dmiss_l2l3_conflict
pm_cmplu_stall_flush_any_thread
pm_cmplu_stall_fxlong
pm_cmplu_stall_fxu
pm_cmplu_stall_larx
pm_cmplu_stall_lhs
pm_cmplu_stall_lmq_full
pm_cmplu_stall_load_finish
pm_inst_from_on_chip_cache
pm_inst_from_rl2l3_mod
pm_inst_from_rl2l3_shr
pm_inst_from_rl4
pm_mrk_data_from_rl4_cyc
pm_mrk_dpteg_from_l2_mepf
pm_mrk_dpteg_from_rmem
pm_mrk_dtlb_miss
pm_thrd_conc_run_inst
pm_thresh_exc_128
pm_thresh_exc_4096
pm_flush_completion
pm_mem_loc_thresh_ifu
pm_mrk_data_from_l2_disp_conflict_ldhitst_cyc
pm_mrk_derat_miss_64k
pm_radix_pwc_l2_pde_from_l2
pm_thresh_not_met
pm_1plus_ppc_cmpl
pm_br_taken_cmpl
pm_cmplu_stall_lrq_other
pm_cmplu_stall_lsaq_arb
pm_cmplu_stall_lsu
pm_cmplu_stall_lsu_fin
pm_cmplu_stall_lsu_flush_next
pm_cmplu_stall_lsu_mfspr
pm_cmplu_stall_mtfpscr
pm_cmplu_stall_st_fwd
pm_cmplu_stall_stcx
pm_cmplu_stall_store_data
pm_cmplu_stall_store_fin_arb
pm_cmplu_stall_store_finish
pm_cmplu_stall_store_pipe_arb
pm_cmplu_stall_sync_pmu_int
pm_cmplu_stall_tend
pm_data_from_l31_eco_mod
pm_data_from_l3_mepf
pm_data_from_l3_no_conflict
pm_dpteg_from_l3
pm_dpteg_from_rmem
pm_inst_from_l3miss
pm_inst_pump_cpred
pm_inst_pump_mpred
pm_inst_sys_pump_cpred
pm_inst_sys_pump_mpred
pm_inst_sys_pump_mpred_rty
pm_iops_cmpl
pm_ipteg_from_dl2l3_mod
pm_ipteg_from_l31_eco_mod
pm_ipteg_from_l31_eco_shr
pm_ipteg_from_l31_mod
pm_ipteg_from_l31_shr
pm_ipteg_from_l3_mepf
pm_ipteg_from_l3_no_conflict
pm_ipteg_from_l3miss
pm_ld_miss_l1
pm_lsu_reject_lmq_full
pm_lsu_srq_full_cyc
pm_mrk_data_from_l2_disp_conflict_other
pm_mrk_data_from_l31_eco_shr
pm_mrk_data_from_on_chip_cache_cyc
pm_mrk_data_from_rl2l3_shr_cyc
pm_mrk_data_from_rl4
pm_mrk_derat_miss
pm_mrk_fab_rsp_claim_rty
pm_mrk_fab_rsp_dclaim
pm_mrk_fab_rsp_dclaim_cyc
pm_mrk_fab_rsp_rd_rty
pm_mrk_fab_rsp_rd_t_intv
pm_mrk_fab_rsp_rwitm_cyc
pm_mrk_fab_rsp_rwitm_rty
pm_mrk_l2_rc_disp
pm_mrk_l2_rc_done
pm_mrk_l2_tm_req_abort
pm_mrk_larx_fin
pm_mrk_ld_miss_exposed_cyc
pm_ntc_issue_held_darq_full
pm_pmc4_overflow
pm_pmc4_rewind
pm_suspended
pm_sync_mrk_br_link
pm_sync_mrk_br_mpred
pm_thresh_acc
pm_thresh_exc_1024
pm_thresh_exc_256
pm_thresh_met
pm_tlb_hit
pm_tm_trans_run_inst
pm_vector_st_cmpl
pm_cmplu_stall_dmiss_remote
pm_cmplu_stall_dp
pm_cmplu_stall_eieio
pm_cmplu_stall_exception
pm_cmplu_stall_nested_tend
pm_cmplu_stall_ntc_disp_fin
pm_cmplu_stall_ntc_flush
pm_cmplu_stall_other_cmpl
pm_cmplu_stall_paste
pm_cmplu_stall_pm
pm_cmplu_stall_slb
pm_cmplu_stall_spec_finish
pm_darq0_0_3_entries
pm_darq0_10_12_entries
pm_darq0_4_6_entries
pm_darq0_7_9_entries
pm_darq1_0_3_entries
pm_darq_store_reject
pm_darq_store_xmit
pm_data_from_l2
pm_data_from_l31_eco_shr
pm_data_from_l31_mod
pm_data_from_l31_shr
pm_data_from_l3miss
pm_data_from_l3miss_mod
pm_data_from_lmem
pm_data_from_memory
pm_data_from_off_chip_cache
pm_data_from_on_chip_cache
pm_data_from_rl4
pm_data_from_rmem
pm_data_grp_pump_mpred
pm_data_grp_pump_mpred_rty
pm_data_pump_cpred
pm_data_pump_mpred
pm_data_sys_pump_cpred
pm_data_sys_pump_mpred
pm_data_sys_pump_mpred_rty
pm_disp_held_hb_full
pm_disp_starved
pm_dpteg_from_l2
pm_dpteg_from_l31_eco_shr
pm_dpteg_from_l31_mod
pm_dpteg_from_l31_shr
pm_dpteg_from_l3_no_conflict
pm_dpteg_from_lmem
pm_freq_up
pm_fxu_1plus_busy
pm_grp_pump_cpred
pm_inst_from_dl2l3_mod
pm_inst_from_dl2l3_shr
pm_inst_from_dl4
pm_inst_from_dmem
pm_inst_from_l2
pm_inst_from_l2_disp_conflict_ldhitst
pm_inst_from_l2_disp_conflict_other
pm_inst_from_l2_no_conflict
pm_inst_from_l31_eco_shr
pm_inst_from_l31_mod
pm_inst_from_l31_shr
pm_inst_from_l3miss_mod
pm_inst_from_ll4
pm_ipteg_from_l2
pm_ipteg_from_l21_mod
pm_ipteg_from_l21_shr
pm_ipteg_from_l2_mepf
pm_ipteg_from_l2miss
pm_ipteg_from_l3
pm_isq_36_44_entries
pm_itlb_miss
pm_l1_dcache_reload_valid
pm_l1_dcache_reloaded_all
pm_l1_icache_miss
pm_l1_icache_reloaded_all
pm_l1_icache_reloaded_pref
pm_lmq_empty_cyc
pm_mem_loc_thresh_lsu_med
pm_mem_pref
pm_mrk_br_cmpl
pm_mrk_br_mpred_cmpl
pm_mrk_br_taken_cmpl
pm_mrk_bru_fin
pm_mrk_data_from_dl2l3_shr_cyc
pm_mrk_data_from_l3
pm_mrk_data_from_l3miss_cyc
pm_mrk_data_from_ll4
pm_mrk_data_from_ll4_cyc
pm_mrk_dpteg_from_l31_eco_mod
pm_mrk_dpteg_from_l31_eco_shr
pm_mrk_dpteg_from_l3miss
pm_mrk_dpteg_from_ll4
pm_mrk_dpteg_from_lmem
pm_mrk_dpteg_from_rl2l3_shr
pm_mrk_inst
pm_mrk_inst_cmpl
pm_mrk_inst_decoded
pm_mrk_inst_disp
pm_mrk_inst_fin
pm_mrk_inst_issued
pm_mrk_inst_timeo
pm_mrk_st_fwd
pm_mrk_st_l2disp_to_cmpl_cyc
pm_mrk_st_nest
pm_mrk_stall_cmplu_cyc
pm_mrk_stcx_fail
pm_mrk_stcx_fin
pm_non_math_flop_cmpl
pm_ntc_issue_held_other
pm_radix_pwc_l1_pde_from_l3
pm_radix_pwc_l1_pde_from_l3miss
pm_radix_pwc_l2_pte_from_l3
pm_radix_pwc_l3_pde_from_l2
pm_radix_pwc_l3_pde_from_l3
pm_radix_pwc_l3_pte_from_l2
pm_radix_pwc_l3_pte_from_l3
pm_radix_pwc_l3_pte_from_l3miss
pm_radix_pwc_l4_pte_from_l2
pm_radix_pwc_l4_pte_from_l3
pm_run_cyc_st_mode
pm_run_purr
pm_sp_flop_cmpl
pm_sync_mrk_probe_nop
pm_sys_pump_cpred
pm_sys_pump_mpred
pm_vector_flop_cmpl
pm_darq1_4_6_entries
pm_darq1_7_9_entries
pm_data_chip_pump_cpred
pm_data_from_dl2l3_mod
pm_data_from_dl2l3_shr
pm_data_from_l2_disp_conflict_other
pm_data_from_l2_mepf
pm_data_from_l2_no_conflict
pm_data_from_l3
pm_inst_from_rmem
pm_inst_grp_pump_cpred
pm_larx_fin
pm_ld_cmpl
pm_lrq_reject
pm_lsu_derat_miss
pm_lsu_reject_erat_miss
pm_mrk_run_cyc
pm_mrk_st_cmpl
pm_nest_ref_clk
pm_non_fma_flop_cmpl
pm_pmc1_overflow
pm_pmc1_rewind
pm_pmc3_rewind
pm_run_spurr
pm_sync_mrk_l2hit
pm_any_thrd_run_cyc
pm_back_br_cmpl
pm_bank_conflict
pm_bfu_busy
pm_br_cmpl
pm_br_corect_pred_taken_cmpl
pm_br_mpred_ccache
pm_br_mpred_lstack
pm_br_mpred_pcache
pm_br_mpred_taken_cr
pm_br_mpred_taken_ta
pm_br_pred
pm_br_pred_ccache
pm_br_pred_lstack
pm_br_pred_pcache
pm_br_pred_ta
pm_br_pred_taken_cr
pm_br_uncond
pm_btac_bad_result
pm_btac_good_result
pm_clb_held
pm_cmplu_stall_any_sync
pm_cmplu_stall_dmiss_l3miss
pm_cmplu_stall_dmiss_lmem
pm_cmplu_stall_exec_unit
pm_cmplu_stall_lrq_full
pm_cmplu_stall_nested_tbegin
pm_cmplu_stall_srq_full
pm_cmplu_stall_thrd
pm_co0_busy
pm_co_disp_fail
pm_co_tm_sc_footprint
pm_co_usage
pm_darq1_10_12_entries
pm_data_from_l2_disp_conflict_ldhitst
pm_data_from_l3_disp_conflict
pm_data_from_ll4
pm_data_from_rl2l3_shr
pm_data_grp_pump_cpred
pm_data_store
pm_data_tablewalk_cyc
pm_dc_dealloc_no_conf
pm_dc_pref_conf
pm_dc_pref_cons_alloc
pm_dc_pref_fuzzy_conf
pm_dc_pref_hw_alloc
pm_dc_pref_strided_conf
pm_dc_pref_sw_alloc
pm_dc_pref_xcons_alloc
pm_decode_fusion_const_gen
pm_decode_fusion_ld_st_disp
pm_decode_hold_ict_full
pm_derat_miss_16g_1g
pm_disp_clb_held_bal
pm_disp_clb_held_sb
pm_disp_clb_held_tlbie
pm_disp_held_issq_full
pm_disp_held_tbegin
pm_dpteg_from_l2_mepf
pm_dpteg_from_l2miss
pm_dpteg_from_l31_eco_mod
pm_dpteg_from_off_chip_cache
pm_dpteg_from_on_chip_cache
pm_dpteg_from_rl4
pm_dside_l2memacc
pm_dside_mru_touch
pm_dside_other_64b_l2memacc
pm_eat_force_mispred
pm_eat_full_cyc
pm_ee_off_ext_int
pm_flush_disp
pm_flush_disp_sb
pm_flush_disp_tlbie
pm_flush_hb_restore_cyc
pm_flush_lsu
pm_flush_mpred
pm_fma_cmpl
pm_grp_pump_mpred_rty
pm_hwsync
pm_ibuf_full_cyc
pm_ic_demand_l2_bht_redirect
pm_ic_demand_l2_br_redirect
pm_ic_demand_req
pm_ic_invalidate
pm_ic_miss_icbi
pm_ic_pref_cancel_hit
pm_ic_pref_cancel_l2
pm_ic_pref_cancel_page
pm_ic_pref_req
pm_ic_pref_write
pm_ic_reload_private
pm_ict_noslot_disp_held_hb_full
pm_ict_noslot_disp_held_issq
pm_ierat_reload_4k
pm_ierat_reload_64k
pm_inst_disp
pm_inst_from_l1
pm_inst_from_l21_mod
pm_inst_from_l2_mepf
pm_inst_from_l31_eco_mod
pm_inst_from_lmem
pm_inst_from_off_chip_cache
pm_inst_grp_pump_mpred
pm_inst_imc_match_cmpl
pm_ipteg_from_dl2l3_shr
pm_ipteg_from_dl4
pm_ipteg_from_dmem
pm_ipteg_from_l2_no_conflict
pm_ipteg_from_l3_disp_conflict
pm_ipteg_from_ll4
pm_ipteg_from_lmem
pm_iside_disp
pm_iside_disp_fail_addr
pm_iside_disp_fail_other
pm_iside_l2memacc
pm_iside_mru_touch
pm_islb_miss
pm_isq_0_8_entries
pm_isu0_iss_hold_all
pm_isu1_iss_hold_all
pm_isu2_iss_hold_all
pm_isu3_iss_hold_all
pm_isync
pm_l1_demand_write
pm_l1_pref
pm_l1_sw_pref
pm_l1pf_l2memacc
pm_l2_castout_mod
pm_l2_castout_shr
pm_l2_chip_pump
pm_l2_dc_inv
pm_l2_disp_all_l2miss
pm_l2_group_pump
pm_l2_grp_guess_correct
pm_l2_grp_guess_wrong
pm_l2_ic_inv
pm_l2_inst
pm_l2_inst_miss
pm_l2_ld
pm_l2_ld_disp
pm_l2_ld_hit
pm_l2_ld_miss
pm_l2_ld_miss_128b
pm_l2_ld_miss_64b
pm_l2_loc_guess_correct
pm_l2_loc_guess_wrong
pm_l2_rc_st_done
pm_l2_rcld_disp
pm_l2_rcld_disp_fail_addr
pm_l2_rcld_disp_fail_other
pm_l2_rcst_disp
pm_l2_rcst_disp_fail_addr
pm_l2_rcst_disp_fail_other
pm_l2_rty_ld
pm_l2_rty_st
pm_l2_sn_m_rd_done
pm_l2_sn_m_wr_done
pm_l2_sn_sx_i_done
pm_l2_st
pm_l2_st_disp
pm_l2_st_hit
pm_l2_st_miss
pm_l2_st_miss_128b
pm_l2_st_miss_64b
pm_l2_sys_guess_correct
pm_l2_sys_guess_wrong
pm_l2_sys_pump
pm_l3_ci_hit
pm_l3_ci_miss
pm_l3_ci_usage
pm_l3_cinj
pm_l3_co
pm_l3_co0_busy
pm_l3_co_l31
pm_l3_co_lco
pm_l3_co_mem
pm_l3_co_mepf
pm_l3_grp_guess_correct
pm_l3_grp_guess_wrong_high
pm_l3_grp_guess_wrong_low
pm_l3_hit
pm_l3_l2_co_hit
pm_l3_l2_co_miss
pm_l3_lat_ci_hit
pm_l3_lat_ci_miss
pm_l3_ld_hit
pm_l3_ld_miss
pm_l3_ld_pref
pm_l3_loc_guess_correct
pm_l3_loc_guess_wrong
pm_l3_miss
pm_l3_p0_co_l31
pm_l3_p0_co_mem
pm_l3_p0_co_rty
pm_l3_p0_grp_pump
pm_l3_p0_lco_data
pm_l3_p0_lco_no_data
pm_l3_p0_lco_rty
pm_l3_p0_node_pump
pm_l3_p0_pf_rty
pm_l3_p0_sys_pump
pm_l3_p1_co_l31
pm_l3_p1_co_mem
pm_l3_p1_co_rty
pm_l3_p1_grp_pump
pm_l3_p1_lco_data
pm_l3_p1_lco_no_data
pm_l3_p1_lco_rty
pm_l3_p1_node_pump
pm_l3_p1_pf_rty
pm_l3_p1_sys_pump
pm_l3_p2_co_rty
pm_l3_p2_lco_rty
pm_l3_p2_pf_rty
pm_l3_p3_co_rty
pm_l3_p3_lco_rty
pm_l3_p3_pf_rty
pm_l3_pf0_busy
pm_l3_pf_hit_l3
pm_l3_pf_miss_l3
pm_l3_pf_off_chip_cache
pm_l3_pf_off_chip_mem
pm_l3_pf_on_chip_cache
pm_l3_pf_on_chip_mem
pm_l3_pf_usage
pm_l3_rd0_busy
pm_l3_rd_usage
pm_l3_sn0_busy
pm_l3_sn_usage
pm_l3_sw_pref
pm_l3_sys_guess_correct
pm_l3_sys_guess_wrong
pm_l3_trans_pf
pm_l3_wi0_busy
pm_l3_wi_usage
pm_ld_miss_l1_fin
pm_ld_ref_l1
pm_link_stack_correct
pm_link_stack_invalid_ptr
pm_link_stack_wrong_add_pred
pm_lmq_merge
pm_ls0_dc_collisions
pm_ls0_erat_miss_pref
pm_ls0_launch_held_pref
pm_ls0_ld_vector_fin
pm_ls0_pte_tablewalk_cyc
pm_ls0_tm_disallow
pm_ls0_unaligned_ld
pm_ls0_unaligned_st
pm_ls1_dc_collisions
pm_ls1_erat_miss_pref
pm_ls1_launch_held_pref
pm_ls1_ld_vector_fin
pm_ls1_pte_tablewalk_cyc
pm_ls1_tm_disallow
pm_ls1_unaligned_ld
pm_ls1_unaligned_st
pm_ls2_dc_collisions
pm_ls2_erat_miss_pref
pm_ls2_ld_vector_fin
pm_ls2_tm_disallow
pm_ls2_unaligned_ld
pm_ls2_unaligned_st
pm_ls3_dc_collisions
pm_ls3_erat_miss_pref
pm_ls3_ld_vector_fin
pm_ls3_tm_disallow
pm_ls3_unaligned_ld
pm_ls3_unaligned_st
pm_lsu0_1_lrqf_full_cyc
pm_lsu0_erat_hit
pm_lsu0_false_lhs
pm_lsu0_l1_cam_cancel
pm_lsu0_ldmx_fin
pm_lsu0_lmq_s0_valid
pm_lsu0_lrq_s0_valid_cyc
pm_lsu0_srq_s0_valid_cyc
pm_lsu0_store_reject
pm_lsu0_tm_l1_hit
pm_lsu0_tm_l1_miss
pm_lsu1_erat_hit
pm_lsu1_false_lhs
pm_lsu1_l1_cam_cancel
pm_lsu1_ldmx_fin
pm_lsu1_store_reject
pm_lsu1_tm_l1_hit
pm_lsu1_tm_l1_miss
pm_lsu2_3_lrqf_full_cyc
pm_lsu2_erat_hit
pm_lsu2_false_lhs
pm_lsu2_l1_cam_cancel
pm_lsu2_ldmx_fin
pm_lsu2_store_reject
pm_lsu2_tm_l1_hit
pm_lsu2_tm_l1_miss
pm_lsu3_erat_hit
pm_lsu3_false_lhs
pm_lsu3_l1_cam_cancel
pm_lsu3_ldmx_fin
pm_lsu3_store_reject
pm_lsu3_tm_l1_hit
pm_lsu3_tm_l1_miss
pm_lsu_dtlb_miss_16g_1g
pm_lsu_dtlb_miss_16m_2m
pm_lsu_dtlb_miss_4k
pm_lsu_dtlb_miss_64k
pm_lsu_flush_atomic
pm_lsu_flush_ci
pm_lsu_flush_emsh
pm_lsu_flush_larx_stcx
pm_lsu_flush_lhl_shl
pm_lsu_flush_lhs
pm_lsu_flush_next
pm_lsu_flush_other
pm_lsu_flush_relaunch_miss
pm_lsu_flush_sao
pm_lsu_flush_ue
pm_lsu_flush_wrk_arnd
pm_lsu_lmq_full_cyc
pm_lsu_ncst
pm_lsu_stcx
pm_lsu_stcx_fail
pm_lwsync
pm_math_flop_cmpl
pm_mem_rwitm
pm_mrk_back_br_cmpl
pm_mrk_br_2path
pm_mrk_data_from_dl2l3_mod
pm_mrk_data_from_dl2l3_mod_cyc
pm_mrk_data_from_dl2l3_shr
pm_mrk_data_from_dl4
pm_mrk_data_from_dl4_cyc
pm_mrk_data_from_dmem
pm_mrk_data_from_dmem_cyc
pm_mrk_data_from_l2
pm_mrk_data_from_l21_mod
pm_mrk_data_from_l2_cyc
pm_mrk_data_from_l2_disp_conflict_ldhitst
pm_mrk_data_from_l2_disp_conflict_other_cyc
pm_mrk_data_from_l2_mepf_cyc
pm_mrk_data_from_l2_no_conflict
pm_mrk_data_from_l2_no_conflict_cyc
pm_mrk_data_from_l2miss
pm_mrk_data_from_l2miss_cyc
pm_mrk_data_from_l31_eco_mod
pm_mrk_data_from_l31_eco_mod_cyc
pm_mrk_data_from_l31_mod
pm_mrk_data_from_l31_mod_cyc
pm_mrk_data_from_l31_shr_cyc
pm_mrk_data_from_l3_cyc
pm_mrk_data_from_l3_disp_conflict
pm_mrk_data_from_l3_disp_conflict_cyc
pm_mrk_data_from_l3_mepf
pm_mrk_data_from_l3_mepf_cyc
pm_mrk_data_from_l3_no_conflict
pm_mrk_data_from_l3_no_conflict_cyc
pm_mrk_data_from_l3miss
pm_mrk_data_from_memory
pm_mrk_data_from_memory_cyc
pm_mrk_data_from_off_chip_cache
pm_mrk_data_from_off_chip_cache_cyc
pm_mrk_data_from_rmem
pm_mrk_data_from_rmem_cyc
pm_mrk_dfu_fin
pm_mrk_dpteg_from_l21_shr
pm_mrk_dpteg_from_l31_shr
pm_mrk_dpteg_from_rl4
pm_mrk_fab_rsp_bkill
pm_mrk_fab_rsp_bkill_cyc
pm_mrk_fxu_fin
pm_mrk_ic_miss
pm_mrk_inst_from_l3miss
pm_mrk_l1_icache_miss
pm_mrk_l1_reload_valid
pm_mrk_ld_miss_l1_cyc
pm_mrk_lsu_derat_miss
pm_mrk_st_cmpl_int
pm_mrk_st_drain_to_l2disp_cyc
pm_mrk_tend_fail
pm_mrk_vsu_fin
pm_mult_mrk
pm_non_data_store
pm_non_tm_rst_sc
pm_ntc_all_fin
pm_partial_st_fin
pm_pmc3_saved
pm_probe_nop_disp
pm_pte_prefetch
pm_ptesync
pm_radix_pwc_l1_pde_from_l2
pm_radix_pwc_l2_pte_from_l3miss
pm_radix_pwc_l4_pte_from_l3miss
pm_radix_pwc_miss
pm_rc0_busy
pm_rc_usage
pm_rd_clearing_sc
pm_rd_forming_sc
pm_rd_hit_pf
pm_run_cyc_smt4_mode
pm_run_inst_cmpl
pm_s2q_full
pm_scalar_flop_cmpl
pm_shl_created
pm_shl_st_dep_created
pm_sn0_busy
pm_sn_hit
pm_sn_invl
pm_sn_miss
pm_sn_usage
pm_snoop_tlbie
pm_snp_tm_hit_m
pm_snp_tm_hit_t
pm_srq_empty_cyc
pm_srq_sync_cyc
pm_st_caused_fail
pm_stcx_fin
pm_stcx_success_cmpl
pm_stop_fetch_pending_cyc
pm_sync_mrk_l2miss
pm_sync_mrk_l3miss
pm_tablewalk_cyc_pref
pm_tage_correct
pm_tage_correct_taken_cmpl
pm_tage_override_wrong
pm_tage_override_wrong_spec
pm_taken_br_mpred_cmpl
pm_tb_bit_trans
pm_tend_pend_cyc
pm_thrd_all_run_cyc
pm_thrd_prio_0_1_cyc
pm_thrd_prio_2_3_cyc
pm_thrd_prio_4_5_cyc
pm_thrd_prio_6_7_cyc
pm_thresh_exc_512
pm_tm_cam_overflow
pm_tm_cap_overflow
pm_tm_fail_conf_non_tm
pm_tm_fail_conf_tm
pm_tm_fail_footprint_overflow
pm_tm_fail_non_tx_conflict
pm_tm_fail_self
pm_tm_fail_tlbie
pm_tm_fail_tx_conflict
pm_tm_fav_caused_fail
pm_tm_fav_tbegin
pm_tm_ld_caused_fail
pm_tm_ld_conf
pm_tm_nested_tbegin
pm_tm_nested_tend
pm_tm_non_fav_tbegin
pm_tm_outer_tbegin
pm_tm_outer_tbegin_disp
pm_tm_outer_tend
pm_tm_passed
pm_tm_rst_sc
pm_tm_sc_co
pm_tm_st_caused_fail
pm_tm_st_conf
pm_tm_tabort_treclaim
pm_tm_tresume
pm_tm_tsuspend
pm_tma_req_l2
pm_vector_ld_cmpl
pm_vsu_fin
pm_xlate_hpt_mode
pm_xlate_miss
pm_xlate_radix_mode
pm_1plus_ppc_disp
pm_2flop_cmpl
pm_bru_fin
pm_chip_pump_cpred
pm_cmplu_stall
pm_cmplu_stall_dflong
pm_cmplu_stall_dfu
pm_cmplu_stall_dmiss_l21_l31
pm_cmplu_stall_dplong
pm_cmplu_stall_emq_full
pm_cmplu_stall_erat_miss
pm_data_from_dl4
pm_data_from_dmem
pm_data_from_rl2l3_mod
pm_derat_miss_16m_2m
pm_derat_miss_4k
pm_derat_miss_64k
pm_dfu_busy
pm_disp_held
pm_dpteg_from_l21_mod
pm_dpteg_from_l21_shr
pm_dpteg_from_l2_no_conflict
pm_dpteg_from_l3_disp_conflict
pm_dpteg_from_l3_mepf
pm_dpteg_from_rl2l3_mod
pm_dpteg_from_rl2l3_shr
pm_dslb_miss
pm_dtlb_miss
pm_dummy1_remove_me
pm_dummy2_remove_me
pm_ext_int
pm_flop_cmpl
pm_flush
pm_fxu_busy
pm_fxu_fin
pm_fxu_idle
pm_grp_pump_mpred
pm_hv_cyc
pm_ic_demand_cyc
pm_ic_miss_cmpl
pm_ict_empty_cyc
pm_ict_noslot_br_mpred
pm_ict_noslot_br_mpred_icmiss
pm_ict_noslot_cyc
pm_ict_noslot_disp_held
pm_ict_noslot_disp_held_sync
pm_ict_noslot_disp_held_tbegin
pm_ict_noslot_ic_l3
pm_ict_noslot_ic_l3miss
pm_ict_noslot_ic_miss
pm_ierat_reload
pm_ierat_reload_16m
pm_inst_chip_pump_cpred
pm_inst_cmpl
pm_inst_from_memory
pm_inst_grp_pump_mpred_rty
pm_ld_l3miss_pend_cyc
pm_mem_co
pm_mem_read
pm_mrk_data_from_l21_mod_cyc
pm_mrk_data_from_l21_shr
pm_mrk_data_from_l21_shr_cyc
pm_mrk_data_from_l2_mepf
pm_mrk_data_from_l31_shr
pm_mrk_data_from_on_chip_cache
pm_mrk_data_from_rl2l3_mod
pm_mrk_data_from_rl2l3_shr
pm_mrk_derat_miss_16g_1g
pm_mrk_derat_miss_16m_2m
pm_mrk_derat_miss_4k
pm_mrk_dpteg_from_dl2l3_shr
pm_mrk_dpteg_from_dl4
pm_mrk_dpteg_from_dmem
pm_mrk_dpteg_from_l2
pm_mrk_dpteg_from_l21_mod
pm_mrk_dpteg_from_l2_no_conflict
pm_mrk_dpteg_from_l31_mod
pm_mrk_dpteg_from_l3_mepf
pm_mrk_dpteg_from_l3_no_conflict
pm_mrk_dpteg_from_memory
pm_mrk_dpteg_from_off_chip_cache
pm_mrk_dpteg_from_on_chip_cache
pm_mrk_dpteg_from_rl2l3_mod
pm_mrk_ld_miss_l1
pm_ntc_fin
pm_ntc_issue_held_arb
pm_pmc2_rewind
pm_pmc2_saved
pm_pmc3_overflow
pm_pmc4_saved
pm_pmc5_overflow
pm_pmc6_overflow
pm_pump_cpred
pm_pump_mpred
pm_radix_pwc_l2_pde_from_l3
pm_radix_pwc_l2_pte_from_l2
pm_run_cyc
pm_sync_mrk_fx_divide
pm_thresh_exc_2048
pm_tlb_miss
pm_tlbie_fin
pm_tm_aborts
pm_tm_tx_pass_run_cyc
pm_vsu_dp_fsqrt_fdiv
pm_vsu_fsqrt_fdiv
pm_vsu_non_flop_cmpl
pm_1flop_cmpl
pm_4flop_cmpl
pm_8flop_cmpl
pm_br_2path
pm_cmplu_stall_bru
pm_cmplu_stall_crypto
pm_cmplu_stall_dcache_miss
pm_dpteg_from_l3miss
pm_dpteg_from_ll4
pm_dpteg_from_memory
pm_freq_down
pm_mem_loc_thresh_lsu_high
pm_mrk_data_from_lmem
pm_mrk_data_from_lmem_cyc
pm_mrk_dcache_reload_intv
pm_mrk_dpteg_from_dl2l3_mod
pm_mrk_dpteg_from_l2miss
pm_mrk_dpteg_from_l3
pm_mrk_dpteg_from_l3_disp_conflict
pm_sys_pump_mpred_rty
pm_tablewalk_cyc
pm_thresh_exc_64
pm_tm_trans_run_cyc
pm_cmplu_stall_tlbie
pm_cmplu_stall_vdp
pm_cmplu_stall_vdplong
pm_cmplu_stall_vfxlong
pm_cmplu_stall_vfxu
pm_cyc
pm_data_from_l21_mod
pm_data_from_l21_shr
pm_data_from_l2miss
pm_data_from_l2miss_mod
pm_dp_qp_flop_cmpl
pm_dpteg_from_dl2l3_mod
pm_dpteg_from_dl2l3_shr
pm_dpteg_from_dl4
pm_dpteg_from_dmem
pm_inst_from_l21_shr
pm_inst_from_l2miss
pm_inst_from_l3
pm_inst_from_l3_disp_conflict
pm_inst_from_l3_mepf
pm_inst_from_l3_no_conflict
pm_ipteg_from_memory
pm_ipteg_from_off_chip_cache
pm_ipteg_from_on_chip_cache
pm_ipteg_from_rl2l3_mod
pm_ipteg_from_rl2l3_shr
pm_ipteg_from_rl4
pm_ipteg_from_rmem
pm_lsu_fin
pm_lsu_lmq_srq_empty_cyc
pm_lsu_reject_lhs
pm_mrk_data_from_l31_eco_shr_cyc
pm_mrk_data_from_rl2l3_mod_cyc
pm_mrk_lsu_fin
pm_mrk_ntc_cyc
pm_mrk_probe_nop_cmpl
pm_pmc1_saved
pm_pmc2_overflow
pm_st_cmpl
pm_st_fin
pm_st_fwd
pm_st_miss_l1
pm_stall_end_ict_empty
pm_stcx_fail
pm_thresh_exc_32
