`timescale 1 ps/ 1 ps
module one_bitadder_vlg_tst();
reg eachvec;
reg [0:0] a;
reg [0:0] b;
reg c_in;                                           
wire c_out;
wire [0:0]  sum;                         
one_bitadder i1 (  
	.a(a),
	.b(b),
	.c_in(c_in),
	.c_out(c_out),
	.sum(sum)
);
initial                                                
begin                                                  
	a=1'b0;
	b=1'b0;
	c_in=1'b0
	#100_000;
	a=1'b0;
	b=1'b1;
	c_in=1'b0;
	#100_000;
	a=1'b1;
	b=1'b0;
	c_in=1'b0
	#100_000;
	a=1'b1;
	b=1'b1;
	c_in=1'b0
	#100_000;
	a=1'b1;
	b=1'b1;
	c_in=1'b1
	#100_000;
	a=1'b0;
	b=1'b0;
	c_in=1'b0
	#100_000;
$stop;
// --> end                                             
$display("Running testbench");                       
end                                                    
