EXP.NO: 06

DATE: 30/04/2024

SIMULATE AND SYNTHESIS INVERTER USING CADENCE

AIM: To Simulate and Synthesis Inverter using CADENCE

APPARATUS REQUIRED: Cadence Virtuoso

PROCEDURE:

STEP:1 Cadence Virtuoso open procedere

STEP:2 Open MobaXterm

STEP:3 Click on Session (Top left Cornet)

STEP:4 Choose SSH

STEP:5 In Remote Host enter then on Password" Student@Cadence.Saveetha.in"

STEP:6 Type Exdg-open Hiphen, alles open Space New window will be opened (all is small)

STEP:7 Create a new folder

STEP:8 Right click on folder window open

STEP:9 Terminal Command window will be opened

STEP:10 In Command window type the following.

->pwod

->tcsh

->Spate â†’SEU Source / Cadence / Install /cshrc

->Welcome to Cadence tools suite"

->Virtuoso.

STEP:11 Analog design window will be opened

STEP:12 Analog design using Virtuoso

STEP:13 In Virtuoso 6.1.8-646

STEP:14 File New library library name"

STEP:15 Choose Attach to an existing technology library

STEP:16 Choose the folder where you. need to work

->ok gpak 180 Apply

STEP:17 File cell veew choose library Type coll name

STEP:18 Schematic windere will be opened

INVERTER:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/56332e53-9954-42e9-b331-72d2691e131b)



OUTPUT:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/9d626b7f-1481-457a-bb05-975f15ba013e)


Exp1

NAND:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/6e14a2a3-519f-41f0-a16c-c6aad4974b83)


OUTPUT:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/ef39f408-3b71-472d-9441-2a014e089ac5)


Exp 2

NOR:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/fb855a4f-fa4c-47f0-9119-877b44887e4d)


OUTPUT:


![image](https://github.com/Padmeshwaraan/VLSI-EXPERIMENT-6/assets/160568747/c91b2d20-a78a-4997-8d45-e01b63a1b698)


RESULT:

The Simulate and Synthesis Inverter using CADENCE is successfully verified.
