module mux_write (
	input WE,
	input manual_WE,
	input SEL,
	output reg sel_WE
	);
	
	always @(*)
		begin
			if (SEL)
				sel_WE <= WE;
			else
				sel_WE <= manual_WE;
		end
		
endmodule
