// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "12/03/2018 15:10:56"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ns/ 1 ps

module sdram_experiment (
	CLOCK2_50,
	LEDG,
	LEDR,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	D5M_D,
	D5M_FVAL,
	D5M_LVAL,
	D5M_PIXLCLK,
	D5M_RESET_N,
	D5M_SCLK,
	D5M_SDATA,
	D5M_STROBE,
	D5M_TRIGGER,
	D5M_XCLKIN);
input 	logic CLOCK2_50 ;
output 	logic [8:0] LEDG ;
output 	logic [17:0] LEDR ;
input 	logic [3:0] KEY ;
input 	logic [17:0] SW ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX6 ;
output 	logic [6:0] HEX7 ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_CLK ;
output 	logic [7:0] VGA_G ;
output 	logic VGA_HS ;
output 	logic [7:0] VGA_R ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_VS ;
output 	logic [12:0] DRAM_ADDR ;
output 	logic [1:0] DRAM_BA ;
output 	logic DRAM_CAS_N ;
output 	logic DRAM_CKE ;
output 	logic DRAM_CLK ;
output 	logic DRAM_CS_N ;
inout 	reg [31:0] DRAM_DQ ;
output 	logic [3:0] DRAM_DQM ;
output 	logic DRAM_RAS_N ;
output 	logic DRAM_WE_N ;
input 	logic [11:0] D5M_D ;
input 	logic D5M_FVAL ;
input 	logic D5M_LVAL ;
input 	logic D5M_PIXLCLK ;
output 	logic D5M_RESET_N ;
output 	logic D5M_SCLK ;
inout 	reg D5M_SDATA ;
input 	logic D5M_STROBE ;
output 	logic D5M_TRIGGER ;
output 	logic D5M_XCLKIN ;

// Design Ports Information
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_D[0]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[1]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[2]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[3]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[5]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[6]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[7]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[8]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[9]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[10]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_D[11]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_FVAL	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_LVAL	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_PIXLCLK	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_RESET_N	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_SCLK	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_STROBE	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D5M_TRIGGER	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_XCLKIN	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// D5M_SDATA	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sdram_experiment_v.sdo");
// synopsys translate_on

wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \D5M_D[0]~input_o ;
wire \D5M_D[1]~input_o ;
wire \D5M_D[2]~input_o ;
wire \D5M_D[3]~input_o ;
wire \D5M_D[4]~input_o ;
wire \D5M_D[5]~input_o ;
wire \D5M_D[6]~input_o ;
wire \D5M_D[7]~input_o ;
wire \D5M_D[8]~input_o ;
wire \D5M_D[9]~input_o ;
wire \D5M_D[10]~input_o ;
wire \D5M_D[11]~input_o ;
wire \D5M_FVAL~input_o ;
wire \D5M_LVAL~input_o ;
wire \D5M_PIXLCLK~input_o ;
wire \D5M_STROBE~input_o ;
wire \D5M_SDATA~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK2_50~input_o ;
wire \main_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \KEY[0]~input_o ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \sdram_control|RAM_COUNT_m[0]~25_combout ;
wire \main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~9_combout ;
wire \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ;
wire \sdram_control|sdram_model|sdram_controller|Add0~1 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~3 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~5 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~6_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~8_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~7 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~8_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~6_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~9 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~10_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~7_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~11 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~12_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~13 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~14_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~15 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~16_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~17 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~18_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~19 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~20_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~21 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~22_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~23 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~24_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Add0~25 ;
wire \sdram_control|sdram_model|sdram_controller|Add0~26_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_counter~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Equal0~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Equal0~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Equal0~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Equal0~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Equal0~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[0]~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector6~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector5~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector4~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector4~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector18~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector18~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector18~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_next.111~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector12~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.111~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector13~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector13~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[0]~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[1]~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_count[1]~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector16~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector8~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.001~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector16~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_next.010~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector9~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.010~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector10~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector10~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.011~q ;
wire \sdram_control|sdram_model|sdram_controller|i_next.000~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_next.000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector7~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.000~q ;
wire \sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector17~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_next.101~q ;
wire \sdram_control|sdram_model|sdram_controller|i_state.101~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|i_state.101~q ;
wire \sdram_control|sdram_model|sdram_controller|init_done~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|init_done~q ;
wire \sdram_control|RAM_RD_N_m~0_combout ;
wire \sdram_control|RAM_RD_N_m~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~15 ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10_combout ;
wire \sdram_control|LessThan0~0_combout ;
wire \sdram_control|LessThan0~1_combout ;
wire \sdram_control|RAM_COUNT_m[2]~30 ;
wire \sdram_control|RAM_COUNT_m[3]~31_combout ;
wire \sdram_control|always0~10_combout ;
wire \sdram_control|RAM_COUNT_m[3]~32 ;
wire \sdram_control|RAM_COUNT_m[4]~33_combout ;
wire \sdram_control|RAM_COUNT_m[4]~34 ;
wire \sdram_control|RAM_COUNT_m[5]~35_combout ;
wire \sdram_control|RAM_COUNT_m[5]~36 ;
wire \sdram_control|RAM_COUNT_m[6]~37_combout ;
wire \sdram_control|RAM_COUNT_m[6]~38 ;
wire \sdram_control|RAM_COUNT_m[7]~39_combout ;
wire \sdram_control|RAM_COUNT_m[7]~40 ;
wire \sdram_control|RAM_COUNT_m[8]~41_combout ;
wire \sdram_control|RAM_COUNT_m[8]~42 ;
wire \sdram_control|RAM_COUNT_m[9]~43_combout ;
wire \sdram_control|RAM_COUNT_m[9]~44 ;
wire \sdram_control|RAM_COUNT_m[10]~45_combout ;
wire \sdram_control|RAM_COUNT_m[10]~46 ;
wire \sdram_control|RAM_COUNT_m[11]~47_combout ;
wire \sdram_control|RAM_COUNT_m[11]~48 ;
wire \sdram_control|RAM_COUNT_m[12]~49_combout ;
wire \sdram_control|RAM_COUNT_m[12]~50 ;
wire \sdram_control|RAM_COUNT_m[13]~51_combout ;
wire \sdram_control|RAM_COUNT_m[13]~52 ;
wire \sdram_control|RAM_COUNT_m[14]~53_combout ;
wire \sdram_control|RAM_COUNT_m[14]~54 ;
wire \sdram_control|RAM_COUNT_m[15]~55_combout ;
wire \sdram_control|RAM_COUNT_m[15]~56 ;
wire \sdram_control|RAM_COUNT_m[16]~57_combout ;
wire \sdram_control|RAM_COUNT_m[16]~58 ;
wire \sdram_control|RAM_COUNT_m[17]~59_combout ;
wire \sdram_control|RAM_COUNT_m[17]~60 ;
wire \sdram_control|RAM_COUNT_m[18]~61_combout ;
wire \sdram_control|RAM_COUNT_m[18]~62 ;
wire \sdram_control|RAM_COUNT_m[19]~63_combout ;
wire \sdram_control|RAM_COUNT_m[19]~64 ;
wire \sdram_control|RAM_COUNT_m[20]~65_combout ;
wire \sdram_control|RAM_COUNT_m[20]~66 ;
wire \sdram_control|RAM_COUNT_m[21]~67_combout ;
wire \sdram_control|RAM_COUNT_m[21]~68 ;
wire \sdram_control|RAM_COUNT_m[22]~69_combout ;
wire \sdram_control|RAM_COUNT_m[22]~70 ;
wire \sdram_control|RAM_COUNT_m[23]~71_combout ;
wire \sdram_control|RAM_COUNT_m[23]~72 ;
wire \sdram_control|RAM_COUNT_m[24]~73_combout ;
wire \sdram_control|always0~1_combout ;
wire \sdram_control|always0~0_combout ;
wire \sdram_control|always0~2_combout ;
wire \sdram_control|always0~3_combout ;
wire \sdram_control|always0~4_combout ;
wire \sdram_control|always0~5_combout ;
wire \sdram_control|always0~6_combout ;
wire \sdram_control|always0~7_combout ;
wire \sdram_control|always0~8_combout ;
wire \sdram_control|always0~9_combout ;
wire \sdram_control|WR_CONTROL_m~0_combout ;
wire \sdram_control|WR_CONTROL_m~q ;
wire \sdram_control|RAM_WR_N_m~0_combout ;
wire \sdram_control|RAM_WR_N_m~q ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector25~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_cs_n~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_cs_n~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_cs_n~q ;
wire \sdram_control|RAM_ADDR_m[0]~25_combout ;
wire \~GND~combout ;
wire \sdram_control|RAM_ADDR_m[8]~48_combout ;
wire \sdram_control|RAM_ADDR_m[0]~26 ;
wire \sdram_control|RAM_ADDR_m[1]~27_combout ;
wire \sdram_control|RAM_ADDR_m[1]~28 ;
wire \sdram_control|RAM_ADDR_m[2]~29_combout ;
wire \sdram_control|RAM_ADDR_m[2]~30 ;
wire \sdram_control|RAM_ADDR_m[3]~31_combout ;
wire \sdram_control|RAM_ADDR_m[3]~32 ;
wire \sdram_control|RAM_ADDR_m[4]~33_combout ;
wire \sdram_control|RD_ADDR_m[4]~21_combout ;
wire \sdram_control|RD_ADDR_m[4]~22 ;
wire \sdram_control|RD_ADDR_m[5]~23_combout ;
wire \sdram_control|RD_DONE_m~0_combout ;
wire \sdram_control|RD_DONE_m~q ;
wire \sdram_control|RD_ADDR_m[5]~24 ;
wire \sdram_control|RD_ADDR_m[6]~25_combout ;
wire \sdram_control|RD_ADDR_m[6]~26 ;
wire \sdram_control|RD_ADDR_m[7]~27_combout ;
wire \sdram_control|RD_ADDR_m[7]~28 ;
wire \sdram_control|RD_ADDR_m[8]~29_combout ;
wire \sdram_control|RD_ADDR_m[8]~30 ;
wire \sdram_control|RD_ADDR_m[9]~31_combout ;
wire \sdram_control|RD_ADDR_m[9]~32 ;
wire \sdram_control|RD_ADDR_m[10]~33_combout ;
wire \sdram_control|RD_ADDR_m[10]~34 ;
wire \sdram_control|RD_ADDR_m[11]~35_combout ;
wire \sdram_control|RD_ADDR_m[11]~36 ;
wire \sdram_control|RD_ADDR_m[12]~37_combout ;
wire \sdram_control|RD_ADDR_m[12]~38 ;
wire \sdram_control|RD_ADDR_m[13]~39_combout ;
wire \sdram_control|RD_ADDR_m[13]~40 ;
wire \sdram_control|RD_ADDR_m[14]~41_combout ;
wire \sdram_control|RD_ADDR_m[14]~42 ;
wire \sdram_control|RD_ADDR_m[15]~43_combout ;
wire \sdram_control|RD_ADDR_m[15]~44 ;
wire \sdram_control|RD_ADDR_m[16]~45_combout ;
wire \sdram_control|RD_ADDR_m[16]~46 ;
wire \sdram_control|RD_ADDR_m[17]~47_combout ;
wire \sdram_control|RD_ADDR_m[17]~48 ;
wire \sdram_control|RD_ADDR_m[18]~49_combout ;
wire \sdram_control|RD_ADDR_m[18]~50 ;
wire \sdram_control|RD_ADDR_m[19]~51_combout ;
wire \sdram_control|RD_ADDR_m[19]~52 ;
wire \sdram_control|RD_ADDR_m[20]~53_combout ;
wire \sdram_control|RD_ADDR_m[20]~54 ;
wire \sdram_control|RD_ADDR_m[21]~55_combout ;
wire \sdram_control|RD_ADDR_m[21]~56 ;
wire \sdram_control|RD_ADDR_m[22]~57_combout ;
wire \sdram_control|RD_ADDR_m[22]~58 ;
wire \sdram_control|RD_ADDR_m[23]~59_combout ;
wire \sdram_control|RD_ADDR_m[23]~60 ;
wire \sdram_control|RD_ADDR_m[24]~61_combout ;
wire \sdram_control|LessThan3~5_combout ;
wire \sdram_control|LessThan3~0_combout ;
wire \sdram_control|LessThan3~1_combout ;
wire \sdram_control|LessThan3~2_combout ;
wire \sdram_control|LessThan3~3_combout ;
wire \sdram_control|LessThan3~4_combout ;
wire \sdram_control|LessThan3~6_combout ;
wire \sdram_control|WR_ADDR_m[4]~21_combout ;
wire \sdram_control|WR_ADDR_m[4]~22 ;
wire \sdram_control|WR_ADDR_m[5]~23_combout ;
wire \sdram_control|WR_DONE_m~0_combout ;
wire \sdram_control|WR_DONE_m~q ;
wire \sdram_control|WR_ADDR_m[5]~24 ;
wire \sdram_control|WR_ADDR_m[6]~25_combout ;
wire \sdram_control|WR_ADDR_m[6]~26 ;
wire \sdram_control|WR_ADDR_m[7]~27_combout ;
wire \sdram_control|WR_ADDR_m[7]~28 ;
wire \sdram_control|WR_ADDR_m[8]~29_combout ;
wire \sdram_control|WR_ADDR_m[8]~30 ;
wire \sdram_control|WR_ADDR_m[9]~31_combout ;
wire \sdram_control|WR_ADDR_m[9]~32 ;
wire \sdram_control|WR_ADDR_m[10]~33_combout ;
wire \sdram_control|WR_ADDR_m[10]~34 ;
wire \sdram_control|WR_ADDR_m[11]~35_combout ;
wire \sdram_control|WR_ADDR_m[11]~36 ;
wire \sdram_control|WR_ADDR_m[12]~37_combout ;
wire \sdram_control|WR_ADDR_m[12]~38 ;
wire \sdram_control|WR_ADDR_m[13]~39_combout ;
wire \sdram_control|WR_ADDR_m[13]~40 ;
wire \sdram_control|WR_ADDR_m[14]~41_combout ;
wire \sdram_control|WR_ADDR_m[14]~42 ;
wire \sdram_control|WR_ADDR_m[15]~43_combout ;
wire \sdram_control|WR_ADDR_m[15]~44 ;
wire \sdram_control|WR_ADDR_m[16]~45_combout ;
wire \sdram_control|WR_ADDR_m[16]~46 ;
wire \sdram_control|WR_ADDR_m[17]~47_combout ;
wire \sdram_control|WR_ADDR_m[17]~48 ;
wire \sdram_control|WR_ADDR_m[18]~49_combout ;
wire \sdram_control|WR_ADDR_m[18]~50 ;
wire \sdram_control|WR_ADDR_m[19]~51_combout ;
wire \sdram_control|WR_ADDR_m[19]~52 ;
wire \sdram_control|WR_ADDR_m[20]~53_combout ;
wire \sdram_control|WR_ADDR_m[20]~54 ;
wire \sdram_control|WR_ADDR_m[21]~55_combout ;
wire \sdram_control|WR_ADDR_m[21]~56 ;
wire \sdram_control|WR_ADDR_m[22]~57_combout ;
wire \sdram_control|WR_ADDR_m[22]~58 ;
wire \sdram_control|WR_ADDR_m[23]~59_combout ;
wire \sdram_control|WR_ADDR_m[23]~60 ;
wire \sdram_control|WR_ADDR_m[24]~61_combout ;
wire \sdram_control|LessThan2~5_combout ;
wire \sdram_control|LessThan2~0_combout ;
wire \sdram_control|LessThan2~1_combout ;
wire \sdram_control|LessThan2~2_combout ;
wire \sdram_control|LessThan2~3_combout ;
wire \sdram_control|LessThan2~4_combout ;
wire \sdram_control|LessThan2~6_combout ;
wire \sdram_control|RAM_ADDR_m~91_combout ;
wire \sdram_control|RAM_ADDR_m[4]~34 ;
wire \sdram_control|RAM_ADDR_m[5]~35_combout ;
wire \sdram_control|RAM_ADDR_m~92_combout ;
wire \sdram_control|RAM_ADDR_m[5]~36 ;
wire \sdram_control|RAM_ADDR_m[6]~37_combout ;
wire \sdram_control|RAM_ADDR_m~93_combout ;
wire \sdram_control|RAM_ADDR_m[6]~38 ;
wire \sdram_control|RAM_ADDR_m[7]~39_combout ;
wire \sdram_control|RAM_ADDR_m~94_combout ;
wire \sdram_control|RAM_ADDR_m[7]~40 ;
wire \sdram_control|RAM_ADDR_m[8]~41_combout ;
wire \sdram_control|RAM_ADDR_m~95_combout ;
wire \sdram_control|RAM_ADDR_m[8]~42 ;
wire \sdram_control|RAM_ADDR_m[9]~43_combout ;
wire \sdram_control|RAM_ADDR_m~96_combout ;
wire \sdram_control|RAM_ADDR_m[9]~44 ;
wire \sdram_control|RAM_ADDR_m[10]~45_combout ;
wire \sdram_control|RAM_ADDR_m~47_combout ;
wire \sdram_control|RAM_ADDR_m[10]~46 ;
wire \sdram_control|RAM_ADDR_m[11]~49_combout ;
wire \sdram_control|RAM_ADDR_m~78_combout ;
wire \sdram_control|RAM_ADDR_m[11]~50 ;
wire \sdram_control|RAM_ADDR_m[12]~51_combout ;
wire \sdram_control|RAM_ADDR_m~80_combout ;
wire \sdram_control|RAM_ADDR_m[12]~52 ;
wire \sdram_control|RAM_ADDR_m[13]~53_combout ;
wire \sdram_control|RAM_ADDR_m~79_combout ;
wire \sdram_control|RAM_ADDR_m[13]~54 ;
wire \sdram_control|RAM_ADDR_m[14]~55_combout ;
wire \sdram_control|RAM_ADDR_m~82_combout ;
wire \sdram_control|RAM_ADDR_m[14]~56 ;
wire \sdram_control|RAM_ADDR_m[15]~57_combout ;
wire \sdram_control|RAM_ADDR_m~81_combout ;
wire \sdram_control|RAM_ADDR_m[15]~58 ;
wire \sdram_control|RAM_ADDR_m[16]~59_combout ;
wire \sdram_control|RAM_ADDR_m~84_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout ;
wire \sdram_control|RAM_ADDR_m[16]~60 ;
wire \sdram_control|RAM_ADDR_m[17]~61_combout ;
wire \sdram_control|RAM_ADDR_m~83_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~5_combout ;
wire \sdram_control|RAM_ADDR_m[17]~62 ;
wire \sdram_control|RAM_ADDR_m[18]~63_combout ;
wire \sdram_control|RAM_ADDR_m~86_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout ;
wire \sdram_control|RAM_ADDR_m[18]~64 ;
wire \sdram_control|RAM_ADDR_m[19]~65_combout ;
wire \sdram_control|RAM_ADDR_m~85_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~6_combout ;
wire \sdram_control|RAM_ADDR_m[19]~66 ;
wire \sdram_control|RAM_ADDR_m[20]~67_combout ;
wire \sdram_control|RAM_ADDR_m~88_combout ;
wire \sdram_control|RAM_ADDR_m[20]~68 ;
wire \sdram_control|RAM_ADDR_m[21]~69_combout ;
wire \sdram_control|RAM_ADDR_m~87_combout ;
wire \sdram_control|RAM_ADDR_m[21]~70 ;
wire \sdram_control|RAM_ADDR_m[22]~71_combout ;
wire \sdram_control|RAM_ADDR_m~90_combout ;
wire \sdram_control|RAM_ADDR_m[22]~72 ;
wire \sdram_control|RAM_ADDR_m[23]~73_combout ;
wire \sdram_control|RAM_ADDR_m~89_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~8_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~7_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~9_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~2_combout ;
wire \sdram_control|RAM_ADDR_m[23]~74 ;
wire \sdram_control|RAM_ADDR_m[24]~75_combout ;
wire \sdram_control|RAM_ADDR_m~77_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector41~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector32~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector32~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.100000000~q ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|active_rnw~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~10_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~11_combout ;
wire \sdram_control|sdram_model|sdram_controller|pending~12_combout ;
wire \sdram_control|sdram_model|sdram_controller|f_select~combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector24~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector29~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector29~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000100000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector25~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000000010~q ;
wire \sdram_control|sdram_model|sdram_controller|WideOr8~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector26~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector26~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector26~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000000100~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector33~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector33~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector33~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_next~17_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector33~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_next.000000001~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector31~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector24~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000000001~q ;
wire \sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector36~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector36~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector36~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_next.010000000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector31~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.010000000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector23~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|ack_refresh_request~q ;
wire \sdram_control|sdram_model|sdram_controller|refresh_request~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|refresh_request~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector35~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~6_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~8_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~7_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_next.000010000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector28~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~6_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000010000~q ;
wire \sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector41~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector41~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|f_pop~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector34~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_next.000001000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector27~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.000001000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector39~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector39~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector39~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector39~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector39~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~4_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector38~5_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector30~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector30~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_state.001000000~q ;
wire \sdram_control|sdram_model|sdram_controller|Selector3~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector22~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|always5~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector22~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector2~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector21~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector21~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector1~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector20~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Equal4~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|za_valid~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|za_valid~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ;
wire \vga_control|vga_signal|Add0~0_combout ;
wire \vga_control|vga_signal|Add0~1 ;
wire \vga_control|vga_signal|Add0~2_combout ;
wire \vga_control|vga_signal|Add0~3 ;
wire \vga_control|vga_signal|Add0~4_combout ;
wire \vga_control|vga_signal|Add0~5 ;
wire \vga_control|vga_signal|Add0~6_combout ;
wire \vga_control|vga_signal|Add0~7 ;
wire \vga_control|vga_signal|Add0~8_combout ;
wire \vga_control|vga_signal|Add0~9 ;
wire \vga_control|vga_signal|Add0~10_combout ;
wire \vga_control|vga_signal|Equal0~1_combout ;
wire \vga_control|vga_signal|Equal0~0_combout ;
wire \vga_control|vga_signal|SCREEN_X_m[8]~1_combout ;
wire \vga_control|vga_signal|Add0~15 ;
wire \vga_control|vga_signal|Add0~16_combout ;
wire \vga_control|vga_signal|SCREEN_X_m[9]~0_combout ;
wire \vga_control|vga_signal|Add0~17 ;
wire \vga_control|vga_signal|Add0~18_combout ;
wire \vga_control|vga_signal|Equal0~2_combout ;
wire \vga_control|vga_signal|SCREEN_X_m[5]~2_combout ;
wire \vga_control|vga_signal|Add0~11 ;
wire \vga_control|vga_signal|Add0~12_combout ;
wire \vga_control|vga_signal|Add0~13 ;
wire \vga_control|vga_signal|Add0~14_combout ;
wire \vga_control|vga_signal|always1~9_combout ;
wire \vga_control|vga_signal|always1~8_combout ;
wire \vga_control|vga_signal|always1~10_combout ;
wire \vga_control|vga_signal|Add1~0_combout ;
wire \vga_control|vga_signal|SCREEN_Y[0]~1_combout ;
wire \vga_control|vga_signal|Add1~1 ;
wire \vga_control|vga_signal|Add1~2_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[1]~8_combout ;
wire \vga_control|vga_signal|Add1~3 ;
wire \vga_control|vga_signal|Add1~4_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[2]~5_combout ;
wire \vga_control|vga_signal|Add1~5 ;
wire \vga_control|vga_signal|Add1~6_combout ;
wire \vga_control|vga_signal|Equal1~1_combout ;
wire \vga_control|vga_signal|Equal1~0_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ;
wire \vga_control|vga_signal|SCREEN_Y[9]~feeder_combout ;
wire \vga_control|vga_signal|Add1~17 ;
wire \vga_control|vga_signal|Add1~18_combout ;
wire \vga_control|vga_signal|Equal1~2_combout ;
wire \vga_control|vga_signal|SCREEN_Y[0]~0_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[3]~7_combout ;
wire \vga_control|vga_signal|Add1~7 ;
wire \vga_control|vga_signal|Add1~8_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[4]~6_combout ;
wire \vga_control|vga_signal|Add1~9 ;
wire \vga_control|vga_signal|Add1~10_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[5]~1_combout ;
wire \vga_control|vga_signal|Add1~11 ;
wire \vga_control|vga_signal|Add1~12_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[6]~2_combout ;
wire \vga_control|vga_signal|Add1~13 ;
wire \vga_control|vga_signal|Add1~14_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[7]~3_combout ;
wire \vga_control|vga_signal|Add1~15 ;
wire \vga_control|vga_signal|Add1~16_combout ;
wire \vga_control|vga_signal|SCREEN_Y_m[8]~4_combout ;
wire \vga_control|vga_signal|always1~1_combout ;
wire \vga_control|vga_signal|always1~11_combout ;
wire \vga_control|vga_signal|REQUEST_DATA~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~15 ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8_combout ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10_combout ;
wire \sdram_control|RD_CONTROL_m~0_combout ;
wire \sdram_control|RD_CONTROL_m~1_combout ;
wire \sdram_control|RD_CONTROL_m~2_combout ;
wire \sdram_control|RD_CONTROL_m~q ;
wire \sdram_control|RD_ING_m~q ;
wire \sdram_control|RAM_COUNT_m[15]~75_combout ;
wire \sdram_control|RAM_COUNT_m[0]~26 ;
wire \sdram_control|RAM_COUNT_m[1]~27_combout ;
wire \sdram_control|RAM_COUNT_m[1]~28 ;
wire \sdram_control|RAM_COUNT_m[2]~29_combout ;
wire \sdram_control|Equal1~0_combout ;
wire \sdram_control|Equal1~1_combout ;
wire \sdram_control|WR_ING_m~0_combout ;
wire \sdram_control|WR_ING_m~q ;
wire \sdram_control|WR_FIFO_REQ_m~0_combout ;
wire \sdram_control|WR_FIFO_REQ_m~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ;
wire \simulate_camera|Add0~0_combout ;
wire \simulate_camera|COUNT_X_m[0]~4_combout ;
wire \simulate_camera|Add0~1 ;
wire \simulate_camera|Add0~2_combout ;
wire \simulate_camera|Add0~3 ;
wire \simulate_camera|Add0~4_combout ;
wire \simulate_camera|Add0~5 ;
wire \simulate_camera|Add0~6_combout ;
wire \simulate_camera|Add0~7 ;
wire \simulate_camera|Add0~8_combout ;
wire \simulate_camera|Equal0~0_combout ;
wire \simulate_camera|COUNT_X_m[5]~2_combout ;
wire \simulate_camera|Add0~9 ;
wire \simulate_camera|Add0~10_combout ;
wire \simulate_camera|COUNT_X_m[10]~5_combout ;
wire \simulate_camera|Add0~19 ;
wire \simulate_camera|Add0~20_combout ;
wire \simulate_camera|Equal0~1_combout ;
wire \simulate_camera|Equal0~3_combout ;
wire \simulate_camera|Add1~0_combout ;
wire \simulate_camera|Add1~1 ;
wire \simulate_camera|Add1~2_combout ;
wire \simulate_camera|Add1~3 ;
wire \simulate_camera|Add1~4_combout ;
wire \simulate_camera|COUNT_Y_m[7]~2_combout ;
wire \simulate_camera|Add1~5 ;
wire \simulate_camera|Add1~6_combout ;
wire \simulate_camera|Equal1~0_combout ;
wire \simulate_camera|COUNT_Y_m[9]~5_combout ;
wire \simulate_camera|Add1~15 ;
wire \simulate_camera|Add1~16_combout ;
wire \simulate_camera|COUNT_Y_m[8]~1_combout ;
wire \simulate_camera|Add1~17 ;
wire \simulate_camera|Add1~18_combout ;
wire \simulate_camera|COUNT_Y_m[11]~7_combout ;
wire \simulate_camera|Add1~19 ;
wire \simulate_camera|Add1~20_combout ;
wire \simulate_camera|COUNT_Y_m[10]~6_combout ;
wire \simulate_camera|Add1~21 ;
wire \simulate_camera|Add1~22_combout ;
wire \simulate_camera|Equal1~2_combout ;
wire \simulate_camera|COUNT_Y_m[3]~9_combout ;
wire \simulate_camera|Add1~7 ;
wire \simulate_camera|Add1~8_combout ;
wire \simulate_camera|COUNT_Y_m[4]~8_combout ;
wire \simulate_camera|Add1~9 ;
wire \simulate_camera|Add1~10_combout ;
wire \simulate_camera|COUNT_Y_m[5]~4_combout ;
wire \simulate_camera|Add1~11 ;
wire \simulate_camera|Add1~12_combout ;
wire \simulate_camera|COUNT_Y_m[6]~3_combout ;
wire \simulate_camera|Add1~13 ;
wire \simulate_camera|Add1~14_combout ;
wire \simulate_camera|Equal1~1_combout ;
wire \simulate_camera|COUNT_Y_m[4]~0_combout ;
wire \simulate_camera|COUNT_X_m[6]~3_combout ;
wire \simulate_camera|Add0~11 ;
wire \simulate_camera|Add0~12_combout ;
wire \simulate_camera|Add0~13 ;
wire \simulate_camera|Add0~14_combout ;
wire \simulate_camera|COUNT_X_m[11]~6_combout ;
wire \simulate_camera|Add0~21 ;
wire \simulate_camera|Add0~22_combout ;
wire \simulate_camera|Equal0~2_combout ;
wire \simulate_camera|COUNT_X_m[7]~1_combout ;
wire \simulate_camera|Add0~15 ;
wire \simulate_camera|Add0~16_combout ;
wire \simulate_camera|Add0~17 ;
wire \simulate_camera|Add0~18_combout ;
wire \simulate_camera|COUNT_X_m[9]~0_combout ;
wire \simulate_camera|always1~6_combout ;
wire \simulate_camera|always1~2_combout ;
wire \simulate_camera|always1~3_combout ;
wire \simulate_camera|LessThan2~0_combout ;
wire \simulate_camera|always1~4_combout ;
wire \simulate_camera|LessThan0~0_combout ;
wire \simulate_camera|always1~5_combout ;
wire \simulate_camera|CCD_DVAL~q ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \simulate_camera|CCD_B[10]~feeder_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector150~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector150~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector149~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector149~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector148~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector148~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector147~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector147~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector146~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector146~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector145~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector145~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector144~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector144~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector143~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector143~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector142~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector142~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector141~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector141~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector140~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector140~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector139~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector139~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector138~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector138~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector137~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector137~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector136~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector136~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector135~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector135~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector134~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector134~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector133~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector133~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1_q ;
wire \simulate_camera|CCD_R_m[10]~0_combout ;
wire \simulate_camera|LessThan4~0_combout ;
wire \simulate_camera|LessThan4~1_combout ;
wire \simulate_camera|CCD_R_m[10]~1_combout ;
wire \simulate_camera|CCD_R_m[10]~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector132~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector132~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector131~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector131~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector130~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector130~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector129~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector129~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector128~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector128~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector127~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector127~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector126~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector126~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector125~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector125~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector124~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector124~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector123~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector123~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector122~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector122~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector121~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector121~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|Selector120~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector120~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30_q ;
wire \sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1_q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector119~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector119~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31_q ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout ;
wire \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout ;
wire \vga_control|vga_color|VGA_R[5]~0_combout ;
wire \vga_control|vga_color|LessThan1~0_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \vga_control|vga_color|VGA_R_m~1_combout ;
wire \vga_control|vga_color|LessThan5~0_combout ;
wire \vga_control|vga_color|LessThan5~1_combout ;
wire \vga_control|vga_color|VGA_R_m~7_combout ;
wire \vga_control|vga_color|VGA_R_m~8_combout ;
wire \vga_control|vga_color|VGA_R_m~9_combout ;
wire \vga_control|vga_color|LessThan4~0_combout ;
wire \vga_control|vga_color|LessThan4~1_combout ;
wire \vga_control|vga_color|VGA_R_m~10_combout ;
wire \SW[17]~input_o ;
wire \vga_control|vga_color|VGA_R_m~6_combout ;
wire \vga_control|vga_color|VGA_R_m~3_combout ;
wire \vga_control|vga_color|VGA_R_m~4_combout ;
wire \vga_control|vga_color|always1~2_combout ;
wire \vga_control|vga_color|always1~3_combout ;
wire \vga_control|vga_color|VGA_R_m~0_combout ;
wire \vga_control|vga_color|VGA_R_m~2_combout ;
wire \vga_control|vga_color|always1~0_combout ;
wire \vga_control|vga_color|always1~1_combout ;
wire \vga_control|vga_color|VGA_R_m~5_combout ;
wire \vga_control|vga_color|VGA_R_m~11_combout ;
wire \vga_control|vga_color|VGA_B_m[0]~0_combout ;
wire \vga_control|vga_color|VGA_B_m[1]~1_combout ;
wire \vga_control|vga_color|VGA_B_m[2]~2_combout ;
wire \vga_control|vga_color|VGA_B_m[3]~3_combout ;
wire \vga_control|vga_color|VGA_B_m[4]~4_combout ;
wire \vga_control|vga_color|VGA_B_m[5]~5_combout ;
wire \vga_control|vga_color|VGA_B_m[6]~6_combout ;
wire \vga_control|vga_color|VGA_B_m[7]~7_combout ;
wire \vga_control|vga_signal|always1~0_combout ;
wire \vga_control|vga_signal|always1~2_combout ;
wire \vga_control|vga_signal|VGA_BLANK_N~q ;
wire \vga_control|vga_color|VGA_G_m[0]~0_combout ;
wire \vga_control|vga_color|VGA_G_m[1]~1_combout ;
wire \vga_control|vga_color|VGA_G_m[2]~2_combout ;
wire \vga_control|vga_color|VGA_G_m[3]~3_combout ;
wire \vga_control|vga_color|VGA_G_m[4]~4_combout ;
wire \vga_control|vga_color|VGA_G_m[5]~5_combout ;
wire \vga_control|vga_color|VGA_G_m[6]~6_combout ;
wire \vga_control|vga_color|VGA_G_m[7]~7_combout ;
wire \vga_control|vga_signal|always1~4_combout ;
wire \vga_control|vga_signal|always1~3_combout ;
wire \vga_control|vga_signal|always1~5_combout ;
wire \vga_control|vga_signal|VGA_HS~q ;
wire \vga_control|vga_color|VGA_R_m[0]~12_combout ;
wire \vga_control|vga_color|VGA_R_m[1]~13_combout ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \vga_control|vga_color|VGA_R_m[2]~14_combout ;
wire \vga_control|vga_color|VGA_R_m[3]~15_combout ;
wire \vga_control|vga_color|VGA_R_m[4]~16_combout ;
wire \vga_control|vga_color|VGA_R_m[5]~17_combout ;
wire \vga_control|vga_color|VGA_R_m[6]~18_combout ;
wire \vga_control|vga_color|VGA_R_m[7]~19_combout ;
wire \vga_control|vga_signal|always1~6_combout ;
wire \vga_control|vga_signal|always1~7_combout ;
wire \vga_control|vga_signal|VGA_VS~q ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector116~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector116~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector115~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector115~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector114~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector114~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector113~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector113~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector112~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector112~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector111~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector111~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector110~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector110~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector109~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector109~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector109~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector108~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector108~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ;
wire \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector107~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector107~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector106~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector106~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector105~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector105~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector104~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector104~3_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector118~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|WideOr16~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector117~0_combout ;
wire \main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \sdram_control|sdram_model|sdram_controller|Selector19~1_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector0~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector19~0_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector19~2_combout ;
wire \sdram_control|sdram_model|sdram_controller|Selector19~3_combout ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [2:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [24:0] \sdram_control|RAM_COUNT_m ;
wire [12:0] \sdram_control|sdram_model|sdram_controller|i_addr ;
wire [4:0] \main_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [12:0] \sdram_control|sdram_model|sdram_controller|m_addr ;
wire [31:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [24:0] \sdram_control|RAM_ADDR_m ;
wire [24:0] \sdram_control|RD_ADDR_m ;
wire [24:0] \sdram_control|WR_ADDR_m ;
wire [2:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [31:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [8:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [7:0] \vga_control|vga_color|VGA_R ;
wire [0:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire ;
wire [11:0] \simulate_camera|COUNT_X ;
wire [0:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire ;
wire [11:0] \simulate_camera|CCD_B ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [0:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire ;
wire [9:0] \vga_control|vga_signal|SCREEN_Y ;
wire [0:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [7:0] \vga_control|vga_color|VGA_B ;
wire [7:0] \vga_control|vga_color|VGA_G ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [1:0] \sdram_control|sdram_model|sdram_controller|m_bank ;
wire [1:0] \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries ;
wire [3:0] \sdram_control|sdram_model|sdram_controller|m_cmd ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [8:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [9:0] \vga_control|vga_signal|SCREEN_X ;
wire [24:0] \sdram_control|sdram_model|sdram_controller|active_addr ;
wire [31:0] \sdram_control|sdram_model|sdram_controller|m_data ;
wire [61:0] \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 ;
wire [2:0] \sdram_control|sdram_model|sdram_controller|m_count ;
wire [61:0] \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 ;
wire [3:0] \sdram_control|sdram_model|sdram_controller|i_cmd ;
wire [2:0] \sdram_control|sdram_model|sdram_controller|rd_valid ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [31:0] \sdram_control|sdram_model|sdram_controller|za_data ;
wire [8:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a ;
wire [2:0] \sdram_control|sdram_model|sdram_controller|i_count ;
wire [2:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [1:0] \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [13:0] \sdram_control|sdram_model|sdram_controller|refresh_counter ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [2:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [2:0] \sdram_control|sdram_model|sdram_controller|i_refs ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [11:0] \simulate_camera|CCD_R ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [31:0] \sdram_control|sdram_model|sdram_controller|active_data ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [9:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [11:0] \simulate_camera|COUNT_Y ;
wire [9:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;

wire [4:0] \main_pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [17:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ;
wire [17:0] \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus ;
wire [17:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [17:0] \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ;

assign \main_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \main_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \main_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \main_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \main_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \main_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \main_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \main_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \main_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \main_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [0];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [1];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [2];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [3];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [4];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [5];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [6];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [7];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [8];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [9];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [10];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [11];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [12];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [13];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [14];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [15];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [16];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus [17];

assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [0];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [1];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [2];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [3];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [4];
assign \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus [5];

assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [16];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [17];

assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [0];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [1];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [2];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [3];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [4];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [5];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [6];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [7];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [8];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [9];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [10];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [11];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [30] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [12];
assign \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [31] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus [13];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[1]),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[2]),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[3]),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[4]),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[5]),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[6]),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[7]),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[8]),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[0]),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[1]),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[2]),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[3]),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[4]),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[5]),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX6[6]),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[0]),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[1]),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[2]),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[3]),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[4]),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[5]),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX7[6]),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_control|vga_color|VGA_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_control|vga_color|VGA_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_control|vga_color|VGA_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_control|vga_color|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_control|vga_color|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_control|vga_color|VGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_control|vga_color|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_control|vga_color|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\vga_control|vga_signal|VGA_BLANK_N~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_control|vga_color|VGA_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_control|vga_color|VGA_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_control|vga_color|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_control|vga_color|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_control|vga_color|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_control|vga_color|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_control|vga_color|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_control|vga_color|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_control|vga_signal|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_control|vga_color|VGA_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_control|vga_color|VGA_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_control|vga_color|VGA_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_control|vga_color|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_control|vga_color|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_control|vga_color|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_control|vga_color|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_control|vga_color|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_control|vga_signal|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_bank [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_bank [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(\main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \D5M_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_RESET_N),
	.obar());
// synopsys translate_off
defparam \D5M_RESET_N~output .bus_hold = "false";
defparam \D5M_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \D5M_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_SCLK),
	.obar());
// synopsys translate_off
defparam \D5M_SCLK~output .bus_hold = "false";
defparam \D5M_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \D5M_TRIGGER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_TRIGGER),
	.obar());
// synopsys translate_off
defparam \D5M_TRIGGER~output .bus_hold = "false";
defparam \D5M_TRIGGER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \D5M_XCLKIN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_XCLKIN),
	.obar());
// synopsys translate_off
defparam \D5M_XCLKIN~output .bus_hold = "false";
defparam \D5M_XCLKIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \D5M_SDATA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(D5M_SDATA),
	.obar());
// synopsys translate_off
defparam \D5M_SDATA~output .bus_hold = "false";
defparam \D5M_SDATA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [0]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [1]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [2]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [3]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [4]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [5]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [6]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [7]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [8]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [9]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [10]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [11]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [12]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [13]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [14]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [15]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [16]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[16]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [17]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[17]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [18]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[18]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [19]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[19]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [20]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[20]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [21]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[21]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [22]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[22]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [23]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[23]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [24]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[24]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [25]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[25]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [26]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[26]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [27]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[27]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [28]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[28]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [29]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[29]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [30]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[30]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(\sdram_control|sdram_model|sdram_controller|m_data [31]),
	.oe(!\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31_q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[31]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \main_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\main_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK2_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\main_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\main_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \main_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \main_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \main_pll|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \main_pll|altpll_component|auto_generated|pll1 .c0_initial = 2;
defparam \main_pll|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \main_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \main_pll|altpll_component|auto_generated|pll1 .c0_ph = 4;
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_high = 10;
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_low = 10;
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_ph = 4;
defparam \main_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_high = 25;
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_initial = 2;
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_low = 25;
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_ph = 4;
defparam \main_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_high = 5;
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_low = 5;
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \main_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk1_counter = "c3";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "-3000";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk4_counter = "c2";
defparam \main_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 5;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \main_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \main_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \main_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \main_pll|altpll_component|auto_generated|pll1 .m = 10;
defparam \main_pll|altpll_component|auto_generated|pll1 .m_initial = 2;
defparam \main_pll|altpll_component|auto_generated|pll1 .m_ph = 4;
defparam \main_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \main_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \main_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \main_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \main_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \main_pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \main_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \main_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_pll|altpll_component|auto_generated|wire_pll1_clk [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl .clock_type = "global clock";
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h3C3C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  & !\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hF0B4;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h1000;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  
// & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hB4F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0300;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hC3F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] $ 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h4000;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h3C3C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h0300;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hC3F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q )

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h3C3C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h6969;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0400;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  
// & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a 
// [6] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6] & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h8421;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g 
// [1] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0])))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] 
// & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h8421;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X53_Y42_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a 
// [5] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5] & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h8241;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a 
// [3] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h8241;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3_combout  & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h8000;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[0]~25 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[0]~25_combout  = \sdram_control|RAM_COUNT_m [0] $ (VCC)
// \sdram_control|RAM_COUNT_m[0]~26  = CARRY(\sdram_control|RAM_COUNT_m [0])

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_control|RAM_COUNT_m[0]~25_combout ),
	.cout(\sdram_control|RAM_COUNT_m[0]~26 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[0]~25 .lut_mask = 16'h33CC;
defparam \sdram_control|RAM_COUNT_m[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_pll|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~0_combout  = \sdram_control|sdram_model|sdram_controller|refresh_counter [0] $ (VCC)
// \sdram_control|sdram_model|sdram_controller|Add0~1  = CARRY(\sdram_control|sdram_model|sdram_controller|refresh_counter [0])

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~0_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~1 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~0 .lut_mask = 16'h33CC;
defparam \sdram_control|sdram_model|sdram_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~9 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~9_combout  = (!\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & \sdram_control|sdram_model|sdram_controller|Add0~0_combout )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~9 .lut_mask = 16'h3300;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N28
cycloneive_lcell_comb \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N29
dffeas \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneive_lcell_comb \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N19
dffeas \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N16
cycloneive_lcell_comb \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ));
// synopsys translate_off
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .clock_type = "global clock";
defparam \sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~9_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~2_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [1] & (\sdram_control|sdram_model|sdram_controller|Add0~1  & VCC)) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter 
// [1] & (!\sdram_control|sdram_model|sdram_controller|Add0~1 ))
// \sdram_control|sdram_model|sdram_controller|Add0~3  = CARRY((!\sdram_control|sdram_model|sdram_controller|refresh_counter [1] & !\sdram_control|sdram_model|sdram_controller|Add0~1 ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~1 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~2_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~3 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~2 .lut_mask = 16'hC303;
defparam \sdram_control|sdram_model|sdram_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~4_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [2] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~3 ))) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [2] & (\sdram_control|sdram_model|sdram_controller|Add0~3  $ (GND)))
// \sdram_control|sdram_model|sdram_controller|Add0~5  = CARRY((\sdram_control|sdram_model|sdram_controller|refresh_counter [2]) # (!\sdram_control|sdram_model|sdram_controller|Add0~3 ))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~3 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~4_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~5 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~4 .lut_mask = 16'h5AAF;
defparam \sdram_control|sdram_model|sdram_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y28_N7
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~6_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [3] & (\sdram_control|sdram_model|sdram_controller|Add0~5  & VCC)) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter 
// [3] & (!\sdram_control|sdram_model|sdram_controller|Add0~5 ))
// \sdram_control|sdram_model|sdram_controller|Add0~7  = CARRY((!\sdram_control|sdram_model|sdram_controller|refresh_counter [3] & !\sdram_control|sdram_model|sdram_controller|Add0~5 ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~5 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~6_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~7 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~6 .lut_mask = 16'hC303;
defparam \sdram_control|sdram_model|sdram_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~8 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~8_combout  = (\sdram_control|sdram_model|sdram_controller|Add0~6_combout  & !\sdram_control|sdram_model|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Add0~6_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~8 .lut_mask = 16'h00F0;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~8_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~8 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~8_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [4] & (\sdram_control|sdram_model|sdram_controller|Add0~7  $ (GND))) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter 
// [4] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~7 )))
// \sdram_control|sdram_model|sdram_controller|Add0~9  = CARRY((!\sdram_control|sdram_model|sdram_controller|Add0~7 ) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter [4]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~7 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~8_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~9 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~8 .lut_mask = 16'hC33F;
defparam \sdram_control|sdram_model|sdram_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~6_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ) # (!\sdram_control|sdram_model|sdram_controller|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Add0~8_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~6 .lut_mask = 16'hFF0F;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~6_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~10 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~10_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [5] & (\sdram_control|sdram_model|sdram_controller|Add0~9  & VCC)) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter 
// [5] & (!\sdram_control|sdram_model|sdram_controller|Add0~9 ))
// \sdram_control|sdram_model|sdram_controller|Add0~11  = CARRY((!\sdram_control|sdram_model|sdram_controller|refresh_counter [5] & !\sdram_control|sdram_model|sdram_controller|Add0~9 ))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~9 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~10_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~11 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~10 .lut_mask = 16'hA505;
defparam \sdram_control|sdram_model|sdram_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~7 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~7_combout  = (\sdram_control|sdram_model|sdram_controller|Add0~10_combout  & !\sdram_control|sdram_model|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Add0~10_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~7 .lut_mask = 16'h00F0;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~7_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~12 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~12_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [6] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~11 ))) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [6] & (\sdram_control|sdram_model|sdram_controller|Add0~11  $ (GND)))
// \sdram_control|sdram_model|sdram_controller|Add0~13  = CARRY((\sdram_control|sdram_model|sdram_controller|refresh_counter [6]) # (!\sdram_control|sdram_model|sdram_controller|Add0~11 ))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~11 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~12_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~13 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~12 .lut_mask = 16'h5AAF;
defparam \sdram_control|sdram_model|sdram_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~5_combout  = (\sdram_control|sdram_model|sdram_controller|Add0~12_combout  & !\sdram_control|sdram_model|sdram_controller|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Add0~12_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~5 .lut_mask = 16'h00F0;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~5_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~14 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~14_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [7] & (\sdram_control|sdram_model|sdram_controller|Add0~13  & VCC)) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter 
// [7] & (!\sdram_control|sdram_model|sdram_controller|Add0~13 ))
// \sdram_control|sdram_model|sdram_controller|Add0~15  = CARRY((!\sdram_control|sdram_model|sdram_controller|refresh_counter [7] & !\sdram_control|sdram_model|sdram_controller|Add0~13 ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~13 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~14_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~15 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~14 .lut_mask = 16'hC303;
defparam \sdram_control|sdram_model|sdram_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~16 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~16_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [8] & (\sdram_control|sdram_model|sdram_controller|Add0~15  $ (GND))) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [8] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~15 )))
// \sdram_control|sdram_model|sdram_controller|Add0~17  = CARRY((!\sdram_control|sdram_model|sdram_controller|Add0~15 ) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter [8]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~15 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~16_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~17 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~16 .lut_mask = 16'hC33F;
defparam \sdram_control|sdram_model|sdram_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13_combout  = !\sdram_control|sdram_model|sdram_controller|Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13 .lut_mask = 16'h00FF;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter[8]~13_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~18 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~18_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [9] & (!\sdram_control|sdram_model|sdram_controller|Add0~17 )) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter [9] 
// & (\sdram_control|sdram_model|sdram_controller|Add0~17  & VCC))
// \sdram_control|sdram_model|sdram_controller|Add0~19  = CARRY((\sdram_control|sdram_model|sdram_controller|refresh_counter [9] & !\sdram_control|sdram_model|sdram_controller|Add0~17 ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~17 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~18_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~19 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~18 .lut_mask = 16'h3C0C;
defparam \sdram_control|sdram_model|sdram_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~4_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ) # (!\sdram_control|sdram_model|sdram_controller|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Add0~18_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~4 .lut_mask = 16'hFF0F;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~4_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~20 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~20_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [10] & (\sdram_control|sdram_model|sdram_controller|Add0~19  $ (GND))) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [10] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~19 )))
// \sdram_control|sdram_model|sdram_controller|Add0~21  = CARRY((!\sdram_control|sdram_model|sdram_controller|Add0~19 ) # (!\sdram_control|sdram_model|sdram_controller|refresh_counter [10]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~19 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~20_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~21 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~20 .lut_mask = 16'hC33F;
defparam \sdram_control|sdram_model|sdram_controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~1_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ) # (!\sdram_control|sdram_model|sdram_controller|Add0~20_combout )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~20_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~1 .lut_mask = 16'hCCFF;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~22 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~22_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [11] & (\sdram_control|sdram_model|sdram_controller|Add0~21  & VCC)) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [11] & (!\sdram_control|sdram_model|sdram_controller|Add0~21 ))
// \sdram_control|sdram_model|sdram_controller|Add0~23  = CARRY((!\sdram_control|sdram_model|sdram_controller|refresh_counter [11] & !\sdram_control|sdram_model|sdram_controller|Add0~21 ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~21 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~22_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~23 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~22 .lut_mask = 16'hC303;
defparam \sdram_control|sdram_model|sdram_controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~3_combout  = (!\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & \sdram_control|sdram_model|sdram_controller|Add0~22_combout )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~22_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~3 .lut_mask = 16'h3300;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~24 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~24_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [12] & ((GND) # (!\sdram_control|sdram_model|sdram_controller|Add0~23 ))) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [12] & (\sdram_control|sdram_model|sdram_controller|Add0~23  $ (GND)))
// \sdram_control|sdram_model|sdram_controller|Add0~25  = CARRY((\sdram_control|sdram_model|sdram_controller|refresh_counter [12]) # (!\sdram_control|sdram_model|sdram_controller|Add0~23 ))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~23 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~24_combout ),
	.cout(\sdram_control|sdram_model|sdram_controller|Add0~25 ));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~24 .lut_mask = 16'h5AAF;
defparam \sdram_control|sdram_model|sdram_controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~2_combout  = (!\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & \sdram_control|sdram_model|sdram_controller|Add0~24_combout )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~24_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~2 .lut_mask = 16'h3300;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Add0~26 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Add0~26_combout  = \sdram_control|sdram_model|sdram_controller|Add0~25  $ (\sdram_control|sdram_model|sdram_controller|refresh_counter [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_counter [13]),
	.cin(\sdram_control|sdram_model|sdram_controller|Add0~25 ),
	.combout(\sdram_control|sdram_model|sdram_controller|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Add0~26 .lut_mask = 16'h0FF0;
defparam \sdram_control|sdram_model|sdram_controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_counter~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_counter~0_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ) # (!\sdram_control|sdram_model|sdram_controller|Add0~26_combout )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Add0~26_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~0 .lut_mask = 16'hCCFF;
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \sdram_control|sdram_model|sdram_controller|refresh_counter[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_counter~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal0~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal0~0_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [13] & (!\sdram_control|sdram_model|sdram_controller|refresh_counter [12] & 
// (\sdram_control|sdram_model|sdram_controller|refresh_counter [10] & !\sdram_control|sdram_model|sdram_controller|refresh_counter [11])))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [13]),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [12]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_counter [10]),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_counter [11]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal0~0 .lut_mask = 16'h0020;
defparam \sdram_control|sdram_model|sdram_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal0~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal0~3_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_counter [0] & !\sdram_control|sdram_model|sdram_controller|refresh_counter [1])

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [0]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_counter [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal0~3 .lut_mask = 16'h0033;
defparam \sdram_control|sdram_model|sdram_controller|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal0~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal0~1_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_counter [9] & (!\sdram_control|sdram_model|sdram_controller|refresh_counter [6] & 
// (\sdram_control|sdram_model|sdram_controller|refresh_counter [8] & !\sdram_control|sdram_model|sdram_controller|refresh_counter [7])))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [9]),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [6]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_counter [8]),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_counter [7]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal0~1 .lut_mask = 16'h0020;
defparam \sdram_control|sdram_model|sdram_controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal0~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal0~2_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_counter [2] & (\sdram_control|sdram_model|sdram_controller|refresh_counter [4] & 
// (!\sdram_control|sdram_model|sdram_controller|refresh_counter [5] & !\sdram_control|sdram_model|sdram_controller|refresh_counter [3])))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_counter [2]),
	.datab(\sdram_control|sdram_model|sdram_controller|refresh_counter [4]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_counter [5]),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_counter [3]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal0~2 .lut_mask = 16'h0004;
defparam \sdram_control|sdram_model|sdram_controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal0~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal0~4_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~0_combout  & (\sdram_control|sdram_model|sdram_controller|Equal0~3_combout  & (\sdram_control|sdram_model|sdram_controller|Equal0~1_combout 
//  & \sdram_control|sdram_model|sdram_controller|Equal0~2_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Equal0~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Equal0~3_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Equal0~1_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal0~4 .lut_mask = 16'h8000;
defparam \sdram_control|sdram_model|sdram_controller|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[1]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout  = (!\sdram_control|sdram_model|sdram_controller|i_state.101~q  & \sdram_control|sdram_model|sdram_controller|i_state.000~q )

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~1 .lut_mask = 16'h5050;
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[0]~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[0]~4_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.011~q  & (!\sdram_control|sdram_model|sdram_controller|i_count [0])) # (!\sdram_control|sdram_model|sdram_controller|i_state.011~q  & 
// ((\sdram_control|sdram_model|sdram_controller|i_state.010~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[0]~4 .lut_mask = 16'h7744;
defparam \sdram_control|sdram_model|sdram_controller|i_count[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector6~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector6~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_refs [0] & (\sdram_control|sdram_model|sdram_controller|i_state.000~q  & !\sdram_control|sdram_model|sdram_controller|i_state.010~q )) # 
// (!\sdram_control|sdram_model|sdram_controller|i_refs [0] & ((\sdram_control|sdram_model|sdram_controller|i_state.010~q )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_refs [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector6~0 .lut_mask = 16'h0FC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \sdram_control|sdram_model|sdram_controller|i_refs[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_refs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_refs[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_refs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector5~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector5~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.010~q  & (\sdram_control|sdram_model|sdram_controller|i_refs [0] $ (((\sdram_control|sdram_model|sdram_controller|i_refs [1]))))) # 
// (!\sdram_control|sdram_model|sdram_controller|i_state.010~q  & (((\sdram_control|sdram_model|sdram_controller|i_state.000~q  & \sdram_control|sdram_model|sdram_controller|i_refs [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_refs [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_refs [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector5~0 .lut_mask = 16'h5AC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \sdram_control|sdram_model|sdram_controller|i_refs[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_refs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_refs[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_refs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector4~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector4~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.010~q  & (\sdram_control|sdram_model|sdram_controller|i_refs [2] $ (((\sdram_control|sdram_model|sdram_controller|i_refs [0] & 
// \sdram_control|sdram_model|sdram_controller|i_refs [1])))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_refs [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_refs [2]),
	.datac(\sdram_control|sdram_model|sdram_controller|i_refs [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector4~0 .lut_mask = 16'h6C00;
defparam \sdram_control|sdram_model|sdram_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector4~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector4~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector4~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|i_state.000~q  & (\sdram_control|sdram_model|sdram_controller|i_refs [2] 
// & !\sdram_control|sdram_model|sdram_controller|i_state.010~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector4~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_refs [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector4~1 .lut_mask = 16'hAAEA;
defparam \sdram_control|sdram_model|sdram_controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \sdram_control|sdram_model|sdram_controller|i_refs[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_refs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_refs[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_refs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector18~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector18~1_combout  = (\sdram_control|sdram_model|sdram_controller|i_refs [0] & (!\sdram_control|sdram_model|sdram_controller|i_refs [1] & !\sdram_control|sdram_model|sdram_controller|i_refs [2]))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_refs [0]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|i_refs [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_refs [2]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector18~1 .lut_mask = 16'h000A;
defparam \sdram_control|sdram_model|sdram_controller|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector18~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector18~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_next.111~q  & ((\sdram_control|sdram_model|sdram_controller|i_state.101~q ) # ((\sdram_control|sdram_model|sdram_controller|i_state.011~q ) 
// # (!\sdram_control|sdram_model|sdram_controller|i_state.000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.111~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector18~0 .lut_mask = 16'hCC8C;
defparam \sdram_control|sdram_model|sdram_controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector18~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector18~2_combout  = (\sdram_control|sdram_model|sdram_controller|Selector18~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|i_state.010~q  & 
// \sdram_control|sdram_model|sdram_controller|Selector18~1_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector18~1_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector18~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector18~2 .lut_mask = 16'hFF88;
defparam \sdram_control|sdram_model|sdram_controller|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \sdram_control|sdram_model|sdram_controller|i_next.111 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_next.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_next.111 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_next.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector12~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector12~0_combout  = (!\sdram_control|sdram_model|sdram_controller|i_count [1] & (\sdram_control|sdram_model|sdram_controller|i_next.111~q  & (!\sdram_control|sdram_model|sdram_controller|i_count [2] & 
// \sdram_control|sdram_model|sdram_controller|i_state.011~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.111~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector12~0 .lut_mask = 16'h0400;
defparam \sdram_control|sdram_model|sdram_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N19
dffeas \sdram_control|sdram_model|sdram_controller|i_state.111 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.111 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector13~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector13~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.011~q  & ((\sdram_control|sdram_model|sdram_controller|i_count [1]) # (\sdram_control|sdram_model|sdram_controller|i_count [0])))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector13~0 .lut_mask = 16'hFA00;
defparam \sdram_control|sdram_model|sdram_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector13~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector13~1_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.111~q ) # ((\sdram_control|sdram_model|sdram_controller|i_count [2] & 
// ((\sdram_control|sdram_model|sdram_controller|Selector13~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.111~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector13~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector13~1 .lut_mask = 16'hFCDC;
defparam \sdram_control|sdram_model|sdram_controller|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N23
dffeas \sdram_control|sdram_model|sdram_controller|i_count[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[1]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout  = (!\sdram_control|sdram_model|sdram_controller|i_count [1] & (!\sdram_control|sdram_model|sdram_controller|i_count [2] & \sdram_control|sdram_model|sdram_controller|i_state.011~q ))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~0 .lut_mask = 16'h0500;
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[0]~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[0]~5_combout  = (\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout  & ((\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|i_count [0]))) # (!\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout  & (\sdram_control|sdram_model|sdram_controller|i_count[0]~4_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout  & (((\sdram_control|sdram_model|sdram_controller|i_count [0]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_count[0]~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[0]~5 .lut_mask = 16'hF0D8;
defparam \sdram_control|sdram_model|sdram_controller|i_count[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N27
dffeas \sdram_control|sdram_model|sdram_controller|i_count[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|i_count[0]~5_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[1]~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[1]~2_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.011~q  & (\sdram_control|sdram_model|sdram_controller|i_count [1] $ ((!\sdram_control|sdram_model|sdram_controller|i_count [0])))) # 
// (!\sdram_control|sdram_model|sdram_controller|i_state.011~q  & (((\sdram_control|sdram_model|sdram_controller|i_state.010~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~2 .lut_mask = 16'hB784;
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_count[1]~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_count[1]~3_combout  = (\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout  & ((\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|i_count [1]))) # (!\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout  & (\sdram_control|sdram_model|sdram_controller|i_count[1]~2_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout  & (((\sdram_control|sdram_model|sdram_controller|i_count [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count[1]~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_count[1]~2_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~3 .lut_mask = 16'hF0D8;
defparam \sdram_control|sdram_model|sdram_controller|i_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N13
dffeas \sdram_control|sdram_model|sdram_controller|i_count[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|i_count[1]~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_count[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector16~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector16~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_next.010~q  & ((\sdram_control|sdram_model|sdram_controller|i_state.101~q ) # ((\sdram_control|sdram_model|sdram_controller|i_state.011~q ) 
// # (!\sdram_control|sdram_model|sdram_controller|i_state.000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector16~0 .lut_mask = 16'hCC8C;
defparam \sdram_control|sdram_model|sdram_controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector8~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector8~0_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & !\sdram_control|sdram_model|sdram_controller|i_state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector8~0 .lut_mask = 16'h00F0;
defparam \sdram_control|sdram_model|sdram_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \sdram_control|sdram_model|sdram_controller|i_state.001 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.001 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector16~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector16~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector16~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|i_state.001~q ) # 
// ((!\sdram_control|sdram_model|sdram_controller|Selector18~1_combout  & \sdram_control|sdram_model|sdram_controller|i_state.010~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector16~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector18~1_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.001~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector16~1 .lut_mask = 16'hFBFA;
defparam \sdram_control|sdram_model|sdram_controller|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N3
dffeas \sdram_control|sdram_model|sdram_controller|i_next.010 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_next.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_next.010 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_next.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector9~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector9~0_combout  = (!\sdram_control|sdram_model|sdram_controller|i_count [1] & (\sdram_control|sdram_model|sdram_controller|i_next.010~q  & (!\sdram_control|sdram_model|sdram_controller|i_count [2] & 
// \sdram_control|sdram_model|sdram_controller|i_state.011~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector9~0 .lut_mask = 16'h0400;
defparam \sdram_control|sdram_model|sdram_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N7
dffeas \sdram_control|sdram_model|sdram_controller|i_state.010 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.010 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector10~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector10~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.001~q ) # ((\sdram_control|sdram_model|sdram_controller|i_state.011~q  & ((\sdram_control|sdram_model|sdram_controller|i_count [2]) # 
// (\sdram_control|sdram_model|sdram_controller|i_count [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_count [2]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.001~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_count [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector10~0 .lut_mask = 16'hFCF8;
defparam \sdram_control|sdram_model|sdram_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y32_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector10~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector10~1_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.010~q ) # ((\sdram_control|sdram_model|sdram_controller|i_state.111~q ) # 
// (\sdram_control|sdram_model|sdram_controller|Selector10~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.111~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector10~1 .lut_mask = 16'hFEFE;
defparam \sdram_control|sdram_model|sdram_controller|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y32_N17
dffeas \sdram_control|sdram_model|sdram_controller|i_state.011 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.011 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_next.000~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_next.000~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_next.000~q ) # ((!\sdram_control|sdram_model|sdram_controller|i_state.011~q  & (!\sdram_control|sdram_model|sdram_controller|i_state.101~q  
// & \sdram_control|sdram_model|sdram_controller|i_state.000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_next.000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_next.000~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_next.000~0 .lut_mask = 16'hF1F0;
defparam \sdram_control|sdram_model|sdram_controller|i_next.000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \sdram_control|sdram_model|sdram_controller|i_next.000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|i_next.000~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_next.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_next.000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_next.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector7~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector7~0_combout  = (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & ((\sdram_control|sdram_model|sdram_controller|i_next.000~q ) # 
// ((!\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|Equal0~4_combout  & (\sdram_control|sdram_model|sdram_controller|i_state.000~q  & 
// ((\sdram_control|sdram_model|sdram_controller|i_next.000~q ) # (!\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector7~0 .lut_mask = 16'hC8FA;
defparam \sdram_control|sdram_model|sdram_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \sdram_control|sdram_model|sdram_controller|i_state.000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|WideOr6~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|WideOr6~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.000~q  & !\sdram_control|sdram_model|sdram_controller|i_state.011~q )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|WideOr6~0 .lut_mask = 16'h00CC;
defparam \sdram_control|sdram_model|sdram_controller|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector17~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector17~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.111~q ) # ((\sdram_control|sdram_model|sdram_controller|i_next.101~q  & ((\sdram_control|sdram_model|sdram_controller|i_state.101~q ) 
// # (!\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_next.101~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.111~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector17~0 .lut_mask = 16'hFFD0;
defparam \sdram_control|sdram_model|sdram_controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N3
dffeas \sdram_control|sdram_model|sdram_controller|i_next.101 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_next.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_next.101 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_next.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|i_state.101~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|i_state.101~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.101~q ) # ((\sdram_control|sdram_model|sdram_controller|i_next.101~q  & 
// \sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|i_next.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|i_count[1]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|i_state.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.101~0 .lut_mask = 16'hFCF0;
defparam \sdram_control|sdram_model|sdram_controller|i_state.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \sdram_control|sdram_model|sdram_controller|i_state.101 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|i_state.101~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_state.101 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_state.101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|init_done~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|init_done~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.101~q ) # (\sdram_control|sdram_model|sdram_controller|init_done~q )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|init_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|init_done~0 .lut_mask = 16'hFCFC;
defparam \sdram_control|sdram_model|sdram_controller|init_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \sdram_control|sdram_model|sdram_controller|init_done (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|init_done~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|init_done .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|init_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \sdram_control|RAM_RD_N_m~0 (
// Equation(s):
// \sdram_control|RAM_RD_N_m~0_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RAM_RD_N_m~q ) # (!\sdram_control|RD_ING_m~q )))

	.dataa(gnd),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(\sdram_control|RAM_RD_N_m~q ),
	.datad(\sdram_control|RD_ING_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_RD_N_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_RD_N_m~0 .lut_mask = 16'hC0CC;
defparam \sdram_control|RAM_RD_N_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \sdram_control|RAM_RD_N_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_RD_N_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_RD_N_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_RD_N_m .is_wysiwyg = "true";
defparam \sdram_control|RAM_RD_N_m .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 16'hA55A;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 16'h3C3C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 16'h9696;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout )

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 16'h55AA;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder .lut_mask = 16'hF0F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout )

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [0]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1 .lut_mask = 16'h00BB;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [1] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [1]) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~1_cout ),
	.combout(),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3 .lut_mask = 16'h004D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [2] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~3_cout ),
	.combout(),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5 .lut_mask = 16'h004D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [3] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~5_cout ),
	.combout(),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7 .lut_mask = 16'h004D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8_combout  = ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [4] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout )))) # (GND)
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [4] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~7_cout ),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8_combout ),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8 .lut_mask = 16'h964D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9  & VCC)))) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ) # (GND))) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ))))
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5]) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~9 ),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10_combout ),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10 .lut_mask = 16'h694D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12_combout  = ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [6] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 )))) # (GND)
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & ((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 ) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [6] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~11 ),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12_combout ),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12 .lut_mask = 16'h962B;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ) # (GND))))) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13  & VCC)) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ))))
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~15  = CARRY((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & ((!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7] & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & 
// !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~13 ),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14_combout ),
	.cout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14 .lut_mask = 16'h692B;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 16'h5A5A;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N3
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~15  $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [8]))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.cin(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~15 ),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16 .lut_mask = 16'hA55A;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \sdram_control|LessThan0~0 (
// Equation(s):
// \sdram_control|LessThan0~0_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8_combout  & !\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10_combout )

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\sdram_control|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan0~0 .lut_mask = 16'h0055;
defparam \sdram_control|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \sdram_control|LessThan0~1 (
// Equation(s):
// \sdram_control|LessThan0~1_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14_combout  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16_combout  & ((\sdram_control|LessThan0~0_combout ) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~14_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~12_combout ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|op_1~16_combout ),
	.datad(\sdram_control|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan0~1 .lut_mask = 16'h0501;
defparam \sdram_control|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[2]~29 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[2]~29_combout  = (\sdram_control|RAM_COUNT_m [2] & (\sdram_control|RAM_COUNT_m[1]~28  $ (GND))) # (!\sdram_control|RAM_COUNT_m [2] & (!\sdram_control|RAM_COUNT_m[1]~28  & VCC))
// \sdram_control|RAM_COUNT_m[2]~30  = CARRY((\sdram_control|RAM_COUNT_m [2] & !\sdram_control|RAM_COUNT_m[1]~28 ))

	.dataa(\sdram_control|RAM_COUNT_m [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[1]~28 ),
	.combout(\sdram_control|RAM_COUNT_m[2]~29_combout ),
	.cout(\sdram_control|RAM_COUNT_m[2]~30 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[2]~29 .lut_mask = 16'hA50A;
defparam \sdram_control|RAM_COUNT_m[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[3]~31 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[3]~31_combout  = (\sdram_control|RAM_COUNT_m [3] & (!\sdram_control|RAM_COUNT_m[2]~30 )) # (!\sdram_control|RAM_COUNT_m [3] & ((\sdram_control|RAM_COUNT_m[2]~30 ) # (GND)))
// \sdram_control|RAM_COUNT_m[3]~32  = CARRY((!\sdram_control|RAM_COUNT_m[2]~30 ) # (!\sdram_control|RAM_COUNT_m [3]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[2]~30 ),
	.combout(\sdram_control|RAM_COUNT_m[3]~31_combout ),
	.cout(\sdram_control|RAM_COUNT_m[3]~32 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[3]~31 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_COUNT_m[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \sdram_control|always0~10 (
// Equation(s):
// \sdram_control|always0~10_combout  = (\sdram_control|WR_CONTROL_m~q ) # (\sdram_control|RD_CONTROL_m~q )

	.dataa(\sdram_control|WR_CONTROL_m~q ),
	.datab(gnd),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~10 .lut_mask = 16'hFAFA;
defparam \sdram_control|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N15
dffeas \sdram_control|RAM_COUNT_m[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[3]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[3] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[4]~33 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[4]~33_combout  = (\sdram_control|RAM_COUNT_m [4] & (\sdram_control|RAM_COUNT_m[3]~32  $ (GND))) # (!\sdram_control|RAM_COUNT_m [4] & (!\sdram_control|RAM_COUNT_m[3]~32  & VCC))
// \sdram_control|RAM_COUNT_m[4]~34  = CARRY((\sdram_control|RAM_COUNT_m [4] & !\sdram_control|RAM_COUNT_m[3]~32 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[3]~32 ),
	.combout(\sdram_control|RAM_COUNT_m[4]~33_combout ),
	.cout(\sdram_control|RAM_COUNT_m[4]~34 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[4]~33 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N17
dffeas \sdram_control|RAM_COUNT_m[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[4]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[4] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N18
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[5]~35 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[5]~35_combout  = (\sdram_control|RAM_COUNT_m [5] & (!\sdram_control|RAM_COUNT_m[4]~34 )) # (!\sdram_control|RAM_COUNT_m [5] & ((\sdram_control|RAM_COUNT_m[4]~34 ) # (GND)))
// \sdram_control|RAM_COUNT_m[5]~36  = CARRY((!\sdram_control|RAM_COUNT_m[4]~34 ) # (!\sdram_control|RAM_COUNT_m [5]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[4]~34 ),
	.combout(\sdram_control|RAM_COUNT_m[5]~35_combout ),
	.cout(\sdram_control|RAM_COUNT_m[5]~36 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[5]~35 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_COUNT_m[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N19
dffeas \sdram_control|RAM_COUNT_m[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[5]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[5] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N20
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[6]~37 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[6]~37_combout  = (\sdram_control|RAM_COUNT_m [6] & (\sdram_control|RAM_COUNT_m[5]~36  $ (GND))) # (!\sdram_control|RAM_COUNT_m [6] & (!\sdram_control|RAM_COUNT_m[5]~36  & VCC))
// \sdram_control|RAM_COUNT_m[6]~38  = CARRY((\sdram_control|RAM_COUNT_m [6] & !\sdram_control|RAM_COUNT_m[5]~36 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[5]~36 ),
	.combout(\sdram_control|RAM_COUNT_m[6]~37_combout ),
	.cout(\sdram_control|RAM_COUNT_m[6]~38 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[6]~37 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N21
dffeas \sdram_control|RAM_COUNT_m[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[6]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[6] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[7]~39 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[7]~39_combout  = (\sdram_control|RAM_COUNT_m [7] & (!\sdram_control|RAM_COUNT_m[6]~38 )) # (!\sdram_control|RAM_COUNT_m [7] & ((\sdram_control|RAM_COUNT_m[6]~38 ) # (GND)))
// \sdram_control|RAM_COUNT_m[7]~40  = CARRY((!\sdram_control|RAM_COUNT_m[6]~38 ) # (!\sdram_control|RAM_COUNT_m [7]))

	.dataa(\sdram_control|RAM_COUNT_m [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[6]~38 ),
	.combout(\sdram_control|RAM_COUNT_m[7]~39_combout ),
	.cout(\sdram_control|RAM_COUNT_m[7]~40 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[7]~39 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N23
dffeas \sdram_control|RAM_COUNT_m[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[7]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[7] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[8]~41 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[8]~41_combout  = (\sdram_control|RAM_COUNT_m [8] & (\sdram_control|RAM_COUNT_m[7]~40  $ (GND))) # (!\sdram_control|RAM_COUNT_m [8] & (!\sdram_control|RAM_COUNT_m[7]~40  & VCC))
// \sdram_control|RAM_COUNT_m[8]~42  = CARRY((\sdram_control|RAM_COUNT_m [8] & !\sdram_control|RAM_COUNT_m[7]~40 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[7]~40 ),
	.combout(\sdram_control|RAM_COUNT_m[8]~41_combout ),
	.cout(\sdram_control|RAM_COUNT_m[8]~42 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[8]~41 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N25
dffeas \sdram_control|RAM_COUNT_m[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[8]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[8] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[9]~43 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[9]~43_combout  = (\sdram_control|RAM_COUNT_m [9] & (!\sdram_control|RAM_COUNT_m[8]~42 )) # (!\sdram_control|RAM_COUNT_m [9] & ((\sdram_control|RAM_COUNT_m[8]~42 ) # (GND)))
// \sdram_control|RAM_COUNT_m[9]~44  = CARRY((!\sdram_control|RAM_COUNT_m[8]~42 ) # (!\sdram_control|RAM_COUNT_m [9]))

	.dataa(\sdram_control|RAM_COUNT_m [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[8]~42 ),
	.combout(\sdram_control|RAM_COUNT_m[9]~43_combout ),
	.cout(\sdram_control|RAM_COUNT_m[9]~44 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[9]~43 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N27
dffeas \sdram_control|RAM_COUNT_m[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[9]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[9] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[10]~45 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[10]~45_combout  = (\sdram_control|RAM_COUNT_m [10] & (\sdram_control|RAM_COUNT_m[9]~44  $ (GND))) # (!\sdram_control|RAM_COUNT_m [10] & (!\sdram_control|RAM_COUNT_m[9]~44  & VCC))
// \sdram_control|RAM_COUNT_m[10]~46  = CARRY((\sdram_control|RAM_COUNT_m [10] & !\sdram_control|RAM_COUNT_m[9]~44 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[9]~44 ),
	.combout(\sdram_control|RAM_COUNT_m[10]~45_combout ),
	.cout(\sdram_control|RAM_COUNT_m[10]~46 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[10]~45 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N29
dffeas \sdram_control|RAM_COUNT_m[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[10]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[10] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N30
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[11]~47 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[11]~47_combout  = (\sdram_control|RAM_COUNT_m [11] & (!\sdram_control|RAM_COUNT_m[10]~46 )) # (!\sdram_control|RAM_COUNT_m [11] & ((\sdram_control|RAM_COUNT_m[10]~46 ) # (GND)))
// \sdram_control|RAM_COUNT_m[11]~48  = CARRY((!\sdram_control|RAM_COUNT_m[10]~46 ) # (!\sdram_control|RAM_COUNT_m [11]))

	.dataa(\sdram_control|RAM_COUNT_m [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[10]~46 ),
	.combout(\sdram_control|RAM_COUNT_m[11]~47_combout ),
	.cout(\sdram_control|RAM_COUNT_m[11]~48 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[11]~47 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N31
dffeas \sdram_control|RAM_COUNT_m[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[11]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[11] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N0
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[12]~49 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[12]~49_combout  = (\sdram_control|RAM_COUNT_m [12] & (\sdram_control|RAM_COUNT_m[11]~48  $ (GND))) # (!\sdram_control|RAM_COUNT_m [12] & (!\sdram_control|RAM_COUNT_m[11]~48  & VCC))
// \sdram_control|RAM_COUNT_m[12]~50  = CARRY((\sdram_control|RAM_COUNT_m [12] & !\sdram_control|RAM_COUNT_m[11]~48 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[11]~48 ),
	.combout(\sdram_control|RAM_COUNT_m[12]~49_combout ),
	.cout(\sdram_control|RAM_COUNT_m[12]~50 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[12]~49 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N1
dffeas \sdram_control|RAM_COUNT_m[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[12]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[12] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N2
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[13]~51 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[13]~51_combout  = (\sdram_control|RAM_COUNT_m [13] & (!\sdram_control|RAM_COUNT_m[12]~50 )) # (!\sdram_control|RAM_COUNT_m [13] & ((\sdram_control|RAM_COUNT_m[12]~50 ) # (GND)))
// \sdram_control|RAM_COUNT_m[13]~52  = CARRY((!\sdram_control|RAM_COUNT_m[12]~50 ) # (!\sdram_control|RAM_COUNT_m [13]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[12]~50 ),
	.combout(\sdram_control|RAM_COUNT_m[13]~51_combout ),
	.cout(\sdram_control|RAM_COUNT_m[13]~52 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[13]~51 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_COUNT_m[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N3
dffeas \sdram_control|RAM_COUNT_m[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[13]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[13] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[14]~53 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[14]~53_combout  = (\sdram_control|RAM_COUNT_m [14] & (\sdram_control|RAM_COUNT_m[13]~52  $ (GND))) # (!\sdram_control|RAM_COUNT_m [14] & (!\sdram_control|RAM_COUNT_m[13]~52  & VCC))
// \sdram_control|RAM_COUNT_m[14]~54  = CARRY((\sdram_control|RAM_COUNT_m [14] & !\sdram_control|RAM_COUNT_m[13]~52 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[13]~52 ),
	.combout(\sdram_control|RAM_COUNT_m[14]~53_combout ),
	.cout(\sdram_control|RAM_COUNT_m[14]~54 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[14]~53 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N5
dffeas \sdram_control|RAM_COUNT_m[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[14]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[14] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[15]~55 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[15]~55_combout  = (\sdram_control|RAM_COUNT_m [15] & (!\sdram_control|RAM_COUNT_m[14]~54 )) # (!\sdram_control|RAM_COUNT_m [15] & ((\sdram_control|RAM_COUNT_m[14]~54 ) # (GND)))
// \sdram_control|RAM_COUNT_m[15]~56  = CARRY((!\sdram_control|RAM_COUNT_m[14]~54 ) # (!\sdram_control|RAM_COUNT_m [15]))

	.dataa(\sdram_control|RAM_COUNT_m [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[14]~54 ),
	.combout(\sdram_control|RAM_COUNT_m[15]~55_combout ),
	.cout(\sdram_control|RAM_COUNT_m[15]~56 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[15]~55 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N7
dffeas \sdram_control|RAM_COUNT_m[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[15]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[15] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[16]~57 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[16]~57_combout  = (\sdram_control|RAM_COUNT_m [16] & (\sdram_control|RAM_COUNT_m[15]~56  $ (GND))) # (!\sdram_control|RAM_COUNT_m [16] & (!\sdram_control|RAM_COUNT_m[15]~56  & VCC))
// \sdram_control|RAM_COUNT_m[16]~58  = CARRY((\sdram_control|RAM_COUNT_m [16] & !\sdram_control|RAM_COUNT_m[15]~56 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[15]~56 ),
	.combout(\sdram_control|RAM_COUNT_m[16]~57_combout ),
	.cout(\sdram_control|RAM_COUNT_m[16]~58 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[16]~57 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N9
dffeas \sdram_control|RAM_COUNT_m[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[16]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[16] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N10
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[17]~59 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[17]~59_combout  = (\sdram_control|RAM_COUNT_m [17] & (!\sdram_control|RAM_COUNT_m[16]~58 )) # (!\sdram_control|RAM_COUNT_m [17] & ((\sdram_control|RAM_COUNT_m[16]~58 ) # (GND)))
// \sdram_control|RAM_COUNT_m[17]~60  = CARRY((!\sdram_control|RAM_COUNT_m[16]~58 ) # (!\sdram_control|RAM_COUNT_m [17]))

	.dataa(\sdram_control|RAM_COUNT_m [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[16]~58 ),
	.combout(\sdram_control|RAM_COUNT_m[17]~59_combout ),
	.cout(\sdram_control|RAM_COUNT_m[17]~60 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[17]~59 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N11
dffeas \sdram_control|RAM_COUNT_m[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[17]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[17] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[18]~61 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[18]~61_combout  = (\sdram_control|RAM_COUNT_m [18] & (\sdram_control|RAM_COUNT_m[17]~60  $ (GND))) # (!\sdram_control|RAM_COUNT_m [18] & (!\sdram_control|RAM_COUNT_m[17]~60  & VCC))
// \sdram_control|RAM_COUNT_m[18]~62  = CARRY((\sdram_control|RAM_COUNT_m [18] & !\sdram_control|RAM_COUNT_m[17]~60 ))

	.dataa(\sdram_control|RAM_COUNT_m [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[17]~60 ),
	.combout(\sdram_control|RAM_COUNT_m[18]~61_combout ),
	.cout(\sdram_control|RAM_COUNT_m[18]~62 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[18]~61 .lut_mask = 16'hA50A;
defparam \sdram_control|RAM_COUNT_m[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N13
dffeas \sdram_control|RAM_COUNT_m[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[18]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[18] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[19]~63 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[19]~63_combout  = (\sdram_control|RAM_COUNT_m [19] & (!\sdram_control|RAM_COUNT_m[18]~62 )) # (!\sdram_control|RAM_COUNT_m [19] & ((\sdram_control|RAM_COUNT_m[18]~62 ) # (GND)))
// \sdram_control|RAM_COUNT_m[19]~64  = CARRY((!\sdram_control|RAM_COUNT_m[18]~62 ) # (!\sdram_control|RAM_COUNT_m [19]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[18]~62 ),
	.combout(\sdram_control|RAM_COUNT_m[19]~63_combout ),
	.cout(\sdram_control|RAM_COUNT_m[19]~64 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[19]~63 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_COUNT_m[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N15
dffeas \sdram_control|RAM_COUNT_m[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[19]~63_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[19] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[20]~65 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[20]~65_combout  = (\sdram_control|RAM_COUNT_m [20] & (\sdram_control|RAM_COUNT_m[19]~64  $ (GND))) # (!\sdram_control|RAM_COUNT_m [20] & (!\sdram_control|RAM_COUNT_m[19]~64  & VCC))
// \sdram_control|RAM_COUNT_m[20]~66  = CARRY((\sdram_control|RAM_COUNT_m [20] & !\sdram_control|RAM_COUNT_m[19]~64 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[19]~64 ),
	.combout(\sdram_control|RAM_COUNT_m[20]~65_combout ),
	.cout(\sdram_control|RAM_COUNT_m[20]~66 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[20]~65 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N17
dffeas \sdram_control|RAM_COUNT_m[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[20]~65_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[20] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[21]~67 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[21]~67_combout  = (\sdram_control|RAM_COUNT_m [21] & (!\sdram_control|RAM_COUNT_m[20]~66 )) # (!\sdram_control|RAM_COUNT_m [21] & ((\sdram_control|RAM_COUNT_m[20]~66 ) # (GND)))
// \sdram_control|RAM_COUNT_m[21]~68  = CARRY((!\sdram_control|RAM_COUNT_m[20]~66 ) # (!\sdram_control|RAM_COUNT_m [21]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[20]~66 ),
	.combout(\sdram_control|RAM_COUNT_m[21]~67_combout ),
	.cout(\sdram_control|RAM_COUNT_m[21]~68 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[21]~67 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_COUNT_m[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N19
dffeas \sdram_control|RAM_COUNT_m[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[21]~67_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[21] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[22]~69 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[22]~69_combout  = (\sdram_control|RAM_COUNT_m [22] & (\sdram_control|RAM_COUNT_m[21]~68  $ (GND))) # (!\sdram_control|RAM_COUNT_m [22] & (!\sdram_control|RAM_COUNT_m[21]~68  & VCC))
// \sdram_control|RAM_COUNT_m[22]~70  = CARRY((\sdram_control|RAM_COUNT_m [22] & !\sdram_control|RAM_COUNT_m[21]~68 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[21]~68 ),
	.combout(\sdram_control|RAM_COUNT_m[22]~69_combout ),
	.cout(\sdram_control|RAM_COUNT_m[22]~70 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[22]~69 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_COUNT_m[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N21
dffeas \sdram_control|RAM_COUNT_m[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[22]~69_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[22] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[23]~71 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[23]~71_combout  = (\sdram_control|RAM_COUNT_m [23] & (!\sdram_control|RAM_COUNT_m[22]~70 )) # (!\sdram_control|RAM_COUNT_m [23] & ((\sdram_control|RAM_COUNT_m[22]~70 ) # (GND)))
// \sdram_control|RAM_COUNT_m[23]~72  = CARRY((!\sdram_control|RAM_COUNT_m[22]~70 ) # (!\sdram_control|RAM_COUNT_m [23]))

	.dataa(\sdram_control|RAM_COUNT_m [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[22]~70 ),
	.combout(\sdram_control|RAM_COUNT_m[23]~71_combout ),
	.cout(\sdram_control|RAM_COUNT_m[23]~72 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[23]~71 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N23
dffeas \sdram_control|RAM_COUNT_m[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[23]~71_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[23] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[24]~73 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[24]~73_combout  = \sdram_control|RAM_COUNT_m [24] $ (!\sdram_control|RAM_COUNT_m[23]~72 )

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_control|RAM_COUNT_m[23]~72 ),
	.combout(\sdram_control|RAM_COUNT_m[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[24]~73 .lut_mask = 16'hC3C3;
defparam \sdram_control|RAM_COUNT_m[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y38_N25
dffeas \sdram_control|RAM_COUNT_m[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[24]~73_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[24] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \sdram_control|always0~1 (
// Equation(s):
// \sdram_control|always0~1_combout  = (!\sdram_control|RAM_COUNT_m [11] & (!\sdram_control|RAM_COUNT_m [10] & (!\sdram_control|RAM_COUNT_m [9] & !\sdram_control|RAM_COUNT_m [8])))

	.dataa(\sdram_control|RAM_COUNT_m [11]),
	.datab(\sdram_control|RAM_COUNT_m [10]),
	.datac(\sdram_control|RAM_COUNT_m [9]),
	.datad(\sdram_control|RAM_COUNT_m [8]),
	.cin(gnd),
	.combout(\sdram_control|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~1 .lut_mask = 16'h0001;
defparam \sdram_control|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \sdram_control|always0~0 (
// Equation(s):
// \sdram_control|always0~0_combout  = (!\sdram_control|RAM_COUNT_m [7] & (!\sdram_control|RAM_COUNT_m [5] & (!\sdram_control|RAM_COUNT_m [0] & !\sdram_control|RAM_COUNT_m [4])))

	.dataa(\sdram_control|RAM_COUNT_m [7]),
	.datab(\sdram_control|RAM_COUNT_m [5]),
	.datac(\sdram_control|RAM_COUNT_m [0]),
	.datad(\sdram_control|RAM_COUNT_m [4]),
	.cin(gnd),
	.combout(\sdram_control|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~0 .lut_mask = 16'h0001;
defparam \sdram_control|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \sdram_control|always0~2 (
// Equation(s):
// \sdram_control|always0~2_combout  = (!\sdram_control|RAM_COUNT_m [15] & (!\sdram_control|RAM_COUNT_m [13] & (!\sdram_control|RAM_COUNT_m [14] & !\sdram_control|RAM_COUNT_m [12])))

	.dataa(\sdram_control|RAM_COUNT_m [15]),
	.datab(\sdram_control|RAM_COUNT_m [13]),
	.datac(\sdram_control|RAM_COUNT_m [14]),
	.datad(\sdram_control|RAM_COUNT_m [12]),
	.cin(gnd),
	.combout(\sdram_control|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~2 .lut_mask = 16'h0001;
defparam \sdram_control|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N28
cycloneive_lcell_comb \sdram_control|always0~3 (
// Equation(s):
// \sdram_control|always0~3_combout  = (!\sdram_control|RAM_COUNT_m [18] & (!\sdram_control|RAM_COUNT_m [19] & (!\sdram_control|RAM_COUNT_m [16] & !\sdram_control|RAM_COUNT_m [17])))

	.dataa(\sdram_control|RAM_COUNT_m [18]),
	.datab(\sdram_control|RAM_COUNT_m [19]),
	.datac(\sdram_control|RAM_COUNT_m [16]),
	.datad(\sdram_control|RAM_COUNT_m [17]),
	.cin(gnd),
	.combout(\sdram_control|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~3 .lut_mask = 16'h0001;
defparam \sdram_control|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \sdram_control|always0~4 (
// Equation(s):
// \sdram_control|always0~4_combout  = (\sdram_control|always0~1_combout  & (\sdram_control|always0~0_combout  & (\sdram_control|always0~2_combout  & \sdram_control|always0~3_combout )))

	.dataa(\sdram_control|always0~1_combout ),
	.datab(\sdram_control|always0~0_combout ),
	.datac(\sdram_control|always0~2_combout ),
	.datad(\sdram_control|always0~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~4 .lut_mask = 16'h8000;
defparam \sdram_control|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \sdram_control|always0~5 (
// Equation(s):
// \sdram_control|always0~5_combout  = (!\sdram_control|RAM_COUNT_m [22] & (!\sdram_control|RAM_COUNT_m [21] & (!\sdram_control|RAM_COUNT_m [23] & !\sdram_control|RAM_COUNT_m [20])))

	.dataa(\sdram_control|RAM_COUNT_m [22]),
	.datab(\sdram_control|RAM_COUNT_m [21]),
	.datac(\sdram_control|RAM_COUNT_m [23]),
	.datad(\sdram_control|RAM_COUNT_m [20]),
	.cin(gnd),
	.combout(\sdram_control|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~5 .lut_mask = 16'h0001;
defparam \sdram_control|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
cycloneive_lcell_comb \sdram_control|always0~6 (
// Equation(s):
// \sdram_control|always0~6_combout  = (!\sdram_control|RAM_COUNT_m [24] & (\sdram_control|always0~4_combout  & \sdram_control|always0~5_combout ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_COUNT_m [24]),
	.datac(\sdram_control|always0~4_combout ),
	.datad(\sdram_control|always0~5_combout ),
	.cin(gnd),
	.combout(\sdram_control|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~6 .lut_mask = 16'h3000;
defparam \sdram_control|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N22
cycloneive_lcell_comb \sdram_control|always0~7 (
// Equation(s):
// \sdram_control|always0~7_combout  = (!\sdram_control|WR_CONTROL_m~q  & (!\sdram_control|RD_CONTROL_m~q  & (\KEY[0]~input_o  & !\sdram_control|RD_ING_m~q )))

	.dataa(\sdram_control|WR_CONTROL_m~q ),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\sdram_control|RD_ING_m~q ),
	.cin(gnd),
	.combout(\sdram_control|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~7 .lut_mask = 16'h0010;
defparam \sdram_control|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \sdram_control|always0~8 (
// Equation(s):
// \sdram_control|always0~8_combout  = (!\sdram_control|RAM_COUNT_m [2] & (!\sdram_control|WR_ING_m~q  & (!\sdram_control|RAM_COUNT_m [3] & !\sdram_control|RAM_COUNT_m [1])))

	.dataa(\sdram_control|RAM_COUNT_m [2]),
	.datab(\sdram_control|WR_ING_m~q ),
	.datac(\sdram_control|RAM_COUNT_m [3]),
	.datad(\sdram_control|RAM_COUNT_m [1]),
	.cin(gnd),
	.combout(\sdram_control|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~8 .lut_mask = 16'h0001;
defparam \sdram_control|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
cycloneive_lcell_comb \sdram_control|always0~9 (
// Equation(s):
// \sdram_control|always0~9_combout  = (\sdram_control|always0~6_combout  & (!\sdram_control|RAM_COUNT_m [6] & (\sdram_control|always0~7_combout  & \sdram_control|always0~8_combout )))

	.dataa(\sdram_control|always0~6_combout ),
	.datab(\sdram_control|RAM_COUNT_m [6]),
	.datac(\sdram_control|always0~7_combout ),
	.datad(\sdram_control|always0~8_combout ),
	.cin(gnd),
	.combout(\sdram_control|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|always0~9 .lut_mask = 16'h2000;
defparam \sdram_control|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
cycloneive_lcell_comb \sdram_control|WR_CONTROL_m~0 (
// Equation(s):
// \sdram_control|WR_CONTROL_m~0_combout  = (\sdram_control|WR_CONTROL_m~q  & (((\sdram_control|Equal1~1_combout )))) # (!\sdram_control|WR_CONTROL_m~q  & (!\sdram_control|LessThan0~1_combout  & ((\sdram_control|always0~9_combout ))))

	.dataa(\sdram_control|LessThan0~1_combout ),
	.datab(\sdram_control|Equal1~1_combout ),
	.datac(\sdram_control|WR_CONTROL_m~q ),
	.datad(\sdram_control|always0~9_combout ),
	.cin(gnd),
	.combout(\sdram_control|WR_CONTROL_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|WR_CONTROL_m~0 .lut_mask = 16'hC5C0;
defparam \sdram_control|WR_CONTROL_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \sdram_control|WR_CONTROL_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_CONTROL_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_CONTROL_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_CONTROL_m .is_wysiwyg = "true";
defparam \sdram_control|WR_CONTROL_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y38_N20
cycloneive_lcell_comb \sdram_control|RAM_WR_N_m~0 (
// Equation(s):
// \sdram_control|RAM_WR_N_m~0_combout  = (\sdram_control|WR_CONTROL_m~q  & ((\sdram_control|RAM_WR_N_m~q ) # (!\sdram_control|WR_ING_m~q )))

	.dataa(\sdram_control|WR_CONTROL_m~q ),
	.datab(gnd),
	.datac(\sdram_control|RAM_WR_N_m~q ),
	.datad(\sdram_control|WR_ING_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_WR_N_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_WR_N_m~0 .lut_mask = 16'hA0AA;
defparam \sdram_control|RAM_WR_N_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y38_N21
dffeas \sdram_control|RAM_WR_N_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_WR_N_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_WR_N_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_WR_N_m .is_wysiwyg = "true";
defparam \sdram_control|RAM_WR_N_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~feeder_combout  = \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]) # 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0 .lut_mask = 16'hFFF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector25~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector25~4_combout  = (\sdram_control|sdram_model|sdram_controller|init_done~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector25~4 .lut_mask = 16'h00F0;
defparam \sdram_control|sdram_model|sdram_controller|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_cs_n~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_cs_n~0_combout  = (\sdram_control|sdram_model|sdram_controller|active_cs_n~q  & (((!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ) # 
// (!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )) # (!\sdram_control|sdram_model|sdram_controller|Selector25~4_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.datab(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_cs_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n~0 .lut_mask = 16'h70F0;
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_cs_n~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_cs_n~1_combout  = (\sdram_control|sdram_model|sdram_controller|active_cs_n~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector25~4_combout  & 
// (\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \sdram_control|sdram_model|sdram_controller|refresh_request~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.datab(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_cs_n~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_cs_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n~1 .lut_mask = 16'hF8F0;
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|active_cs_n (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|active_cs_n~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_cs_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[0]~25 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[0]~25_combout  = \sdram_control|RAM_ADDR_m [0] $ (VCC)
// \sdram_control|RAM_ADDR_m[0]~26  = CARRY(\sdram_control|RAM_ADDR_m [0])

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m[0]~25_combout ),
	.cout(\sdram_control|RAM_ADDR_m[0]~26 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[0]~25 .lut_mask = 16'h33CC;
defparam \sdram_control|RAM_ADDR_m[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y42_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[8]~48 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[8]~48_combout  = (\sdram_control|RD_CONTROL_m~q  & (!\sdram_control|RD_ING_m~q )) # (!\sdram_control|RD_CONTROL_m~q  & ((!\sdram_control|WR_ING_m~q )))

	.dataa(\sdram_control|RD_ING_m~q ),
	.datab(gnd),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|WR_ING_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[8]~48 .lut_mask = 16'h505F;
defparam \sdram_control|RAM_ADDR_m[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N9
dffeas \sdram_control|RAM_ADDR_m[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[0]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[0] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[1]~27 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[1]~27_combout  = (\sdram_control|RAM_ADDR_m [1] & (!\sdram_control|RAM_ADDR_m[0]~26 )) # (!\sdram_control|RAM_ADDR_m [1] & ((\sdram_control|RAM_ADDR_m[0]~26 ) # (GND)))
// \sdram_control|RAM_ADDR_m[1]~28  = CARRY((!\sdram_control|RAM_ADDR_m[0]~26 ) # (!\sdram_control|RAM_ADDR_m [1]))

	.dataa(\sdram_control|RAM_ADDR_m [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[0]~26 ),
	.combout(\sdram_control|RAM_ADDR_m[1]~27_combout ),
	.cout(\sdram_control|RAM_ADDR_m[1]~28 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[1]~27 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y36_N11
dffeas \sdram_control|RAM_ADDR_m[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[1]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[1] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[2]~29 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[2]~29_combout  = (\sdram_control|RAM_ADDR_m [2] & (\sdram_control|RAM_ADDR_m[1]~28  $ (GND))) # (!\sdram_control|RAM_ADDR_m [2] & (!\sdram_control|RAM_ADDR_m[1]~28  & VCC))
// \sdram_control|RAM_ADDR_m[2]~30  = CARRY((\sdram_control|RAM_ADDR_m [2] & !\sdram_control|RAM_ADDR_m[1]~28 ))

	.dataa(\sdram_control|RAM_ADDR_m [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[1]~28 ),
	.combout(\sdram_control|RAM_ADDR_m[2]~29_combout ),
	.cout(\sdram_control|RAM_ADDR_m[2]~30 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[2]~29 .lut_mask = 16'hA50A;
defparam \sdram_control|RAM_ADDR_m[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y36_N13
dffeas \sdram_control|RAM_ADDR_m[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[2]~29_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[2] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[3]~31 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[3]~31_combout  = (\sdram_control|RAM_ADDR_m [3] & (!\sdram_control|RAM_ADDR_m[2]~30 )) # (!\sdram_control|RAM_ADDR_m [3] & ((\sdram_control|RAM_ADDR_m[2]~30 ) # (GND)))
// \sdram_control|RAM_ADDR_m[3]~32  = CARRY((!\sdram_control|RAM_ADDR_m[2]~30 ) # (!\sdram_control|RAM_ADDR_m [3]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[2]~30 ),
	.combout(\sdram_control|RAM_ADDR_m[3]~31_combout ),
	.cout(\sdram_control|RAM_ADDR_m[3]~32 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[3]~31 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y36_N15
dffeas \sdram_control|RAM_ADDR_m[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[3]~31_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[3] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[4]~33 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[4]~33_combout  = (\sdram_control|RAM_ADDR_m [4] & (\sdram_control|RAM_ADDR_m[3]~32  $ (GND))) # (!\sdram_control|RAM_ADDR_m [4] & (!\sdram_control|RAM_ADDR_m[3]~32  & VCC))
// \sdram_control|RAM_ADDR_m[4]~34  = CARRY((\sdram_control|RAM_ADDR_m [4] & !\sdram_control|RAM_ADDR_m[3]~32 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[3]~32 ),
	.combout(\sdram_control|RAM_ADDR_m[4]~33_combout ),
	.cout(\sdram_control|RAM_ADDR_m[4]~34 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[4]~33 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[4]~21 (
// Equation(s):
// \sdram_control|RD_ADDR_m[4]~21_combout  = \sdram_control|RD_ADDR_m [4] $ (VCC)
// \sdram_control|RD_ADDR_m[4]~22  = CARRY(\sdram_control|RD_ADDR_m [4])

	.dataa(\sdram_control|RD_ADDR_m [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_control|RD_ADDR_m[4]~21_combout ),
	.cout(\sdram_control|RD_ADDR_m[4]~22 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[4]~21 .lut_mask = 16'h55AA;
defparam \sdram_control|RD_ADDR_m[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[5]~23 (
// Equation(s):
// \sdram_control|RD_ADDR_m[5]~23_combout  = (\sdram_control|RD_ADDR_m [5] & (!\sdram_control|RD_ADDR_m[4]~22 )) # (!\sdram_control|RD_ADDR_m [5] & ((\sdram_control|RD_ADDR_m[4]~22 ) # (GND)))
// \sdram_control|RD_ADDR_m[5]~24  = CARRY((!\sdram_control|RD_ADDR_m[4]~22 ) # (!\sdram_control|RD_ADDR_m [5]))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[4]~22 ),
	.combout(\sdram_control|RD_ADDR_m[5]~23_combout ),
	.cout(\sdram_control|RD_ADDR_m[5]~24 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[5]~23 .lut_mask = 16'h3C3F;
defparam \sdram_control|RD_ADDR_m[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneive_lcell_comb \sdram_control|RD_DONE_m~0 (
// Equation(s):
// \sdram_control|RD_DONE_m~0_combout  = (\sdram_control|RD_DONE_m~q ) # ((\sdram_control|RD_CONTROL_m~q  & !\sdram_control|Equal1~1_combout ))

	.dataa(gnd),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(\sdram_control|RD_DONE_m~q ),
	.datad(\sdram_control|Equal1~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|RD_DONE_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RD_DONE_m~0 .lut_mask = 16'hF0FC;
defparam \sdram_control|RD_DONE_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N1
dffeas \sdram_control|RD_DONE_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_DONE_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RD_DONE_m~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_DONE_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_DONE_m .is_wysiwyg = "true";
defparam \sdram_control|RD_DONE_m .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y36_N15
dffeas \sdram_control|RD_ADDR_m[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[5]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[5] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[6]~25 (
// Equation(s):
// \sdram_control|RD_ADDR_m[6]~25_combout  = (\sdram_control|RD_ADDR_m [6] & ((GND) # (!\sdram_control|RD_ADDR_m[5]~24 ))) # (!\sdram_control|RD_ADDR_m [6] & (\sdram_control|RD_ADDR_m[5]~24  $ (GND)))
// \sdram_control|RD_ADDR_m[6]~26  = CARRY((\sdram_control|RD_ADDR_m [6]) # (!\sdram_control|RD_ADDR_m[5]~24 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[5]~24 ),
	.combout(\sdram_control|RD_ADDR_m[6]~25_combout ),
	.cout(\sdram_control|RD_ADDR_m[6]~26 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[6]~25 .lut_mask = 16'h3CCF;
defparam \sdram_control|RD_ADDR_m[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N17
dffeas \sdram_control|RD_ADDR_m[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[6]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[6] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[7]~27 (
// Equation(s):
// \sdram_control|RD_ADDR_m[7]~27_combout  = (\sdram_control|RD_ADDR_m [7] & (!\sdram_control|RD_ADDR_m[6]~26 )) # (!\sdram_control|RD_ADDR_m [7] & ((\sdram_control|RD_ADDR_m[6]~26 ) # (GND)))
// \sdram_control|RD_ADDR_m[7]~28  = CARRY((!\sdram_control|RD_ADDR_m[6]~26 ) # (!\sdram_control|RD_ADDR_m [7]))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[6]~26 ),
	.combout(\sdram_control|RD_ADDR_m[7]~27_combout ),
	.cout(\sdram_control|RD_ADDR_m[7]~28 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[7]~27 .lut_mask = 16'h3C3F;
defparam \sdram_control|RD_ADDR_m[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N19
dffeas \sdram_control|RD_ADDR_m[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[7]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[7] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N20
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[8]~29 (
// Equation(s):
// \sdram_control|RD_ADDR_m[8]~29_combout  = (\sdram_control|RD_ADDR_m [8] & (\sdram_control|RD_ADDR_m[7]~28  $ (GND))) # (!\sdram_control|RD_ADDR_m [8] & (!\sdram_control|RD_ADDR_m[7]~28  & VCC))
// \sdram_control|RD_ADDR_m[8]~30  = CARRY((\sdram_control|RD_ADDR_m [8] & !\sdram_control|RD_ADDR_m[7]~28 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[7]~28 ),
	.combout(\sdram_control|RD_ADDR_m[8]~29_combout ),
	.cout(\sdram_control|RD_ADDR_m[8]~30 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[8]~29 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N21
dffeas \sdram_control|RD_ADDR_m[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[8]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[8] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[9]~31 (
// Equation(s):
// \sdram_control|RD_ADDR_m[9]~31_combout  = (\sdram_control|RD_ADDR_m [9] & (!\sdram_control|RD_ADDR_m[8]~30 )) # (!\sdram_control|RD_ADDR_m [9] & ((\sdram_control|RD_ADDR_m[8]~30 ) # (GND)))
// \sdram_control|RD_ADDR_m[9]~32  = CARRY((!\sdram_control|RD_ADDR_m[8]~30 ) # (!\sdram_control|RD_ADDR_m [9]))

	.dataa(\sdram_control|RD_ADDR_m [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[8]~30 ),
	.combout(\sdram_control|RD_ADDR_m[9]~31_combout ),
	.cout(\sdram_control|RD_ADDR_m[9]~32 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[9]~31 .lut_mask = 16'h5A5F;
defparam \sdram_control|RD_ADDR_m[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N23
dffeas \sdram_control|RD_ADDR_m[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[9]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[9] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[10]~33 (
// Equation(s):
// \sdram_control|RD_ADDR_m[10]~33_combout  = (\sdram_control|RD_ADDR_m [10] & (\sdram_control|RD_ADDR_m[9]~32  $ (GND))) # (!\sdram_control|RD_ADDR_m [10] & (!\sdram_control|RD_ADDR_m[9]~32  & VCC))
// \sdram_control|RD_ADDR_m[10]~34  = CARRY((\sdram_control|RD_ADDR_m [10] & !\sdram_control|RD_ADDR_m[9]~32 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[9]~32 ),
	.combout(\sdram_control|RD_ADDR_m[10]~33_combout ),
	.cout(\sdram_control|RD_ADDR_m[10]~34 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[10]~33 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N25
dffeas \sdram_control|RD_ADDR_m[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[10]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[10] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[11]~35 (
// Equation(s):
// \sdram_control|RD_ADDR_m[11]~35_combout  = (\sdram_control|RD_ADDR_m [11] & (!\sdram_control|RD_ADDR_m[10]~34 )) # (!\sdram_control|RD_ADDR_m [11] & ((\sdram_control|RD_ADDR_m[10]~34 ) # (GND)))
// \sdram_control|RD_ADDR_m[11]~36  = CARRY((!\sdram_control|RD_ADDR_m[10]~34 ) # (!\sdram_control|RD_ADDR_m [11]))

	.dataa(\sdram_control|RD_ADDR_m [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[10]~34 ),
	.combout(\sdram_control|RD_ADDR_m[11]~35_combout ),
	.cout(\sdram_control|RD_ADDR_m[11]~36 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[11]~35 .lut_mask = 16'h5A5F;
defparam \sdram_control|RD_ADDR_m[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N27
dffeas \sdram_control|RD_ADDR_m[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[11]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[11] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[12]~37 (
// Equation(s):
// \sdram_control|RD_ADDR_m[12]~37_combout  = (\sdram_control|RD_ADDR_m [12] & (\sdram_control|RD_ADDR_m[11]~36  $ (GND))) # (!\sdram_control|RD_ADDR_m [12] & (!\sdram_control|RD_ADDR_m[11]~36  & VCC))
// \sdram_control|RD_ADDR_m[12]~38  = CARRY((\sdram_control|RD_ADDR_m [12] & !\sdram_control|RD_ADDR_m[11]~36 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[11]~36 ),
	.combout(\sdram_control|RD_ADDR_m[12]~37_combout ),
	.cout(\sdram_control|RD_ADDR_m[12]~38 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[12]~37 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N29
dffeas \sdram_control|RD_ADDR_m[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[12]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[12] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[13]~39 (
// Equation(s):
// \sdram_control|RD_ADDR_m[13]~39_combout  = (\sdram_control|RD_ADDR_m [13] & (!\sdram_control|RD_ADDR_m[12]~38 )) # (!\sdram_control|RD_ADDR_m [13] & ((\sdram_control|RD_ADDR_m[12]~38 ) # (GND)))
// \sdram_control|RD_ADDR_m[13]~40  = CARRY((!\sdram_control|RD_ADDR_m[12]~38 ) # (!\sdram_control|RD_ADDR_m [13]))

	.dataa(\sdram_control|RD_ADDR_m [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[12]~38 ),
	.combout(\sdram_control|RD_ADDR_m[13]~39_combout ),
	.cout(\sdram_control|RD_ADDR_m[13]~40 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[13]~39 .lut_mask = 16'h5A5F;
defparam \sdram_control|RD_ADDR_m[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y36_N31
dffeas \sdram_control|RD_ADDR_m[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[13]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[13] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N0
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[14]~41 (
// Equation(s):
// \sdram_control|RD_ADDR_m[14]~41_combout  = (\sdram_control|RD_ADDR_m [14] & (\sdram_control|RD_ADDR_m[13]~40  $ (GND))) # (!\sdram_control|RD_ADDR_m [14] & (!\sdram_control|RD_ADDR_m[13]~40  & VCC))
// \sdram_control|RD_ADDR_m[14]~42  = CARRY((\sdram_control|RD_ADDR_m [14] & !\sdram_control|RD_ADDR_m[13]~40 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[13]~40 ),
	.combout(\sdram_control|RD_ADDR_m[14]~41_combout ),
	.cout(\sdram_control|RD_ADDR_m[14]~42 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[14]~41 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N1
dffeas \sdram_control|RD_ADDR_m[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[14]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[14] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N2
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[15]~43 (
// Equation(s):
// \sdram_control|RD_ADDR_m[15]~43_combout  = (\sdram_control|RD_ADDR_m [15] & (!\sdram_control|RD_ADDR_m[14]~42 )) # (!\sdram_control|RD_ADDR_m [15] & ((\sdram_control|RD_ADDR_m[14]~42 ) # (GND)))
// \sdram_control|RD_ADDR_m[15]~44  = CARRY((!\sdram_control|RD_ADDR_m[14]~42 ) # (!\sdram_control|RD_ADDR_m [15]))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[14]~42 ),
	.combout(\sdram_control|RD_ADDR_m[15]~43_combout ),
	.cout(\sdram_control|RD_ADDR_m[15]~44 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[15]~43 .lut_mask = 16'h3C3F;
defparam \sdram_control|RD_ADDR_m[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N3
dffeas \sdram_control|RD_ADDR_m[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[15]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[15] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N4
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[16]~45 (
// Equation(s):
// \sdram_control|RD_ADDR_m[16]~45_combout  = (\sdram_control|RD_ADDR_m [16] & (\sdram_control|RD_ADDR_m[15]~44  $ (GND))) # (!\sdram_control|RD_ADDR_m [16] & (!\sdram_control|RD_ADDR_m[15]~44  & VCC))
// \sdram_control|RD_ADDR_m[16]~46  = CARRY((\sdram_control|RD_ADDR_m [16] & !\sdram_control|RD_ADDR_m[15]~44 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[15]~44 ),
	.combout(\sdram_control|RD_ADDR_m[16]~45_combout ),
	.cout(\sdram_control|RD_ADDR_m[16]~46 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[16]~45 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N5
dffeas \sdram_control|RD_ADDR_m[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[16]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[16] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N6
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[17]~47 (
// Equation(s):
// \sdram_control|RD_ADDR_m[17]~47_combout  = (\sdram_control|RD_ADDR_m [17] & (!\sdram_control|RD_ADDR_m[16]~46 )) # (!\sdram_control|RD_ADDR_m [17] & ((\sdram_control|RD_ADDR_m[16]~46 ) # (GND)))
// \sdram_control|RD_ADDR_m[17]~48  = CARRY((!\sdram_control|RD_ADDR_m[16]~46 ) # (!\sdram_control|RD_ADDR_m [17]))

	.dataa(\sdram_control|RD_ADDR_m [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[16]~46 ),
	.combout(\sdram_control|RD_ADDR_m[17]~47_combout ),
	.cout(\sdram_control|RD_ADDR_m[17]~48 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[17]~47 .lut_mask = 16'h5A5F;
defparam \sdram_control|RD_ADDR_m[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N7
dffeas \sdram_control|RD_ADDR_m[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[17]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[17] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[18]~49 (
// Equation(s):
// \sdram_control|RD_ADDR_m[18]~49_combout  = (\sdram_control|RD_ADDR_m [18] & (\sdram_control|RD_ADDR_m[17]~48  $ (GND))) # (!\sdram_control|RD_ADDR_m [18] & (!\sdram_control|RD_ADDR_m[17]~48  & VCC))
// \sdram_control|RD_ADDR_m[18]~50  = CARRY((\sdram_control|RD_ADDR_m [18] & !\sdram_control|RD_ADDR_m[17]~48 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[17]~48 ),
	.combout(\sdram_control|RD_ADDR_m[18]~49_combout ),
	.cout(\sdram_control|RD_ADDR_m[18]~50 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[18]~49 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[18]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N9
dffeas \sdram_control|RD_ADDR_m[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[18]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[18] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N10
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[19]~51 (
// Equation(s):
// \sdram_control|RD_ADDR_m[19]~51_combout  = (\sdram_control|RD_ADDR_m [19] & (!\sdram_control|RD_ADDR_m[18]~50 )) # (!\sdram_control|RD_ADDR_m [19] & ((\sdram_control|RD_ADDR_m[18]~50 ) # (GND)))
// \sdram_control|RD_ADDR_m[19]~52  = CARRY((!\sdram_control|RD_ADDR_m[18]~50 ) # (!\sdram_control|RD_ADDR_m [19]))

	.dataa(\sdram_control|RD_ADDR_m [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[18]~50 ),
	.combout(\sdram_control|RD_ADDR_m[19]~51_combout ),
	.cout(\sdram_control|RD_ADDR_m[19]~52 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[19]~51 .lut_mask = 16'h5A5F;
defparam \sdram_control|RD_ADDR_m[19]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N11
dffeas \sdram_control|RD_ADDR_m[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[19]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[19] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[20]~53 (
// Equation(s):
// \sdram_control|RD_ADDR_m[20]~53_combout  = (\sdram_control|RD_ADDR_m [20] & (\sdram_control|RD_ADDR_m[19]~52  $ (GND))) # (!\sdram_control|RD_ADDR_m [20] & (!\sdram_control|RD_ADDR_m[19]~52  & VCC))
// \sdram_control|RD_ADDR_m[20]~54  = CARRY((\sdram_control|RD_ADDR_m [20] & !\sdram_control|RD_ADDR_m[19]~52 ))

	.dataa(\sdram_control|RD_ADDR_m [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[19]~52 ),
	.combout(\sdram_control|RD_ADDR_m[20]~53_combout ),
	.cout(\sdram_control|RD_ADDR_m[20]~54 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[20]~53 .lut_mask = 16'hA50A;
defparam \sdram_control|RD_ADDR_m[20]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N13
dffeas \sdram_control|RD_ADDR_m[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[20]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[20] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[21]~55 (
// Equation(s):
// \sdram_control|RD_ADDR_m[21]~55_combout  = (\sdram_control|RD_ADDR_m [21] & (!\sdram_control|RD_ADDR_m[20]~54 )) # (!\sdram_control|RD_ADDR_m [21] & ((\sdram_control|RD_ADDR_m[20]~54 ) # (GND)))
// \sdram_control|RD_ADDR_m[21]~56  = CARRY((!\sdram_control|RD_ADDR_m[20]~54 ) # (!\sdram_control|RD_ADDR_m [21]))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[20]~54 ),
	.combout(\sdram_control|RD_ADDR_m[21]~55_combout ),
	.cout(\sdram_control|RD_ADDR_m[21]~56 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[21]~55 .lut_mask = 16'h3C3F;
defparam \sdram_control|RD_ADDR_m[21]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N15
dffeas \sdram_control|RD_ADDR_m[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[21]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[21] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N16
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[22]~57 (
// Equation(s):
// \sdram_control|RD_ADDR_m[22]~57_combout  = (\sdram_control|RD_ADDR_m [22] & (\sdram_control|RD_ADDR_m[21]~56  $ (GND))) # (!\sdram_control|RD_ADDR_m [22] & (!\sdram_control|RD_ADDR_m[21]~56  & VCC))
// \sdram_control|RD_ADDR_m[22]~58  = CARRY((\sdram_control|RD_ADDR_m [22] & !\sdram_control|RD_ADDR_m[21]~56 ))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[21]~56 ),
	.combout(\sdram_control|RD_ADDR_m[22]~57_combout ),
	.cout(\sdram_control|RD_ADDR_m[22]~58 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[22]~57 .lut_mask = 16'hC30C;
defparam \sdram_control|RD_ADDR_m[22]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N17
dffeas \sdram_control|RD_ADDR_m[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[22]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[22] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[23]~59 (
// Equation(s):
// \sdram_control|RD_ADDR_m[23]~59_combout  = (\sdram_control|RD_ADDR_m [23] & (!\sdram_control|RD_ADDR_m[22]~58 )) # (!\sdram_control|RD_ADDR_m [23] & ((\sdram_control|RD_ADDR_m[22]~58 ) # (GND)))
// \sdram_control|RD_ADDR_m[23]~60  = CARRY((!\sdram_control|RD_ADDR_m[22]~58 ) # (!\sdram_control|RD_ADDR_m [23]))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RD_ADDR_m[22]~58 ),
	.combout(\sdram_control|RD_ADDR_m[23]~59_combout ),
	.cout(\sdram_control|RD_ADDR_m[23]~60 ));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[23]~59 .lut_mask = 16'h3C3F;
defparam \sdram_control|RD_ADDR_m[23]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N19
dffeas \sdram_control|RD_ADDR_m[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[23]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[23] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N20
cycloneive_lcell_comb \sdram_control|RD_ADDR_m[24]~61 (
// Equation(s):
// \sdram_control|RD_ADDR_m[24]~61_combout  = \sdram_control|RD_ADDR_m [24] $ (!\sdram_control|RD_ADDR_m[23]~60 )

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_control|RD_ADDR_m[23]~60 ),
	.combout(\sdram_control|RD_ADDR_m[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[24]~61 .lut_mask = 16'hC3C3;
defparam \sdram_control|RD_ADDR_m[24]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y35_N21
dffeas \sdram_control|RD_ADDR_m[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[24]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[24] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N28
cycloneive_lcell_comb \sdram_control|LessThan3~5 (
// Equation(s):
// \sdram_control|LessThan3~5_combout  = (!\sdram_control|RD_ADDR_m [20] & (!\sdram_control|RD_ADDR_m [24] & (!\sdram_control|RD_ADDR_m [21] & !\sdram_control|RD_ADDR_m [19])))

	.dataa(\sdram_control|RD_ADDR_m [20]),
	.datab(\sdram_control|RD_ADDR_m [24]),
	.datac(\sdram_control|RD_ADDR_m [21]),
	.datad(\sdram_control|RD_ADDR_m [19]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~5 .lut_mask = 16'h0001;
defparam \sdram_control|LessThan3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneive_lcell_comb \sdram_control|LessThan3~0 (
// Equation(s):
// \sdram_control|LessThan3~0_combout  = (!\sdram_control|RD_ADDR_m [17] & (!\sdram_control|RD_ADDR_m [16] & ((!\sdram_control|RD_ADDR_m [15]) # (!\sdram_control|RD_ADDR_m [14]))))

	.dataa(\sdram_control|RD_ADDR_m [14]),
	.datab(\sdram_control|RD_ADDR_m [17]),
	.datac(\sdram_control|RD_ADDR_m [16]),
	.datad(\sdram_control|RD_ADDR_m [15]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~0 .lut_mask = 16'h0103;
defparam \sdram_control|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N10
cycloneive_lcell_comb \sdram_control|LessThan3~1 (
// Equation(s):
// \sdram_control|LessThan3~1_combout  = ((!\sdram_control|RD_ADDR_m [6] & ((!\sdram_control|RD_ADDR_m [5]) # (!\sdram_control|RD_ADDR_m [4])))) # (!\sdram_control|RD_ADDR_m [10])

	.dataa(\sdram_control|RD_ADDR_m [4]),
	.datab(\sdram_control|RD_ADDR_m [10]),
	.datac(\sdram_control|RD_ADDR_m [5]),
	.datad(\sdram_control|RD_ADDR_m [6]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~1 .lut_mask = 16'h337F;
defparam \sdram_control|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N8
cycloneive_lcell_comb \sdram_control|LessThan3~2 (
// Equation(s):
// \sdram_control|LessThan3~2_combout  = (((!\sdram_control|RD_ADDR_m [8]) # (!\sdram_control|RD_ADDR_m [11])) # (!\sdram_control|RD_ADDR_m [7])) # (!\sdram_control|RD_ADDR_m [9])

	.dataa(\sdram_control|RD_ADDR_m [9]),
	.datab(\sdram_control|RD_ADDR_m [7]),
	.datac(\sdram_control|RD_ADDR_m [11]),
	.datad(\sdram_control|RD_ADDR_m [8]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~2 .lut_mask = 16'h7FFF;
defparam \sdram_control|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N2
cycloneive_lcell_comb \sdram_control|LessThan3~3 (
// Equation(s):
// \sdram_control|LessThan3~3_combout  = ((!\sdram_control|RD_ADDR_m [12] & ((\sdram_control|LessThan3~1_combout ) # (\sdram_control|LessThan3~2_combout )))) # (!\sdram_control|RD_ADDR_m [13])

	.dataa(\sdram_control|LessThan3~1_combout ),
	.datab(\sdram_control|LessThan3~2_combout ),
	.datac(\sdram_control|RD_ADDR_m [13]),
	.datad(\sdram_control|RD_ADDR_m [12]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~3 .lut_mask = 16'h0FEF;
defparam \sdram_control|LessThan3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
cycloneive_lcell_comb \sdram_control|LessThan3~4 (
// Equation(s):
// \sdram_control|LessThan3~4_combout  = ((\sdram_control|LessThan3~0_combout  & ((\sdram_control|LessThan3~3_combout ) # (!\sdram_control|RD_ADDR_m [15])))) # (!\sdram_control|RD_ADDR_m [18])

	.dataa(\sdram_control|LessThan3~0_combout ),
	.datab(\sdram_control|RD_ADDR_m [18]),
	.datac(\sdram_control|LessThan3~3_combout ),
	.datad(\sdram_control|RD_ADDR_m [15]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~4 .lut_mask = 16'hB3BB;
defparam \sdram_control|LessThan3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N22
cycloneive_lcell_comb \sdram_control|LessThan3~6 (
// Equation(s):
// \sdram_control|LessThan3~6_combout  = ((\sdram_control|RD_ADDR_m [23]) # ((\sdram_control|RD_ADDR_m [22]) # (!\sdram_control|LessThan3~4_combout ))) # (!\sdram_control|LessThan3~5_combout )

	.dataa(\sdram_control|LessThan3~5_combout ),
	.datab(\sdram_control|RD_ADDR_m [23]),
	.datac(\sdram_control|LessThan3~4_combout ),
	.datad(\sdram_control|RD_ADDR_m [22]),
	.cin(gnd),
	.combout(\sdram_control|LessThan3~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan3~6 .lut_mask = 16'hFFDF;
defparam \sdram_control|LessThan3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N13
dffeas \sdram_control|RD_ADDR_m[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_ADDR_m[4]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan3~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|RD_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ADDR_m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ADDR_m[4] .is_wysiwyg = "true";
defparam \sdram_control|RD_ADDR_m[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N12
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[4]~21 (
// Equation(s):
// \sdram_control|WR_ADDR_m[4]~21_combout  = \sdram_control|WR_ADDR_m [4] $ (VCC)
// \sdram_control|WR_ADDR_m[4]~22  = CARRY(\sdram_control|WR_ADDR_m [4])

	.dataa(\sdram_control|WR_ADDR_m [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sdram_control|WR_ADDR_m[4]~21_combout ),
	.cout(\sdram_control|WR_ADDR_m[4]~22 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[4]~21 .lut_mask = 16'h55AA;
defparam \sdram_control|WR_ADDR_m[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[5]~23 (
// Equation(s):
// \sdram_control|WR_ADDR_m[5]~23_combout  = (\sdram_control|WR_ADDR_m [5] & (!\sdram_control|WR_ADDR_m[4]~22 )) # (!\sdram_control|WR_ADDR_m [5] & ((\sdram_control|WR_ADDR_m[4]~22 ) # (GND)))
// \sdram_control|WR_ADDR_m[5]~24  = CARRY((!\sdram_control|WR_ADDR_m[4]~22 ) # (!\sdram_control|WR_ADDR_m [5]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[4]~22 ),
	.combout(\sdram_control|WR_ADDR_m[5]~23_combout ),
	.cout(\sdram_control|WR_ADDR_m[5]~24 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[5]~23 .lut_mask = 16'h3C3F;
defparam \sdram_control|WR_ADDR_m[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
cycloneive_lcell_comb \sdram_control|WR_DONE_m~0 (
// Equation(s):
// \sdram_control|WR_DONE_m~0_combout  = (\sdram_control|WR_DONE_m~q ) # ((!\sdram_control|Equal1~1_combout  & \sdram_control|WR_CONTROL_m~q ))

	.dataa(gnd),
	.datab(\sdram_control|Equal1~1_combout ),
	.datac(\sdram_control|WR_DONE_m~q ),
	.datad(\sdram_control|WR_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|WR_DONE_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|WR_DONE_m~0 .lut_mask = 16'hF3F0;
defparam \sdram_control|WR_DONE_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N21
dffeas \sdram_control|WR_DONE_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_DONE_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|WR_DONE_m~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_DONE_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_DONE_m .is_wysiwyg = "true";
defparam \sdram_control|WR_DONE_m .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N15
dffeas \sdram_control|WR_ADDR_m[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[5]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[5] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[6]~25 (
// Equation(s):
// \sdram_control|WR_ADDR_m[6]~25_combout  = (\sdram_control|WR_ADDR_m [6] & ((GND) # (!\sdram_control|WR_ADDR_m[5]~24 ))) # (!\sdram_control|WR_ADDR_m [6] & (\sdram_control|WR_ADDR_m[5]~24  $ (GND)))
// \sdram_control|WR_ADDR_m[6]~26  = CARRY((\sdram_control|WR_ADDR_m [6]) # (!\sdram_control|WR_ADDR_m[5]~24 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[5]~24 ),
	.combout(\sdram_control|WR_ADDR_m[6]~25_combout ),
	.cout(\sdram_control|WR_ADDR_m[6]~26 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[6]~25 .lut_mask = 16'h3CCF;
defparam \sdram_control|WR_ADDR_m[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N17
dffeas \sdram_control|WR_ADDR_m[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[6]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[6] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N18
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[7]~27 (
// Equation(s):
// \sdram_control|WR_ADDR_m[7]~27_combout  = (\sdram_control|WR_ADDR_m [7] & (!\sdram_control|WR_ADDR_m[6]~26 )) # (!\sdram_control|WR_ADDR_m [7] & ((\sdram_control|WR_ADDR_m[6]~26 ) # (GND)))
// \sdram_control|WR_ADDR_m[7]~28  = CARRY((!\sdram_control|WR_ADDR_m[6]~26 ) # (!\sdram_control|WR_ADDR_m [7]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[6]~26 ),
	.combout(\sdram_control|WR_ADDR_m[7]~27_combout ),
	.cout(\sdram_control|WR_ADDR_m[7]~28 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[7]~27 .lut_mask = 16'h3C3F;
defparam \sdram_control|WR_ADDR_m[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N19
dffeas \sdram_control|WR_ADDR_m[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[7]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[7] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[8]~29 (
// Equation(s):
// \sdram_control|WR_ADDR_m[8]~29_combout  = (\sdram_control|WR_ADDR_m [8] & (\sdram_control|WR_ADDR_m[7]~28  $ (GND))) # (!\sdram_control|WR_ADDR_m [8] & (!\sdram_control|WR_ADDR_m[7]~28  & VCC))
// \sdram_control|WR_ADDR_m[8]~30  = CARRY((\sdram_control|WR_ADDR_m [8] & !\sdram_control|WR_ADDR_m[7]~28 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[7]~28 ),
	.combout(\sdram_control|WR_ADDR_m[8]~29_combout ),
	.cout(\sdram_control|WR_ADDR_m[8]~30 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[8]~29 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N21
dffeas \sdram_control|WR_ADDR_m[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[8]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[8] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N22
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[9]~31 (
// Equation(s):
// \sdram_control|WR_ADDR_m[9]~31_combout  = (\sdram_control|WR_ADDR_m [9] & (!\sdram_control|WR_ADDR_m[8]~30 )) # (!\sdram_control|WR_ADDR_m [9] & ((\sdram_control|WR_ADDR_m[8]~30 ) # (GND)))
// \sdram_control|WR_ADDR_m[9]~32  = CARRY((!\sdram_control|WR_ADDR_m[8]~30 ) # (!\sdram_control|WR_ADDR_m [9]))

	.dataa(\sdram_control|WR_ADDR_m [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[8]~30 ),
	.combout(\sdram_control|WR_ADDR_m[9]~31_combout ),
	.cout(\sdram_control|WR_ADDR_m[9]~32 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[9]~31 .lut_mask = 16'h5A5F;
defparam \sdram_control|WR_ADDR_m[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N23
dffeas \sdram_control|WR_ADDR_m[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[9]~31_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[9] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[10]~33 (
// Equation(s):
// \sdram_control|WR_ADDR_m[10]~33_combout  = (\sdram_control|WR_ADDR_m [10] & (\sdram_control|WR_ADDR_m[9]~32  $ (GND))) # (!\sdram_control|WR_ADDR_m [10] & (!\sdram_control|WR_ADDR_m[9]~32  & VCC))
// \sdram_control|WR_ADDR_m[10]~34  = CARRY((\sdram_control|WR_ADDR_m [10] & !\sdram_control|WR_ADDR_m[9]~32 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[9]~32 ),
	.combout(\sdram_control|WR_ADDR_m[10]~33_combout ),
	.cout(\sdram_control|WR_ADDR_m[10]~34 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[10]~33 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N25
dffeas \sdram_control|WR_ADDR_m[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[10]~33_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[10] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N26
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[11]~35 (
// Equation(s):
// \sdram_control|WR_ADDR_m[11]~35_combout  = (\sdram_control|WR_ADDR_m [11] & (!\sdram_control|WR_ADDR_m[10]~34 )) # (!\sdram_control|WR_ADDR_m [11] & ((\sdram_control|WR_ADDR_m[10]~34 ) # (GND)))
// \sdram_control|WR_ADDR_m[11]~36  = CARRY((!\sdram_control|WR_ADDR_m[10]~34 ) # (!\sdram_control|WR_ADDR_m [11]))

	.dataa(\sdram_control|WR_ADDR_m [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[10]~34 ),
	.combout(\sdram_control|WR_ADDR_m[11]~35_combout ),
	.cout(\sdram_control|WR_ADDR_m[11]~36 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[11]~35 .lut_mask = 16'h5A5F;
defparam \sdram_control|WR_ADDR_m[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N27
dffeas \sdram_control|WR_ADDR_m[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[11]~35_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[11] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N28
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[12]~37 (
// Equation(s):
// \sdram_control|WR_ADDR_m[12]~37_combout  = (\sdram_control|WR_ADDR_m [12] & (\sdram_control|WR_ADDR_m[11]~36  $ (GND))) # (!\sdram_control|WR_ADDR_m [12] & (!\sdram_control|WR_ADDR_m[11]~36  & VCC))
// \sdram_control|WR_ADDR_m[12]~38  = CARRY((\sdram_control|WR_ADDR_m [12] & !\sdram_control|WR_ADDR_m[11]~36 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[11]~36 ),
	.combout(\sdram_control|WR_ADDR_m[12]~37_combout ),
	.cout(\sdram_control|WR_ADDR_m[12]~38 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[12]~37 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N29
dffeas \sdram_control|WR_ADDR_m[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[12]~37_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[12] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[13]~39 (
// Equation(s):
// \sdram_control|WR_ADDR_m[13]~39_combout  = (\sdram_control|WR_ADDR_m [13] & (!\sdram_control|WR_ADDR_m[12]~38 )) # (!\sdram_control|WR_ADDR_m [13] & ((\sdram_control|WR_ADDR_m[12]~38 ) # (GND)))
// \sdram_control|WR_ADDR_m[13]~40  = CARRY((!\sdram_control|WR_ADDR_m[12]~38 ) # (!\sdram_control|WR_ADDR_m [13]))

	.dataa(\sdram_control|WR_ADDR_m [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[12]~38 ),
	.combout(\sdram_control|WR_ADDR_m[13]~39_combout ),
	.cout(\sdram_control|WR_ADDR_m[13]~40 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[13]~39 .lut_mask = 16'h5A5F;
defparam \sdram_control|WR_ADDR_m[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y36_N31
dffeas \sdram_control|WR_ADDR_m[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[13]~39_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[13] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[14]~41 (
// Equation(s):
// \sdram_control|WR_ADDR_m[14]~41_combout  = (\sdram_control|WR_ADDR_m [14] & (\sdram_control|WR_ADDR_m[13]~40  $ (GND))) # (!\sdram_control|WR_ADDR_m [14] & (!\sdram_control|WR_ADDR_m[13]~40  & VCC))
// \sdram_control|WR_ADDR_m[14]~42  = CARRY((\sdram_control|WR_ADDR_m [14] & !\sdram_control|WR_ADDR_m[13]~40 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[13]~40 ),
	.combout(\sdram_control|WR_ADDR_m[14]~41_combout ),
	.cout(\sdram_control|WR_ADDR_m[14]~42 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[14]~41 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N1
dffeas \sdram_control|WR_ADDR_m[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[14]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[14] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[15]~43 (
// Equation(s):
// \sdram_control|WR_ADDR_m[15]~43_combout  = (\sdram_control|WR_ADDR_m [15] & (!\sdram_control|WR_ADDR_m[14]~42 )) # (!\sdram_control|WR_ADDR_m [15] & ((\sdram_control|WR_ADDR_m[14]~42 ) # (GND)))
// \sdram_control|WR_ADDR_m[15]~44  = CARRY((!\sdram_control|WR_ADDR_m[14]~42 ) # (!\sdram_control|WR_ADDR_m [15]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[14]~42 ),
	.combout(\sdram_control|WR_ADDR_m[15]~43_combout ),
	.cout(\sdram_control|WR_ADDR_m[15]~44 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[15]~43 .lut_mask = 16'h3C3F;
defparam \sdram_control|WR_ADDR_m[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \sdram_control|WR_ADDR_m[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[15]~43_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[15] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[16]~45 (
// Equation(s):
// \sdram_control|WR_ADDR_m[16]~45_combout  = (\sdram_control|WR_ADDR_m [16] & (\sdram_control|WR_ADDR_m[15]~44  $ (GND))) # (!\sdram_control|WR_ADDR_m [16] & (!\sdram_control|WR_ADDR_m[15]~44  & VCC))
// \sdram_control|WR_ADDR_m[16]~46  = CARRY((\sdram_control|WR_ADDR_m [16] & !\sdram_control|WR_ADDR_m[15]~44 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[15]~44 ),
	.combout(\sdram_control|WR_ADDR_m[16]~45_combout ),
	.cout(\sdram_control|WR_ADDR_m[16]~46 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[16]~45 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[16]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N5
dffeas \sdram_control|WR_ADDR_m[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[16]~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[16] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[17]~47 (
// Equation(s):
// \sdram_control|WR_ADDR_m[17]~47_combout  = (\sdram_control|WR_ADDR_m [17] & (!\sdram_control|WR_ADDR_m[16]~46 )) # (!\sdram_control|WR_ADDR_m [17] & ((\sdram_control|WR_ADDR_m[16]~46 ) # (GND)))
// \sdram_control|WR_ADDR_m[17]~48  = CARRY((!\sdram_control|WR_ADDR_m[16]~46 ) # (!\sdram_control|WR_ADDR_m [17]))

	.dataa(\sdram_control|WR_ADDR_m [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[16]~46 ),
	.combout(\sdram_control|WR_ADDR_m[17]~47_combout ),
	.cout(\sdram_control|WR_ADDR_m[17]~48 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[17]~47 .lut_mask = 16'h5A5F;
defparam \sdram_control|WR_ADDR_m[17]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N7
dffeas \sdram_control|WR_ADDR_m[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[17]~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[17] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[18]~49 (
// Equation(s):
// \sdram_control|WR_ADDR_m[18]~49_combout  = (\sdram_control|WR_ADDR_m [18] & (\sdram_control|WR_ADDR_m[17]~48  $ (GND))) # (!\sdram_control|WR_ADDR_m [18] & (!\sdram_control|WR_ADDR_m[17]~48  & VCC))
// \sdram_control|WR_ADDR_m[18]~50  = CARRY((\sdram_control|WR_ADDR_m [18] & !\sdram_control|WR_ADDR_m[17]~48 ))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[17]~48 ),
	.combout(\sdram_control|WR_ADDR_m[18]~49_combout ),
	.cout(\sdram_control|WR_ADDR_m[18]~50 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[18]~49 .lut_mask = 16'hC30C;
defparam \sdram_control|WR_ADDR_m[18]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \sdram_control|WR_ADDR_m[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[18]~49_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[18] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[19]~51 (
// Equation(s):
// \sdram_control|WR_ADDR_m[19]~51_combout  = (\sdram_control|WR_ADDR_m [19] & (!\sdram_control|WR_ADDR_m[18]~50 )) # (!\sdram_control|WR_ADDR_m [19] & ((\sdram_control|WR_ADDR_m[18]~50 ) # (GND)))
// \sdram_control|WR_ADDR_m[19]~52  = CARRY((!\sdram_control|WR_ADDR_m[18]~50 ) # (!\sdram_control|WR_ADDR_m [19]))

	.dataa(\sdram_control|WR_ADDR_m [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[18]~50 ),
	.combout(\sdram_control|WR_ADDR_m[19]~51_combout ),
	.cout(\sdram_control|WR_ADDR_m[19]~52 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[19]~51 .lut_mask = 16'h5A5F;
defparam \sdram_control|WR_ADDR_m[19]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \sdram_control|WR_ADDR_m[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[19]~51_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[19] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[20]~53 (
// Equation(s):
// \sdram_control|WR_ADDR_m[20]~53_combout  = (\sdram_control|WR_ADDR_m [20] & (\sdram_control|WR_ADDR_m[19]~52  $ (GND))) # (!\sdram_control|WR_ADDR_m [20] & (!\sdram_control|WR_ADDR_m[19]~52  & VCC))
// \sdram_control|WR_ADDR_m[20]~54  = CARRY((\sdram_control|WR_ADDR_m [20] & !\sdram_control|WR_ADDR_m[19]~52 ))

	.dataa(\sdram_control|WR_ADDR_m [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[19]~52 ),
	.combout(\sdram_control|WR_ADDR_m[20]~53_combout ),
	.cout(\sdram_control|WR_ADDR_m[20]~54 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[20]~53 .lut_mask = 16'hA50A;
defparam \sdram_control|WR_ADDR_m[20]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N13
dffeas \sdram_control|WR_ADDR_m[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[20]~53_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[20] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[21]~55 (
// Equation(s):
// \sdram_control|WR_ADDR_m[21]~55_combout  = (\sdram_control|WR_ADDR_m [21] & (!\sdram_control|WR_ADDR_m[20]~54 )) # (!\sdram_control|WR_ADDR_m [21] & ((\sdram_control|WR_ADDR_m[20]~54 ) # (GND)))
// \sdram_control|WR_ADDR_m[21]~56  = CARRY((!\sdram_control|WR_ADDR_m[20]~54 ) # (!\sdram_control|WR_ADDR_m [21]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[20]~54 ),
	.combout(\sdram_control|WR_ADDR_m[21]~55_combout ),
	.cout(\sdram_control|WR_ADDR_m[21]~56 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[21]~55 .lut_mask = 16'h3C3F;
defparam \sdram_control|WR_ADDR_m[21]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N15
dffeas \sdram_control|WR_ADDR_m[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[21]~55_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[21] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[22]~57 (
// Equation(s):
// \sdram_control|WR_ADDR_m[22]~57_combout  = (\sdram_control|WR_ADDR_m [22] & (\sdram_control|WR_ADDR_m[21]~56  $ (GND))) # (!\sdram_control|WR_ADDR_m [22] & (!\sdram_control|WR_ADDR_m[21]~56  & VCC))
// \sdram_control|WR_ADDR_m[22]~58  = CARRY((\sdram_control|WR_ADDR_m [22] & !\sdram_control|WR_ADDR_m[21]~56 ))

	.dataa(\sdram_control|WR_ADDR_m [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[21]~56 ),
	.combout(\sdram_control|WR_ADDR_m[22]~57_combout ),
	.cout(\sdram_control|WR_ADDR_m[22]~58 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[22]~57 .lut_mask = 16'hA50A;
defparam \sdram_control|WR_ADDR_m[22]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N17
dffeas \sdram_control|WR_ADDR_m[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[22]~57_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[22] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[23]~59 (
// Equation(s):
// \sdram_control|WR_ADDR_m[23]~59_combout  = (\sdram_control|WR_ADDR_m [23] & (!\sdram_control|WR_ADDR_m[22]~58 )) # (!\sdram_control|WR_ADDR_m [23] & ((\sdram_control|WR_ADDR_m[22]~58 ) # (GND)))
// \sdram_control|WR_ADDR_m[23]~60  = CARRY((!\sdram_control|WR_ADDR_m[22]~58 ) # (!\sdram_control|WR_ADDR_m [23]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|WR_ADDR_m[22]~58 ),
	.combout(\sdram_control|WR_ADDR_m[23]~59_combout ),
	.cout(\sdram_control|WR_ADDR_m[23]~60 ));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[23]~59 .lut_mask = 16'h3C3F;
defparam \sdram_control|WR_ADDR_m[23]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N19
dffeas \sdram_control|WR_ADDR_m[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[23]~59_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[23] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
cycloneive_lcell_comb \sdram_control|WR_ADDR_m[24]~61 (
// Equation(s):
// \sdram_control|WR_ADDR_m[24]~61_combout  = \sdram_control|WR_ADDR_m [24] $ (!\sdram_control|WR_ADDR_m[23]~60 )

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_control|WR_ADDR_m[23]~60 ),
	.combout(\sdram_control|WR_ADDR_m[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[24]~61 .lut_mask = 16'hC3C3;
defparam \sdram_control|WR_ADDR_m[24]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \sdram_control|WR_ADDR_m[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[24]~61_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[24] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
cycloneive_lcell_comb \sdram_control|LessThan2~5 (
// Equation(s):
// \sdram_control|LessThan2~5_combout  = (!\sdram_control|WR_ADDR_m [20] & (!\sdram_control|WR_ADDR_m [24] & (!\sdram_control|WR_ADDR_m [21] & !\sdram_control|WR_ADDR_m [19])))

	.dataa(\sdram_control|WR_ADDR_m [20]),
	.datab(\sdram_control|WR_ADDR_m [24]),
	.datac(\sdram_control|WR_ADDR_m [21]),
	.datad(\sdram_control|WR_ADDR_m [19]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~5 .lut_mask = 16'h0001;
defparam \sdram_control|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
cycloneive_lcell_comb \sdram_control|LessThan2~0 (
// Equation(s):
// \sdram_control|LessThan2~0_combout  = ((!\sdram_control|WR_ADDR_m [6] & ((!\sdram_control|WR_ADDR_m [5]) # (!\sdram_control|WR_ADDR_m [4])))) # (!\sdram_control|WR_ADDR_m [10])

	.dataa(\sdram_control|WR_ADDR_m [4]),
	.datab(\sdram_control|WR_ADDR_m [6]),
	.datac(\sdram_control|WR_ADDR_m [5]),
	.datad(\sdram_control|WR_ADDR_m [10]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~0 .lut_mask = 16'h13FF;
defparam \sdram_control|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
cycloneive_lcell_comb \sdram_control|LessThan2~1 (
// Equation(s):
// \sdram_control|LessThan2~1_combout  = (((!\sdram_control|WR_ADDR_m [8]) # (!\sdram_control|WR_ADDR_m [11])) # (!\sdram_control|WR_ADDR_m [7])) # (!\sdram_control|WR_ADDR_m [9])

	.dataa(\sdram_control|WR_ADDR_m [9]),
	.datab(\sdram_control|WR_ADDR_m [7]),
	.datac(\sdram_control|WR_ADDR_m [11]),
	.datad(\sdram_control|WR_ADDR_m [8]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~1 .lut_mask = 16'h7FFF;
defparam \sdram_control|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
cycloneive_lcell_comb \sdram_control|LessThan2~2 (
// Equation(s):
// \sdram_control|LessThan2~2_combout  = ((!\sdram_control|WR_ADDR_m [12] & ((\sdram_control|LessThan2~0_combout ) # (\sdram_control|LessThan2~1_combout )))) # (!\sdram_control|WR_ADDR_m [13])

	.dataa(\sdram_control|LessThan2~0_combout ),
	.datab(\sdram_control|LessThan2~1_combout ),
	.datac(\sdram_control|WR_ADDR_m [13]),
	.datad(\sdram_control|WR_ADDR_m [12]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~2 .lut_mask = 16'h0FEF;
defparam \sdram_control|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
cycloneive_lcell_comb \sdram_control|LessThan2~3 (
// Equation(s):
// \sdram_control|LessThan2~3_combout  = ((!\sdram_control|WR_ADDR_m [14] & \sdram_control|LessThan2~2_combout )) # (!\sdram_control|WR_ADDR_m [15])

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [14]),
	.datac(\sdram_control|LessThan2~2_combout ),
	.datad(\sdram_control|WR_ADDR_m [15]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~3 .lut_mask = 16'h30FF;
defparam \sdram_control|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
cycloneive_lcell_comb \sdram_control|LessThan2~4 (
// Equation(s):
// \sdram_control|LessThan2~4_combout  = ((!\sdram_control|WR_ADDR_m [17] & (!\sdram_control|WR_ADDR_m [16] & \sdram_control|LessThan2~3_combout ))) # (!\sdram_control|WR_ADDR_m [18])

	.dataa(\sdram_control|WR_ADDR_m [17]),
	.datab(\sdram_control|WR_ADDR_m [16]),
	.datac(\sdram_control|WR_ADDR_m [18]),
	.datad(\sdram_control|LessThan2~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~4 .lut_mask = 16'h1F0F;
defparam \sdram_control|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
cycloneive_lcell_comb \sdram_control|LessThan2~6 (
// Equation(s):
// \sdram_control|LessThan2~6_combout  = (\sdram_control|WR_ADDR_m [22]) # (((\sdram_control|WR_ADDR_m [23]) # (!\sdram_control|LessThan2~4_combout )) # (!\sdram_control|LessThan2~5_combout ))

	.dataa(\sdram_control|WR_ADDR_m [22]),
	.datab(\sdram_control|LessThan2~5_combout ),
	.datac(\sdram_control|LessThan2~4_combout ),
	.datad(\sdram_control|WR_ADDR_m [23]),
	.cin(gnd),
	.combout(\sdram_control|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|LessThan2~6 .lut_mask = 16'hFFBF;
defparam \sdram_control|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N13
dffeas \sdram_control|WR_ADDR_m[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ADDR_m[4]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|LessThan2~6_combout ),
	.sload(gnd),
	.ena(\sdram_control|WR_DONE_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ADDR_m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ADDR_m[4] .is_wysiwyg = "true";
defparam \sdram_control|WR_ADDR_m[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~91 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~91_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [4])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [4])))

	.dataa(\sdram_control|RD_ADDR_m [4]),
	.datab(\sdram_control|WR_ADDR_m [4]),
	.datac(gnd),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~91_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~91 .lut_mask = 16'hAACC;
defparam \sdram_control|RAM_ADDR_m~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \sdram_control|RAM_ADDR_m[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[4]~33_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~91_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[4] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[5]~35 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[5]~35_combout  = (\sdram_control|RAM_ADDR_m [5] & (!\sdram_control|RAM_ADDR_m[4]~34 )) # (!\sdram_control|RAM_ADDR_m [5] & ((\sdram_control|RAM_ADDR_m[4]~34 ) # (GND)))
// \sdram_control|RAM_ADDR_m[5]~36  = CARRY((!\sdram_control|RAM_ADDR_m[4]~34 ) # (!\sdram_control|RAM_ADDR_m [5]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[4]~34 ),
	.combout(\sdram_control|RAM_ADDR_m[5]~35_combout ),
	.cout(\sdram_control|RAM_ADDR_m[5]~36 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[5]~35 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~92 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~92_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [5])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [5])))

	.dataa(\sdram_control|RD_ADDR_m [5]),
	.datab(gnd),
	.datac(\sdram_control|WR_ADDR_m [5]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~92_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~92 .lut_mask = 16'hAAF0;
defparam \sdram_control|RAM_ADDR_m~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N19
dffeas \sdram_control|RAM_ADDR_m[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[5]~35_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~92_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[5] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[6]~37 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[6]~37_combout  = (\sdram_control|RAM_ADDR_m [6] & (\sdram_control|RAM_ADDR_m[5]~36  $ (GND))) # (!\sdram_control|RAM_ADDR_m [6] & (!\sdram_control|RAM_ADDR_m[5]~36  & VCC))
// \sdram_control|RAM_ADDR_m[6]~38  = CARRY((\sdram_control|RAM_ADDR_m [6] & !\sdram_control|RAM_ADDR_m[5]~36 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[5]~36 ),
	.combout(\sdram_control|RAM_ADDR_m[6]~37_combout ),
	.cout(\sdram_control|RAM_ADDR_m[6]~38 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[6]~37 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~93 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~93_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [6]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [6]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [6]),
	.datac(\sdram_control|RD_ADDR_m [6]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~93_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~93 .lut_mask = 16'hF0CC;
defparam \sdram_control|RAM_ADDR_m~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N21
dffeas \sdram_control|RAM_ADDR_m[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[6]~37_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~93_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[6] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[7]~39 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[7]~39_combout  = (\sdram_control|RAM_ADDR_m [7] & (!\sdram_control|RAM_ADDR_m[6]~38 )) # (!\sdram_control|RAM_ADDR_m [7] & ((\sdram_control|RAM_ADDR_m[6]~38 ) # (GND)))
// \sdram_control|RAM_ADDR_m[7]~40  = CARRY((!\sdram_control|RAM_ADDR_m[6]~38 ) # (!\sdram_control|RAM_ADDR_m [7]))

	.dataa(\sdram_control|RAM_ADDR_m [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[6]~38 ),
	.combout(\sdram_control|RAM_ADDR_m[7]~39_combout ),
	.cout(\sdram_control|RAM_ADDR_m[7]~40 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[7]~39 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N10
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~94 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~94_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [7]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [7]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [7]),
	.datac(\sdram_control|RD_ADDR_m [7]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~94_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~94 .lut_mask = 16'hF0CC;
defparam \sdram_control|RAM_ADDR_m~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N23
dffeas \sdram_control|RAM_ADDR_m[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[7]~39_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~94_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[7] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[8]~41 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[8]~41_combout  = (\sdram_control|RAM_ADDR_m [8] & (\sdram_control|RAM_ADDR_m[7]~40  $ (GND))) # (!\sdram_control|RAM_ADDR_m [8] & (!\sdram_control|RAM_ADDR_m[7]~40  & VCC))
// \sdram_control|RAM_ADDR_m[8]~42  = CARRY((\sdram_control|RAM_ADDR_m [8] & !\sdram_control|RAM_ADDR_m[7]~40 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[7]~40 ),
	.combout(\sdram_control|RAM_ADDR_m[8]~41_combout ),
	.cout(\sdram_control|RAM_ADDR_m[8]~42 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[8]~41 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~95 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~95_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [8]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [8]))

	.dataa(\sdram_control|WR_ADDR_m [8]),
	.datab(gnd),
	.datac(\sdram_control|RD_ADDR_m [8]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~95_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~95 .lut_mask = 16'hF0AA;
defparam \sdram_control|RAM_ADDR_m~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N25
dffeas \sdram_control|RAM_ADDR_m[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[8]~41_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~95_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[8] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[9]~43 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[9]~43_combout  = (\sdram_control|RAM_ADDR_m [9] & (!\sdram_control|RAM_ADDR_m[8]~42 )) # (!\sdram_control|RAM_ADDR_m [9] & ((\sdram_control|RAM_ADDR_m[8]~42 ) # (GND)))
// \sdram_control|RAM_ADDR_m[9]~44  = CARRY((!\sdram_control|RAM_ADDR_m[8]~42 ) # (!\sdram_control|RAM_ADDR_m [9]))

	.dataa(\sdram_control|RAM_ADDR_m [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[8]~42 ),
	.combout(\sdram_control|RAM_ADDR_m[9]~43_combout ),
	.cout(\sdram_control|RAM_ADDR_m[9]~44 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[9]~43 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N8
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~96 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~96_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [9])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [9])))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [9]),
	.datac(\sdram_control|WR_ADDR_m [9]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~96_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~96 .lut_mask = 16'hCCF0;
defparam \sdram_control|RAM_ADDR_m~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N27
dffeas \sdram_control|RAM_ADDR_m[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[9]~43_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~96_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[9] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[10]~45 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[10]~45_combout  = (\sdram_control|RAM_ADDR_m [10] & (\sdram_control|RAM_ADDR_m[9]~44  $ (GND))) # (!\sdram_control|RAM_ADDR_m [10] & (!\sdram_control|RAM_ADDR_m[9]~44  & VCC))
// \sdram_control|RAM_ADDR_m[10]~46  = CARRY((\sdram_control|RAM_ADDR_m [10] & !\sdram_control|RAM_ADDR_m[9]~44 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[9]~44 ),
	.combout(\sdram_control|RAM_ADDR_m[10]~45_combout ),
	.cout(\sdram_control|RAM_ADDR_m[10]~46 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[10]~45 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N0
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~47 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~47_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [10]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [10]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [10]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|RD_ADDR_m [10]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~47_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~47 .lut_mask = 16'hFC0C;
defparam \sdram_control|RAM_ADDR_m~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N29
dffeas \sdram_control|RAM_ADDR_m[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[10]~45_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~47_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[10] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[11]~49 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[11]~49_combout  = (\sdram_control|RAM_ADDR_m [11] & (!\sdram_control|RAM_ADDR_m[10]~46 )) # (!\sdram_control|RAM_ADDR_m [11] & ((\sdram_control|RAM_ADDR_m[10]~46 ) # (GND)))
// \sdram_control|RAM_ADDR_m[11]~50  = CARRY((!\sdram_control|RAM_ADDR_m[10]~46 ) # (!\sdram_control|RAM_ADDR_m [11]))

	.dataa(\sdram_control|RAM_ADDR_m [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[10]~46 ),
	.combout(\sdram_control|RAM_ADDR_m[11]~49_combout ),
	.cout(\sdram_control|RAM_ADDR_m[11]~50 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[11]~49 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~78 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~78_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [11]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [11]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [11]),
	.datac(\sdram_control|RD_ADDR_m [11]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~78_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~78 .lut_mask = 16'hF0CC;
defparam \sdram_control|RAM_ADDR_m~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N31
dffeas \sdram_control|RAM_ADDR_m[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[11]~49_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~78_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[11] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[12]~51 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[12]~51_combout  = (\sdram_control|RAM_ADDR_m [12] & (\sdram_control|RAM_ADDR_m[11]~50  $ (GND))) # (!\sdram_control|RAM_ADDR_m [12] & (!\sdram_control|RAM_ADDR_m[11]~50  & VCC))
// \sdram_control|RAM_ADDR_m[12]~52  = CARRY((\sdram_control|RAM_ADDR_m [12] & !\sdram_control|RAM_ADDR_m[11]~50 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[11]~50 ),
	.combout(\sdram_control|RAM_ADDR_m[12]~51_combout ),
	.cout(\sdram_control|RAM_ADDR_m[12]~52 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[12]~51 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N4
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~80 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~80_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [12]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [12]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [12]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|RD_ADDR_m [12]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~80_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~80 .lut_mask = 16'hFC0C;
defparam \sdram_control|RAM_ADDR_m~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \sdram_control|RAM_ADDR_m[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[12]~51_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~80_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[12] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[13]~53 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[13]~53_combout  = (\sdram_control|RAM_ADDR_m [13] & (!\sdram_control|RAM_ADDR_m[12]~52 )) # (!\sdram_control|RAM_ADDR_m [13] & ((\sdram_control|RAM_ADDR_m[12]~52 ) # (GND)))
// \sdram_control|RAM_ADDR_m[13]~54  = CARRY((!\sdram_control|RAM_ADDR_m[12]~52 ) # (!\sdram_control|RAM_ADDR_m [13]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[12]~52 ),
	.combout(\sdram_control|RAM_ADDR_m[13]~53_combout ),
	.cout(\sdram_control|RAM_ADDR_m[13]~54 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[13]~53 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N6
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~79 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~79_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [13])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [13])))

	.dataa(\sdram_control|RD_ADDR_m [13]),
	.datab(\sdram_control|WR_ADDR_m [13]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~79_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~79 .lut_mask = 16'hACAC;
defparam \sdram_control|RAM_ADDR_m~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \sdram_control|RAM_ADDR_m[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[13]~53_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~79_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[13] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[14]~55 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[14]~55_combout  = (\sdram_control|RAM_ADDR_m [14] & (\sdram_control|RAM_ADDR_m[13]~54  $ (GND))) # (!\sdram_control|RAM_ADDR_m [14] & (!\sdram_control|RAM_ADDR_m[13]~54  & VCC))
// \sdram_control|RAM_ADDR_m[14]~56  = CARRY((\sdram_control|RAM_ADDR_m [14] & !\sdram_control|RAM_ADDR_m[13]~54 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[13]~54 ),
	.combout(\sdram_control|RAM_ADDR_m[14]~55_combout ),
	.cout(\sdram_control|RAM_ADDR_m[14]~56 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[14]~55 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~82 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~82_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [14])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [14])))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [14]),
	.datac(\sdram_control|WR_ADDR_m [14]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~82_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~82 .lut_mask = 16'hCCF0;
defparam \sdram_control|RAM_ADDR_m~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \sdram_control|RAM_ADDR_m[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[14]~55_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~82_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[14] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[15]~57 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[15]~57_combout  = (\sdram_control|RAM_ADDR_m [15] & (!\sdram_control|RAM_ADDR_m[14]~56 )) # (!\sdram_control|RAM_ADDR_m [15] & ((\sdram_control|RAM_ADDR_m[14]~56 ) # (GND)))
// \sdram_control|RAM_ADDR_m[15]~58  = CARRY((!\sdram_control|RAM_ADDR_m[14]~56 ) # (!\sdram_control|RAM_ADDR_m [15]))

	.dataa(\sdram_control|RAM_ADDR_m [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[14]~56 ),
	.combout(\sdram_control|RAM_ADDR_m[15]~57_combout ),
	.cout(\sdram_control|RAM_ADDR_m[15]~58 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[15]~57 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~81 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~81_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [15]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [15]))

	.dataa(\sdram_control|WR_ADDR_m [15]),
	.datab(gnd),
	.datac(\sdram_control|RD_ADDR_m [15]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~81_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~81 .lut_mask = 16'hF0AA;
defparam \sdram_control|RAM_ADDR_m~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \sdram_control|RAM_ADDR_m[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[15]~57_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~81_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[15] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[16]~59 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[16]~59_combout  = (\sdram_control|RAM_ADDR_m [16] & (\sdram_control|RAM_ADDR_m[15]~58  $ (GND))) # (!\sdram_control|RAM_ADDR_m [16] & (!\sdram_control|RAM_ADDR_m[15]~58  & VCC))
// \sdram_control|RAM_ADDR_m[16]~60  = CARRY((\sdram_control|RAM_ADDR_m [16] & !\sdram_control|RAM_ADDR_m[15]~58 ))

	.dataa(\sdram_control|RAM_ADDR_m [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[15]~58 ),
	.combout(\sdram_control|RAM_ADDR_m[16]~59_combout ),
	.cout(\sdram_control|RAM_ADDR_m[16]~60 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[16]~59 .lut_mask = 16'hA50A;
defparam \sdram_control|RAM_ADDR_m[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~84 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~84_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [16]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [16]))

	.dataa(\sdram_control|WR_ADDR_m [16]),
	.datab(\sdram_control|RD_ADDR_m [16]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~84_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~84 .lut_mask = 16'hCACA;
defparam \sdram_control|RAM_ADDR_m~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \sdram_control|RAM_ADDR_m[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[16]~59_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~84_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[16] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout  = \sdram_control|RAM_ADDR_m [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [16]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0_combout  = \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q  $ 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  & 
// !\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0 .lut_mask = 16'h0C0C;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout  = \sdram_control|RAM_ADDR_m [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [16]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  & 
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q )

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|wr_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0 .lut_mask = 16'hCC00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [52]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [52]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [52]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [52]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N29
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[17]~61 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[17]~61_combout  = (\sdram_control|RAM_ADDR_m [17] & (!\sdram_control|RAM_ADDR_m[16]~60 )) # (!\sdram_control|RAM_ADDR_m [17] & ((\sdram_control|RAM_ADDR_m[16]~60 ) # (GND)))
// \sdram_control|RAM_ADDR_m[17]~62  = CARRY((!\sdram_control|RAM_ADDR_m[16]~60 ) # (!\sdram_control|RAM_ADDR_m [17]))

	.dataa(\sdram_control|RAM_ADDR_m [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[16]~60 ),
	.combout(\sdram_control|RAM_ADDR_m[17]~61_combout ),
	.cout(\sdram_control|RAM_ADDR_m[17]~62 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[17]~61 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_ADDR_m[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~83 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~83_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [17])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [17])))

	.dataa(gnd),
	.datab(\sdram_control|RD_ADDR_m [17]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|WR_ADDR_m [17]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~83_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~83 .lut_mask = 16'hCFC0;
defparam \sdram_control|RAM_ADDR_m~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \sdram_control|RAM_ADDR_m[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[17]~61_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~83_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[17] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder_combout  = \sdram_control|RAM_ADDR_m [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout  = \sdram_control|RAM_ADDR_m [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [53]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [53]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [53]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [53]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8 .lut_mask = 16'hFC0C;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N23
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~5_combout  = (\sdram_control|sdram_model|sdram_controller|active_addr [16] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout  & 
// (\sdram_control|sdram_model|sdram_controller|active_addr [17] $ (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout )))) # (!\sdram_control|sdram_model|sdram_controller|active_addr [16] & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr [17] $ 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [16]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [17]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[53]~8_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[52]~9_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~5 .lut_mask = 16'h8241;
defparam \sdram_control|sdram_model|sdram_controller|pending~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[18]~63 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[18]~63_combout  = (\sdram_control|RAM_ADDR_m [18] & (\sdram_control|RAM_ADDR_m[17]~62  $ (GND))) # (!\sdram_control|RAM_ADDR_m [18] & (!\sdram_control|RAM_ADDR_m[17]~62  & VCC))
// \sdram_control|RAM_ADDR_m[18]~64  = CARRY((\sdram_control|RAM_ADDR_m [18] & !\sdram_control|RAM_ADDR_m[17]~62 ))

	.dataa(\sdram_control|RAM_ADDR_m [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[17]~62 ),
	.combout(\sdram_control|RAM_ADDR_m[18]~63_combout ),
	.cout(\sdram_control|RAM_ADDR_m[18]~64 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[18]~63 .lut_mask = 16'hA50A;
defparam \sdram_control|RAM_ADDR_m[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N30
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~86 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~86_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [18]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [18]))

	.dataa(\sdram_control|WR_ADDR_m [18]),
	.datab(\sdram_control|RD_ADDR_m [18]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~86_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~86 .lut_mask = 16'hCACA;
defparam \sdram_control|RAM_ADDR_m~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \sdram_control|RAM_ADDR_m[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[18]~63_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~86_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[18] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder_combout  = \sdram_control|RAM_ADDR_m [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [18]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder_combout  = \sdram_control|RAM_ADDR_m [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [18]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [54]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [54]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [54]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [54]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N3
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[19]~65 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[19]~65_combout  = (\sdram_control|RAM_ADDR_m [19] & (!\sdram_control|RAM_ADDR_m[18]~64 )) # (!\sdram_control|RAM_ADDR_m [19] & ((\sdram_control|RAM_ADDR_m[18]~64 ) # (GND)))
// \sdram_control|RAM_ADDR_m[19]~66  = CARRY((!\sdram_control|RAM_ADDR_m[18]~64 ) # (!\sdram_control|RAM_ADDR_m [19]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[18]~64 ),
	.combout(\sdram_control|RAM_ADDR_m[19]~65_combout ),
	.cout(\sdram_control|RAM_ADDR_m[19]~66 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[19]~65 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~85 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~85_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [19])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [19])))

	.dataa(\sdram_control|RD_ADDR_m [19]),
	.datab(gnd),
	.datac(\sdram_control|WR_ADDR_m [19]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~85_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~85 .lut_mask = 16'hAAF0;
defparam \sdram_control|RAM_ADDR_m~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \sdram_control|RAM_ADDR_m[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[19]~65_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~85_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[19] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout  = \sdram_control|RAM_ADDR_m [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [19]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout  = \sdram_control|RAM_ADDR_m [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [19]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [55]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [55]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [55]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [55]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~6_combout  = (\sdram_control|sdram_model|sdram_controller|active_addr [18] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [19])))) # (!\sdram_control|sdram_model|sdram_controller|active_addr [18] 
// & (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout  $ 
// (!\sdram_control|sdram_model|sdram_controller|active_addr [19]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [18]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[55]~10_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [19]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[54]~11_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~6 .lut_mask = 16'h8241;
defparam \sdram_control|sdram_model|sdram_controller|pending~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[20]~67 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[20]~67_combout  = (\sdram_control|RAM_ADDR_m [20] & (\sdram_control|RAM_ADDR_m[19]~66  $ (GND))) # (!\sdram_control|RAM_ADDR_m [20] & (!\sdram_control|RAM_ADDR_m[19]~66  & VCC))
// \sdram_control|RAM_ADDR_m[20]~68  = CARRY((\sdram_control|RAM_ADDR_m [20] & !\sdram_control|RAM_ADDR_m[19]~66 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[19]~66 ),
	.combout(\sdram_control|RAM_ADDR_m[20]~67_combout ),
	.cout(\sdram_control|RAM_ADDR_m[20]~68 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[20]~67 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~88 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~88_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [20])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [20])))

	.dataa(gnd),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(\sdram_control|RD_ADDR_m [20]),
	.datad(\sdram_control|WR_ADDR_m [20]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~88_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~88 .lut_mask = 16'hF3C0;
defparam \sdram_control|RAM_ADDR_m~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \sdram_control|RAM_ADDR_m[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[20]~67_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~88_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[20] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[21]~69 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[21]~69_combout  = (\sdram_control|RAM_ADDR_m [21] & (!\sdram_control|RAM_ADDR_m[20]~68 )) # (!\sdram_control|RAM_ADDR_m [21] & ((\sdram_control|RAM_ADDR_m[20]~68 ) # (GND)))
// \sdram_control|RAM_ADDR_m[21]~70  = CARRY((!\sdram_control|RAM_ADDR_m[20]~68 ) # (!\sdram_control|RAM_ADDR_m [21]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[20]~68 ),
	.combout(\sdram_control|RAM_ADDR_m[21]~69_combout ),
	.cout(\sdram_control|RAM_ADDR_m[21]~70 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[21]~69 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~87 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~87_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [21])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [21])))

	.dataa(\sdram_control|RD_ADDR_m [21]),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(gnd),
	.datad(\sdram_control|WR_ADDR_m [21]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~87_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~87 .lut_mask = 16'hBB88;
defparam \sdram_control|RAM_ADDR_m~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N19
dffeas \sdram_control|RAM_ADDR_m[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[21]~69_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~87_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[21] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[22]~71 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[22]~71_combout  = (\sdram_control|RAM_ADDR_m [22] & (\sdram_control|RAM_ADDR_m[21]~70  $ (GND))) # (!\sdram_control|RAM_ADDR_m [22] & (!\sdram_control|RAM_ADDR_m[21]~70  & VCC))
// \sdram_control|RAM_ADDR_m[22]~72  = CARRY((\sdram_control|RAM_ADDR_m [22] & !\sdram_control|RAM_ADDR_m[21]~70 ))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[21]~70 ),
	.combout(\sdram_control|RAM_ADDR_m[22]~71_combout ),
	.cout(\sdram_control|RAM_ADDR_m[22]~72 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[22]~71 .lut_mask = 16'hC30C;
defparam \sdram_control|RAM_ADDR_m[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~90 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~90_combout  = (\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_ADDR_m [22])) # (!\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|WR_ADDR_m [22])))

	.dataa(gnd),
	.datab(\sdram_control|RD_CONTROL_m~q ),
	.datac(\sdram_control|RD_ADDR_m [22]),
	.datad(\sdram_control|WR_ADDR_m [22]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~90_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~90 .lut_mask = 16'hF3C0;
defparam \sdram_control|RAM_ADDR_m~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \sdram_control|RAM_ADDR_m[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[22]~71_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~90_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[22] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[23]~73 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[23]~73_combout  = (\sdram_control|RAM_ADDR_m [23] & (!\sdram_control|RAM_ADDR_m[22]~72 )) # (!\sdram_control|RAM_ADDR_m [23] & ((\sdram_control|RAM_ADDR_m[22]~72 ) # (GND)))
// \sdram_control|RAM_ADDR_m[23]~74  = CARRY((!\sdram_control|RAM_ADDR_m[22]~72 ) # (!\sdram_control|RAM_ADDR_m [23]))

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_ADDR_m[22]~72 ),
	.combout(\sdram_control|RAM_ADDR_m[23]~73_combout ),
	.cout(\sdram_control|RAM_ADDR_m[23]~74 ));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[23]~73 .lut_mask = 16'h3C3F;
defparam \sdram_control|RAM_ADDR_m[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~89 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~89_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [23]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [23]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [23]),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|RD_ADDR_m [23]),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~89_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~89 .lut_mask = 16'hFC0C;
defparam \sdram_control|RAM_ADDR_m~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N23
dffeas \sdram_control|RAM_ADDR_m[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[23]~73_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~89_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[23] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[59] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[59] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[59] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[59] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [59]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [59]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [59]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [59]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14 .lut_mask = 16'hFA50;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[58] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[58] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout  = \sdram_control|RAM_ADDR_m [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [22]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [58]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [58]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [58]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [58]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15 .lut_mask = 16'hE4E4;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~8 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~8_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr [23] & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [22])))) # 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout  & (!\sdram_control|sdram_model|sdram_controller|active_addr [23] & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [22]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[59]~14_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [23]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[58]~15_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [22]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~8 .lut_mask = 16'h9009;
defparam \sdram_control|sdram_model|sdram_controller|pending~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout  = \sdram_control|RAM_ADDR_m [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [21]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder_combout  = \sdram_control|RAM_ADDR_m [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [21]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [57]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [57]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [57]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [57]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[21] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout  = \sdram_control|RAM_ADDR_m [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [20]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout  = \sdram_control|RAM_ADDR_m [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [20]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [56]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [56]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [56]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [56]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[20] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~7 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~7_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr [21] & 
// (\sdram_control|sdram_model|sdram_controller|active_addr [20] $ (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout  & (!\sdram_control|sdram_model|sdram_controller|active_addr [21] & (\sdram_control|sdram_model|sdram_controller|active_addr [20] $ 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[57]~12_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [21]),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [20]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[56]~13_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~7 .lut_mask = 16'h9009;
defparam \sdram_control|sdram_model|sdram_controller|pending~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~9 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~9_combout  = (\sdram_control|sdram_model|sdram_controller|pending~5_combout  & (\sdram_control|sdram_model|sdram_controller|pending~6_combout  & 
// (\sdram_control|sdram_model|sdram_controller|pending~8_combout  & \sdram_control|sdram_model|sdram_controller|pending~7_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|pending~5_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|pending~6_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~8_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~7_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~9 .lut_mask = 16'h8000;
defparam \sdram_control|sdram_model|sdram_controller|pending~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder_combout  = \sdram_control|RAM_ADDR_m [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [14]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout  = \sdram_control|RAM_ADDR_m [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [14]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [50]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [50]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [50]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [50]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7 .lut_mask = 16'hEE44;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout  = \sdram_control|RAM_ADDR_m [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout  = \sdram_control|RAM_ADDR_m [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [51])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [51])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [51]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [51]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6 .lut_mask = 16'hF5A0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N3
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~3_combout  = (\sdram_control|sdram_model|sdram_controller|active_addr [14] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [15])))) # (!\sdram_control|sdram_model|sdram_controller|active_addr [14] & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout  $ 
// (!\sdram_control|sdram_model|sdram_controller|active_addr [15]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [14]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[51]~6_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[50]~7_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~3 .lut_mask = 16'h8421;
defparam \sdram_control|sdram_model|sdram_controller|pending~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder_combout  = \sdram_control|RAM_ADDR_m [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [13]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[49] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[49] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [49]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [49]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [49]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [49]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y32_N3
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[48] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[48] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[48] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[48] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [48])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [48])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [48]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [48]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~2_combout  = (\sdram_control|sdram_model|sdram_controller|active_addr [13] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [12])))) # (!\sdram_control|sdram_model|sdram_controller|active_addr [13] & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout  $ 
// (!\sdram_control|sdram_model|sdram_controller|active_addr [12]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [13]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[48]~5_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [12]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[49]~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~2 .lut_mask = 16'h8241;
defparam \sdram_control|sdram_model|sdram_controller|pending~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m[24]~75 (
// Equation(s):
// \sdram_control|RAM_ADDR_m[24]~75_combout  = \sdram_control|RAM_ADDR_m [24] $ (!\sdram_control|RAM_ADDR_m[23]~74 )

	.dataa(gnd),
	.datab(\sdram_control|RAM_ADDR_m [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(\sdram_control|RAM_ADDR_m[23]~74 ),
	.combout(\sdram_control|RAM_ADDR_m[24]~75_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[24]~75 .lut_mask = 16'hC3C3;
defparam \sdram_control|RAM_ADDR_m[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
cycloneive_lcell_comb \sdram_control|RAM_ADDR_m~77 (
// Equation(s):
// \sdram_control|RAM_ADDR_m~77_combout  = (\sdram_control|RD_CONTROL_m~q  & ((\sdram_control|RD_ADDR_m [24]))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|WR_ADDR_m [24]))

	.dataa(gnd),
	.datab(\sdram_control|WR_ADDR_m [24]),
	.datac(\sdram_control|RD_ADDR_m [24]),
	.datad(\sdram_control|RD_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_ADDR_m~77_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m~77 .lut_mask = 16'hF0CC;
defparam \sdram_control|RAM_ADDR_m~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N25
dffeas \sdram_control|RAM_ADDR_m[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_ADDR_m[24]~75_combout ),
	.asdata(\sdram_control|RAM_ADDR_m~77_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|RAM_ADDR_m[8]~48_combout ),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_ADDR_m [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_ADDR_m[24] .is_wysiwyg = "true";
defparam \sdram_control|RAM_ADDR_m[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout  = \sdram_control|RAM_ADDR_m [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [24]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[60] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[60] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [60]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [60]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [60]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [60]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout  = \sdram_control|RAM_ADDR_m [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [11]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout  = \sdram_control|RAM_ADDR_m [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [11]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [47]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [47]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [47]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [47]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~1_combout  = (\sdram_control|sdram_model|sdram_controller|active_addr [24] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [11])))) # (!\sdram_control|sdram_model|sdram_controller|active_addr [24] & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout  $ 
// (!\sdram_control|sdram_model|sdram_controller|active_addr [11]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [24]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[47]~3_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [11]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~1 .lut_mask = 16'h8241;
defparam \sdram_control|sdram_model|sdram_controller|pending~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~4_combout  = (\sdram_control|sdram_model|sdram_controller|pending~0_combout  & (\sdram_control|sdram_model|sdram_controller|pending~3_combout  & 
// (\sdram_control|sdram_model|sdram_controller|pending~2_combout  & \sdram_control|sdram_model|sdram_controller|pending~1_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|pending~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|pending~3_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~2_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~4 .lut_mask = 16'h8000;
defparam \sdram_control|sdram_model|sdram_controller|pending~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector41~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector41~0_combout  = (!\sdram_control|sdram_model|sdram_controller|active_cs_n~q  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|pending~9_combout  & \sdram_control|sdram_model|sdram_controller|pending~4_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~9_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector41~0 .lut_mask = 16'h4000;
defparam \sdram_control|sdram_model|sdram_controller|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector32~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector32~0_combout  = (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// \sdram_control|sdram_model|sdram_controller|m_state.100000000~q )) # (!\sdram_control|sdram_model|sdram_controller|Selector41~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector32~0 .lut_mask = 16'h1511;
defparam \sdram_control|sdram_model|sdram_controller|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector32~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector32~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector32~0_combout ) # ((!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout  & \sdram_control|sdram_model|sdram_controller|m_state.100000000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector32~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector32~1 .lut_mask = 16'hFF10;
defparam \sdram_control|sdram_model|sdram_controller|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N15
dffeas \sdram_control|sdram_model|sdram_controller|m_state.100000000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.100000000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.100000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~0 .lut_mask = 16'h0055;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~1_combout  = ((!\sdram_control|sdram_model|sdram_controller|init_done~q  & ((\sdram_control|sdram_model|sdram_controller|active_rnw~0_combout ) # 
// (!\sdram_control|sdram_model|sdram_controller|pending~12_combout )))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout )

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_rnw~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~1 .lut_mask = 16'h7377;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~2_combout  = (\sdram_control|sdram_model|sdram_controller|active_cs_n~q ) # (((!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & 
// \sdram_control|sdram_model|sdram_controller|WideOr9~0_combout )) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~2 .lut_mask = 16'hF4FF;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (((\sdram_control|sdram_model|sdram_controller|active_rnw~2_combout ) # 
// (!\sdram_control|sdram_model|sdram_controller|pending~9_combout )) # (!\sdram_control|sdram_model|sdram_controller|pending~4_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|pending~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~9_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_rnw~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~3 .lut_mask = 16'hAA2A;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|active_rnw~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|active_rnw~4_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & (!\sdram_control|sdram_model|sdram_controller|active_rnw~1_combout  & 
// (\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & !\sdram_control|sdram_model|sdram_controller|active_rnw~3_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_rnw~1_combout ),
	.datac(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_rnw~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~4 .lut_mask = 16'h0010;
defparam \sdram_control|sdram_model|sdram_controller|active_rnw~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \sdram_control|sdram_model|sdram_controller|active_rnw (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|active_rnw~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_rnw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_rnw .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_rnw .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout  = \sdram_control|RAM_ADDR_m [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [10]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout  = \sdram_control|RAM_ADDR_m [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [10]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [46])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [46])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [46]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [46]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0 .lut_mask = 16'hDD88;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~0_combout  = (\sdram_control|sdram_model|sdram_controller|active_rnw~q  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout  $ (!\sdram_control|sdram_model|sdram_controller|active_addr [10])))) # (!\sdram_control|sdram_model|sdram_controller|active_rnw~q  & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout  $ 
// (!\sdram_control|sdram_model|sdram_controller|active_addr [10]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_rnw~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [10]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~0 .lut_mask = 16'h8241;
defparam \sdram_control|sdram_model|sdram_controller|pending~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~10 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~10_combout  = (\sdram_control|sdram_model|sdram_controller|pending~7_combout  & (!\sdram_control|sdram_model|sdram_controller|active_cs_n~q  & 
// (\sdram_control|sdram_model|sdram_controller|pending~6_combout  & \sdram_control|sdram_model|sdram_controller|pending~5_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|pending~7_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~6_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~5_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~10 .lut_mask = 16'h2000;
defparam \sdram_control|sdram_model|sdram_controller|pending~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~11 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~11_combout  = (\sdram_control|sdram_model|sdram_controller|pending~8_combout  & (\sdram_control|sdram_model|sdram_controller|pending~3_combout  & 
// \sdram_control|sdram_model|sdram_controller|pending~1_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|pending~8_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~3_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~11 .lut_mask = 16'hC000;
defparam \sdram_control|sdram_model|sdram_controller|pending~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|pending~12 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|pending~12_combout  = (\sdram_control|sdram_model|sdram_controller|pending~0_combout  & (\sdram_control|sdram_model|sdram_controller|pending~2_combout  & 
// (\sdram_control|sdram_model|sdram_controller|pending~10_combout  & \sdram_control|sdram_model|sdram_controller|pending~11_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|pending~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|pending~2_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|pending~10_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~11_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|pending~12 .lut_mask = 16'h8000;
defparam \sdram_control|sdram_model|sdram_controller|pending~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|f_select (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|f_select~combout  = (\sdram_control|sdram_model|sdram_controller|f_pop~q  & (\sdram_control|sdram_model|sdram_controller|pending~12_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]) # (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datac(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|f_select~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|f_select .lut_mask = 16'hE000;
defparam \sdram_control|sdram_model|sdram_controller|f_select .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0_combout  = \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1] $ 
// (((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0] & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  & 
// !\sdram_control|sdram_model|sdram_controller|f_select~combout )) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0] & 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  & \sdram_control|sdram_model|sdram_controller|f_select~combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0 .lut_mask = 16'hE178;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1]~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  = (\sdram_control|RAM_RD_N_m~q  & (((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries 
// [0]) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1])))) # (!\sdram_control|RAM_RD_N_m~q  & (\sdram_control|RAM_WR_N_m~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\sdram_control|RAM_RD_N_m~q ),
	.datab(\sdram_control|RAM_WR_N_m~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0 .lut_mask = 16'hEE0E;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1_combout  = \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout  $ 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0] $ (((\sdram_control|sdram_model|sdram_controller|f_pop~q  & \sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|always2~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1 .lut_mask = 16'h963C;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0]~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector24~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector24~0_combout  = ((!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0] & (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// !\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]))) # (!\sdram_control|sdram_model|sdram_controller|init_done~q )

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector24~0 .lut_mask = 16'h3337;
defparam \sdram_control|sdram_model|sdram_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector29~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector29~0_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & (\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]) # (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector29~0 .lut_mask = 16'h4440;
defparam \sdram_control|sdram_model|sdram_controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector29~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector29~1_combout  = (\sdram_control|sdram_model|sdram_controller|pending~12_combout  & (((\sdram_control|sdram_model|sdram_controller|m_state.000100000~q  & 
// \sdram_control|sdram_model|sdram_controller|m_count [1])))) # (!\sdram_control|sdram_model|sdram_controller|pending~12_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector29~0_combout ) # 
// ((\sdram_control|sdram_model|sdram_controller|m_state.000100000~q  & \sdram_control|sdram_model|sdram_controller|m_count [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector29~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector29~1 .lut_mask = 16'hF444;
defparam \sdram_control|sdram_model|sdram_controller|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N29
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000100000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000100000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000100000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector25~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector25~5_combout  = (\sdram_control|sdram_model|sdram_controller|Selector25~4_combout  & (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]) # (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector25~5 .lut_mask = 16'h0C08;
defparam \sdram_control|sdram_model|sdram_controller|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000000010 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector25~5_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000010 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|WideOr8~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|WideOr8~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (!\sdram_control|sdram_model|sdram_controller|m_state.010000000~q  & 
// !\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|WideOr8~0 .lut_mask = 16'h0011;
defparam \sdram_control|sdram_model|sdram_controller|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector26~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector26~0_combout  = (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (\sdram_control|sdram_model|sdram_controller|Selector41~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # (\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector26~0 .lut_mask = 16'h3020;
defparam \sdram_control|sdram_model|sdram_controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector26~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector26~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_count [1] & ((\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ) # 
// ((\sdram_control|sdram_model|sdram_controller|refresh_request~q  & \sdram_control|sdram_model|sdram_controller|m_state.100000000~q )))) # (!\sdram_control|sdram_model|sdram_controller|m_count [1] & 
// (((\sdram_control|sdram_model|sdram_controller|refresh_request~q  & \sdram_control|sdram_model|sdram_controller|m_state.100000000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector26~1 .lut_mask = 16'hF888;
defparam \sdram_control|sdram_model|sdram_controller|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector26~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector26~2_combout  = ((\sdram_control|sdram_model|sdram_controller|Selector26~0_combout ) # (\sdram_control|sdram_model|sdram_controller|Selector26~1_combout )) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout )

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector26~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector26~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector26~2 .lut_mask = 16'hFFF5;
defparam \sdram_control|sdram_model|sdram_controller|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N19
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000000100 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector26~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000100 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector33~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector33~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ) # ((\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ) # 
// ((!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & !\sdram_control|sdram_model|sdram_controller|refresh_request~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector33~0 .lut_mask = 16'hFFCD;
defparam \sdram_control|sdram_model|sdram_controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector33~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector33~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector33~0_combout ) # (((\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ) # 
// (\sdram_control|sdram_model|sdram_controller|m_state.001000000~q )) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector33~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector33~1 .lut_mask = 16'hFFFB;
defparam \sdram_control|sdram_model|sdram_controller|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector33~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector33~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_next.000000001~q  & (((!\sdram_control|sdram_model|sdram_controller|init_done~q  & 
// !\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )))) # (!\sdram_control|sdram_model|sdram_controller|m_next.000000001~q  & ((\sdram_control|sdram_model|sdram_controller|Selector33~1_combout ) # 
// ((!\sdram_control|sdram_model|sdram_controller|init_done~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_next.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector33~1_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector33~2 .lut_mask = 16'h444F;
defparam \sdram_control|sdram_model|sdram_controller|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|m_next~17 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|m_next~17_combout  = (\sdram_control|sdram_model|sdram_controller|Selector41~0_combout  & \sdram_control|sdram_model|sdram_controller|refresh_request~q )

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|m_next~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_next~17 .lut_mask = 16'hA0A0;
defparam \sdram_control|sdram_model|sdram_controller|m_next~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~2_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.010000000~q  & ((!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ) # 
// (!\sdram_control|sdram_model|sdram_controller|refresh_request~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~2 .lut_mask = 16'h005F;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~3_combout  = (\sdram_control|sdram_model|sdram_controller|Selector34~2_combout  & (((\sdram_control|sdram_model|sdram_controller|pending~12_combout ) # 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector34~2_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~3 .lut_mask = 16'hF070;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector33~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector33~3_combout  = (!\sdram_control|sdram_model|sdram_controller|Selector33~2_combout  & (\sdram_control|sdram_model|sdram_controller|Selector34~3_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|m_next~17_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector33~2_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_next~17_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector34~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector33~3 .lut_mask = 16'h4500;
defparam \sdram_control|sdram_model|sdram_controller|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N31
dffeas \sdram_control|sdram_model|sdram_controller|m_next.000000001 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_next.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_next.000000001 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_next.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector31~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector31~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_count [1] & \sdram_control|sdram_model|sdram_controller|m_state.000000100~q )

	.dataa(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector31~0 .lut_mask = 16'h5500;
defparam \sdram_control|sdram_model|sdram_controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector24~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector24~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector24~0_combout  & (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & 
// ((\sdram_control|sdram_model|sdram_controller|m_next.000000001~q ) # (!\sdram_control|sdram_model|sdram_controller|Selector31~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|Selector24~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|m_next.000000001~q ) # ((!\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector24~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_next.000000001~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector24~1 .lut_mask = 16'hC4F5;
defparam \sdram_control|sdram_model|sdram_controller|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N5
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000000001 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000001 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|m_addr[6]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000100000~q  & (!\sdram_control|sdram_model|sdram_controller|m_state.000000100~q  & 
// ((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ) # (!\sdram_control|sdram_model|sdram_controller|init_done~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~1 .lut_mask = 16'h0023;
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~0_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & (\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & 
// ((\sdram_control|sdram_model|sdram_controller|pending~12_combout ) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~0 .lut_mask = 16'h5010;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector36~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector36~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_next.010000000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # 
// ((\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_next.010000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector36~0 .lut_mask = 16'hCC8C;
defparam \sdram_control|sdram_model|sdram_controller|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector36~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector36~1_combout  = (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (\sdram_control|sdram_model|sdram_controller|m_next.010000000~q  & 
// ((!\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|refresh_request~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_next.010000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector36~1 .lut_mask = 16'h1300;
defparam \sdram_control|sdram_model|sdram_controller|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector36~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector36~2_combout  = (\sdram_control|sdram_model|sdram_controller|Selector36~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector36~1_combout ) # 
// ((\sdram_control|sdram_model|sdram_controller|refresh_request~q  & \sdram_control|sdram_model|sdram_controller|Selector25~4_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector36~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector36~1_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector36~2 .lut_mask = 16'hFEEE;
defparam \sdram_control|sdram_model|sdram_controller|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N1
dffeas \sdram_control|sdram_model|sdram_controller|m_next.010000000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_next.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_next.010000000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_next.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector31~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector31~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_next.010000000~q  & (!\sdram_control|sdram_model|sdram_controller|m_count [1] & 
// \sdram_control|sdram_model|sdram_controller|m_state.000000100~q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_next.010000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector31~1 .lut_mask = 16'h0C00;
defparam \sdram_control|sdram_model|sdram_controller|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N13
dffeas \sdram_control|sdram_model|sdram_controller|m_state.010000000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.010000000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.010000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector23~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector23~0_combout  = (\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q  & (((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )) # 
// (!\sdram_control|sdram_model|sdram_controller|init_done~q ))) # (!\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q  & (((\sdram_control|sdram_model|sdram_controller|m_state.010000000~q  & 
// \sdram_control|sdram_model|sdram_controller|m_state.000000001~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector23~0 .lut_mask = 16'hFC50;
defparam \sdram_control|sdram_model|sdram_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N29
dffeas \sdram_control|sdram_model|sdram_controller|ack_refresh_request (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|ack_refresh_request .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|ack_refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|refresh_request~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|refresh_request~0_combout  = (\sdram_control|sdram_model|sdram_controller|init_done~q  & (!\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q  & 
// ((\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # (\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|ack_refresh_request~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Equal0~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|refresh_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_request~0 .lut_mask = 16'h2220;
defparam \sdram_control|sdram_model|sdram_controller|refresh_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N27
dffeas \sdram_control|sdram_model|sdram_controller|refresh_request (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|refresh_request~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|refresh_request .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|refresh_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~1_combout  = (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & \sdram_control|sdram_model|sdram_controller|pending~12_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~1 .lut_mask = 16'h4000;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~0_combout  = (\sdram_control|sdram_model|sdram_controller|Selector31~0_combout  & (((!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// !\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~0 .lut_mask = 16'h3070;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector35~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector35~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|Selector34~3_combout  & 
// !\sdram_control|sdram_model|sdram_controller|active_rnw~q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector34~3_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_rnw~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector35~0 .lut_mask = 16'h00C0;
defparam \sdram_control|sdram_model|sdram_controller|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~5_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ) # 
// ((!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & \sdram_control|sdram_model|sdram_controller|init_done~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~5 .lut_mask = 16'h0F04;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~6_combout  = (\sdram_control|sdram_model|sdram_controller|Selector34~5_combout  & ((\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ) # 
// ((!\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # (!\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector34~5_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~6 .lut_mask = 16'hBF00;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~8 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~8_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # ((!\sdram_control|sdram_model|sdram_controller|pending~12_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]) # (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [0]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entries [1]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|pending~12_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~8 .lut_mask = 16'hF0FE;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~7 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~7_combout  = ((\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ) # ((\sdram_control|sdram_model|sdram_controller|Selector34~8_combout  & 
// \sdram_control|sdram_model|sdram_controller|m_state.100000000~q ))) # (!\sdram_control|sdram_model|sdram_controller|Selector34~6_combout )

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector34~6_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector34~8_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~7 .lut_mask = 16'hFDDD;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N29
dffeas \sdram_control|sdram_model|sdram_controller|m_next.000010000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|Selector34~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_next.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_next.000010000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_next.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector28~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector28~0_combout  = (\sdram_control|sdram_model|sdram_controller|Selector27~1_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector27~0_combout  & 
// \sdram_control|sdram_model|sdram_controller|m_next.000010000~q )) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ))) # 
// (!\sdram_control|sdram_model|sdram_controller|Selector27~1_combout  & (\sdram_control|sdram_model|sdram_controller|Selector27~0_combout  & ((\sdram_control|sdram_model|sdram_controller|m_next.000010000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector27~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector27~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_next.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector28~0 .lut_mask = 16'hCE0A;
defparam \sdram_control|sdram_model|sdram_controller|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~3_combout  = (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # 
// ((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & !\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~3 .lut_mask = 16'h0F02;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~4_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & ((\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|init_done~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~4 .lut_mask = 16'h0F0B;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~5_combout  = ((\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & ((\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout )

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~5 .lut_mask = 16'hCF8F;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~6 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~6_combout  = (\sdram_control|sdram_model|sdram_controller|Selector27~3_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector27~4_combout ) # 
// ((\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ) # (\sdram_control|sdram_model|sdram_controller|Selector27~5_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector27~3_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector27~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector31~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector27~5_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~6 .lut_mask = 16'hFFFE;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N3
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000010000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|Selector27~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000010000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000010000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|WideOr9~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000001000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000010000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|WideOr9~0 .lut_mask = 16'h000F;
defparam \sdram_control|sdram_model|sdram_controller|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector41~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector41~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector41~0_combout  & (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & 
// ((\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector41~1 .lut_mask = 16'h0C04;
defparam \sdram_control|sdram_model|sdram_controller|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector41~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector41~2_combout  = (\sdram_control|sdram_model|sdram_controller|Selector41~1_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector25~4_combout  & 
// (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector41~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector25~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector41~2 .lut_mask = 16'hAEAA;
defparam \sdram_control|sdram_model|sdram_controller|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N27
dffeas \sdram_control|sdram_model|sdram_controller|f_pop (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector41~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|f_pop .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|f_pop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0_combout  = \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  $ 
// (((\sdram_control|sdram_model|sdram_controller|f_pop~q  & \sdram_control|sdram_model|sdram_controller|Selector41~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0 .lut_mask = 16'h5AF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y33_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1_combout  = !\sdram_control|RAM_WR_N_m~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_WR_N_m~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1 .lut_mask = 16'h00FF;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1_combout  = !\sdram_control|RAM_WR_N_m~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_WR_N_m~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1 .lut_mask = 16'h00FF;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [61]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [61]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [61]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [61]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1 .lut_mask = 16'hEE44;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector34~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector34~4_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|Selector34~3_combout  & 
// \sdram_control|sdram_model|sdram_controller|active_rnw~q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector34~3_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_rnw~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector34~4 .lut_mask = 16'hC000;
defparam \sdram_control|sdram_model|sdram_controller|Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|m_next.000001000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector34~4_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|Selector34~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_next.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_next.000001000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_next.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector27~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector27~2_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector27~1_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector27~0_combout  & \sdram_control|sdram_model|sdram_controller|m_next.000001000~q )))) # 
// (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout  & (\sdram_control|sdram_model|sdram_controller|Selector27~0_combout  & (\sdram_control|sdram_model|sdram_controller|m_next.000001000~q 
// )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[61]~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector27~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_next.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector27~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector27~2 .lut_mask = 16'hEAC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|m_state.000001000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector27~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|Selector27~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.000001000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.000001000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~1_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000001000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ) # 
// ((\sdram_control|sdram_model|sdram_controller|init_done~q  & \sdram_control|sdram_model|sdram_controller|refresh_request~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~1 .lut_mask = 16'h3320;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector39~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector39~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_next~17_combout  & (!\sdram_control|sdram_model|sdram_controller|m_state.000001000~q )) # 
// (!\sdram_control|sdram_model|sdram_controller|m_next~17_combout  & ((\sdram_control|sdram_model|sdram_controller|m_count [0]) # ((!\sdram_control|sdram_model|sdram_controller|m_state.000001000~q  & 
// !\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_next~17_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector39~3 .lut_mask = 16'h5F51;
defparam \sdram_control|sdram_model|sdram_controller|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector39~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector39~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000100000~q  & (\sdram_control|sdram_model|sdram_controller|m_count [1] & (!\sdram_control|sdram_model|sdram_controller|m_count [0]))) 
// # (!\sdram_control|sdram_model|sdram_controller|m_state.000100000~q  & ((\sdram_control|sdram_model|sdram_controller|m_count [1] $ (\sdram_control|sdram_model|sdram_controller|m_count [0])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000100~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector39~1 .lut_mask = 16'h262F;
defparam \sdram_control|sdram_model|sdram_controller|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector39~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector39~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ) # ((\sdram_control|sdram_model|sdram_controller|m_count [0] & 
// ((!\sdram_control|sdram_model|sdram_controller|refresh_request~q ) # (!\sdram_control|sdram_model|sdram_controller|init_done~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector39~0 .lut_mask = 16'hFF4C;
defparam \sdram_control|sdram_model|sdram_controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector39~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector39~2_combout  = (\sdram_control|sdram_model|sdram_controller|Selector39~1_combout  & (\sdram_control|sdram_model|sdram_controller|Selector39~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|m_count [0]) # (!\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector39~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector39~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector39~2 .lut_mask = 16'h8A00;
defparam \sdram_control|sdram_model|sdram_controller|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector39~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector39~4_combout  = (\sdram_control|sdram_model|sdram_controller|Selector39~3_combout  & (\sdram_control|sdram_model|sdram_controller|Selector39~2_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|m_count [0]) # (!\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector39~3_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector39~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector39~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector39~4 .lut_mask = 16'hA200;
defparam \sdram_control|sdram_model|sdram_controller|Selector39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N21
dffeas \sdram_control|sdram_model|sdram_controller|m_count[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector39~4_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_count[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # ((\sdram_control|sdram_model|sdram_controller|m_count [0] & 
// ((\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ) # (\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_count [0]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~2 .lut_mask = 16'hFCF8;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ) # ((\sdram_control|sdram_model|sdram_controller|m_count [1] & 
// ((\sdram_control|sdram_model|sdram_controller|Selector38~2_combout ) # (!\sdram_control|sdram_model|sdram_controller|Selector38~1_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector38~1_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector38~2_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~3 .lut_mask = 16'hFFA2;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~4 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~4_combout  = (\sdram_control|sdram_model|sdram_controller|m_next~17_combout  & (\sdram_control|sdram_model|sdram_controller|m_state.000001000~q )) # 
// (!\sdram_control|sdram_model|sdram_controller|m_next~17_combout  & (((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & \sdram_control|sdram_model|sdram_controller|m_count [1]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_next~17_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~4 .lut_mask = 16'hACA0;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector38~5 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector38~5_combout  = (\sdram_control|sdram_model|sdram_controller|Selector38~3_combout ) # ((\sdram_control|sdram_model|sdram_controller|Selector38~4_combout ) # 
// ((\sdram_control|sdram_model|sdram_controller|m_count [1] & \sdram_control|sdram_model|sdram_controller|Selector38~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector38~3_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector38~4_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector38~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector38~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector38~5 .lut_mask = 16'hFEEE;
defparam \sdram_control|sdram_model|sdram_controller|Selector38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y35_N15
dffeas \sdram_control|sdram_model|sdram_controller|m_count[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector38~5_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_count[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector30~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector30~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_count [1] & \sdram_control|sdram_model|sdram_controller|m_state.000100000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|m_count [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000100000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector30~0 .lut_mask = 16'h0F00;
defparam \sdram_control|sdram_model|sdram_controller|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector30~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector30~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector30~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|init_done~q  & 
// (\sdram_control|sdram_model|sdram_controller|refresh_request~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector30~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector30~1 .lut_mask = 16'hCCEC;
defparam \sdram_control|sdram_model|sdram_controller|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y35_N9
dffeas \sdram_control|sdram_model|sdram_controller|m_state.001000000 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_state.001000000 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_state.001000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector3~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector3~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_state.010~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [0]) # 
// (!\sdram_control|sdram_model|sdram_controller|i_state.101~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector3~0 .lut_mask = 16'h00A2;
defparam \sdram_control|sdram_model|sdram_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \sdram_control|sdram_model|sdram_controller|i_cmd[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector22~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector22~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (((\sdram_control|sdram_model|sdram_controller|m_state.001000000~q )))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (!\sdram_control|sdram_model|sdram_controller|init_done~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [0]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector22~0 .lut_mask = 16'hCC50;
defparam \sdram_control|sdram_model|sdram_controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|always5~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|always5~0_combout  = (\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ) # (!\sdram_control|sdram_model|sdram_controller|f_pop~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|always5~0 .lut_mask = 16'hF0FF;
defparam \sdram_control|sdram_model|sdram_controller|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector22~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector22~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|always5~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector22~0_combout ) # (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q )))) # (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & 
// (\sdram_control|sdram_model|sdram_controller|Selector22~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector22~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector22~1 .lut_mask = 16'hCA8A;
defparam \sdram_control|sdram_model|sdram_controller|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N21
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector2~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector2~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_state.001~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [1]) # 
// (!\sdram_control|sdram_model|sdram_controller|i_state.101~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr6~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.001~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector2~0 .lut_mask = 16'h2022;
defparam \sdram_control|sdram_model|sdram_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \sdram_control|sdram_model|sdram_controller|i_cmd[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y33_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector21~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector21~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (((\sdram_control|sdram_model|sdram_controller|m_state.010000000~q )))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (\sdram_control|sdram_model|sdram_controller|i_cmd [1] & ((!\sdram_control|sdram_model|sdram_controller|init_done~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_cmd [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector21~0 .lut_mask = 16'hC0CA;
defparam \sdram_control|sdram_model|sdram_controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector21~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector21~1_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector21~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (\sdram_control|sdram_model|sdram_controller|always5~0_combout  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ) # 
// (\sdram_control|sdram_model|sdram_controller|Selector21~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector21~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector21~1 .lut_mask = 16'hFC08;
defparam \sdram_control|sdram_model|sdram_controller|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N9
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector1~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector1~0_combout  = (!\sdram_control|sdram_model|sdram_controller|i_state.011~q  & (\sdram_control|sdram_model|sdram_controller|i_state.000~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [2]) # 
// (!\sdram_control|sdram_model|sdram_controller|i_state.101~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_state.011~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector1~0 .lut_mask = 16'h5100;
defparam \sdram_control|sdram_model|sdram_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \sdram_control|sdram_model|sdram_controller|i_cmd[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector20~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector20~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (((!\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (!\sdram_control|sdram_model|sdram_controller|init_done~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [2]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr8~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector20~0 .lut_mask = 16'h3350;
defparam \sdram_control|sdram_model|sdram_controller|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N19
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y33_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Equal4~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Equal4~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1_q  & (\sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1_q  & 
// !\sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1_q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_cmd[0]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_cmd[1]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_cmd[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Equal4~0 .lut_mask = 16'h0030;
defparam \sdram_control|sdram_model|sdram_controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y33_N31
dffeas \sdram_control|sdram_model|sdram_controller|rd_valid[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Equal4~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|rd_valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y33_N17
dffeas \sdram_control|sdram_model|sdram_controller|rd_valid[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|sdram_model|sdram_controller|rd_valid [0]),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|rd_valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder_combout  = \sdram_control|sdram_model|sdram_controller|rd_valid [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|rd_valid [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N19
dffeas \sdram_control|sdram_model|sdram_controller|rd_valid[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|rd_valid[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|rd_valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|rd_valid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|za_valid~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|za_valid~feeder_combout  = \sdram_control|sdram_model|sdram_controller|rd_valid [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|rd_valid [2]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|za_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_valid~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|za_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N29
dffeas \sdram_control|sdram_model|sdram_controller|za_valid (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|za_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_valid .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 16'h0200;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  
// & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 16'h0300;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 16'hC3F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  
// & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .lut_mask = 16'h0100;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 16'h0300;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [9]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hEBD7;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [7] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6])))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h9009;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N19
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [4] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h8421;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [3] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h8241;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = !\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 16'h0F0F;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 16'h00FF;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [0] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1])))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h8421;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h8000;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\sdram_control|sdram_model|sdram_controller|za_valid~q  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|za_valid~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'h88AA;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 16'hE1F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 .lut_mask = 16'h9669;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N19
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2] $ 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [2]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .lut_mask = 16'h3CC3;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 16'h2000;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [7] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [7] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7BDE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [3] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [3] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [2] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7BDE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y43_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'h7BDE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N21
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [5] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [5] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [4] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7BDE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ) # ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N27
dffeas \vga_control|vga_signal|SCREEN_X[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[7] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N12
cycloneive_lcell_comb \vga_control|vga_signal|Add0~0 (
// Equation(s):
// \vga_control|vga_signal|Add0~0_combout  = \vga_control|vga_signal|SCREEN_X [0] $ (VCC)
// \vga_control|vga_signal|Add0~1  = CARRY(\vga_control|vga_signal|SCREEN_X [0])

	.dataa(\vga_control|vga_signal|SCREEN_X [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Add0~0_combout ),
	.cout(\vga_control|vga_signal|Add0~1 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~0 .lut_mask = 16'h55AA;
defparam \vga_control|vga_signal|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N13
dffeas \vga_control|vga_signal|SCREEN_X[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[0] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N14
cycloneive_lcell_comb \vga_control|vga_signal|Add0~2 (
// Equation(s):
// \vga_control|vga_signal|Add0~2_combout  = (\vga_control|vga_signal|SCREEN_X [1] & (!\vga_control|vga_signal|Add0~1 )) # (!\vga_control|vga_signal|SCREEN_X [1] & ((\vga_control|vga_signal|Add0~1 ) # (GND)))
// \vga_control|vga_signal|Add0~3  = CARRY((!\vga_control|vga_signal|Add0~1 ) # (!\vga_control|vga_signal|SCREEN_X [1]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~1 ),
	.combout(\vga_control|vga_signal|Add0~2_combout ),
	.cout(\vga_control|vga_signal|Add0~3 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_control|vga_signal|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y50_N15
dffeas \vga_control|vga_signal|SCREEN_X[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[1] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N16
cycloneive_lcell_comb \vga_control|vga_signal|Add0~4 (
// Equation(s):
// \vga_control|vga_signal|Add0~4_combout  = (\vga_control|vga_signal|SCREEN_X [2] & (\vga_control|vga_signal|Add0~3  $ (GND))) # (!\vga_control|vga_signal|SCREEN_X [2] & (!\vga_control|vga_signal|Add0~3  & VCC))
// \vga_control|vga_signal|Add0~5  = CARRY((\vga_control|vga_signal|SCREEN_X [2] & !\vga_control|vga_signal|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~3 ),
	.combout(\vga_control|vga_signal|Add0~4_combout ),
	.cout(\vga_control|vga_signal|Add0~5 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_control|vga_signal|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y50_N17
dffeas \vga_control|vga_signal|SCREEN_X[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[2] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N18
cycloneive_lcell_comb \vga_control|vga_signal|Add0~6 (
// Equation(s):
// \vga_control|vga_signal|Add0~6_combout  = (\vga_control|vga_signal|SCREEN_X [3] & (!\vga_control|vga_signal|Add0~5 )) # (!\vga_control|vga_signal|SCREEN_X [3] & ((\vga_control|vga_signal|Add0~5 ) # (GND)))
// \vga_control|vga_signal|Add0~7  = CARRY((!\vga_control|vga_signal|Add0~5 ) # (!\vga_control|vga_signal|SCREEN_X [3]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~5 ),
	.combout(\vga_control|vga_signal|Add0~6_combout ),
	.cout(\vga_control|vga_signal|Add0~7 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~6 .lut_mask = 16'h3C3F;
defparam \vga_control|vga_signal|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y50_N19
dffeas \vga_control|vga_signal|SCREEN_X[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[3] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N20
cycloneive_lcell_comb \vga_control|vga_signal|Add0~8 (
// Equation(s):
// \vga_control|vga_signal|Add0~8_combout  = (\vga_control|vga_signal|SCREEN_X [4] & (\vga_control|vga_signal|Add0~7  $ (GND))) # (!\vga_control|vga_signal|SCREEN_X [4] & (!\vga_control|vga_signal|Add0~7  & VCC))
// \vga_control|vga_signal|Add0~9  = CARRY((\vga_control|vga_signal|SCREEN_X [4] & !\vga_control|vga_signal|Add0~7 ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~7 ),
	.combout(\vga_control|vga_signal|Add0~8_combout ),
	.cout(\vga_control|vga_signal|Add0~9 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~8 .lut_mask = 16'hC30C;
defparam \vga_control|vga_signal|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y50_N21
dffeas \vga_control|vga_signal|SCREEN_X[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[4] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N22
cycloneive_lcell_comb \vga_control|vga_signal|Add0~10 (
// Equation(s):
// \vga_control|vga_signal|Add0~10_combout  = (\vga_control|vga_signal|SCREEN_X [5] & (!\vga_control|vga_signal|Add0~9 )) # (!\vga_control|vga_signal|SCREEN_X [5] & ((\vga_control|vga_signal|Add0~9 ) # (GND)))
// \vga_control|vga_signal|Add0~11  = CARRY((!\vga_control|vga_signal|Add0~9 ) # (!\vga_control|vga_signal|SCREEN_X [5]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~9 ),
	.combout(\vga_control|vga_signal|Add0~10_combout ),
	.cout(\vga_control|vga_signal|Add0~11 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~10 .lut_mask = 16'h3C3F;
defparam \vga_control|vga_signal|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N12
cycloneive_lcell_comb \vga_control|vga_signal|Equal0~1 (
// Equation(s):
// \vga_control|vga_signal|Equal0~1_combout  = (!\vga_control|vga_signal|Add0~12_combout  & (\vga_control|vga_signal|Add0~10_combout  & (!\vga_control|vga_signal|Add0~14_combout  & !\vga_control|vga_signal|Add0~8_combout )))

	.dataa(\vga_control|vga_signal|Add0~12_combout ),
	.datab(\vga_control|vga_signal|Add0~10_combout ),
	.datac(\vga_control|vga_signal|Add0~14_combout ),
	.datad(\vga_control|vga_signal|Add0~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal0~1 .lut_mask = 16'h0004;
defparam \vga_control|vga_signal|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N26
cycloneive_lcell_comb \vga_control|vga_signal|Equal0~0 (
// Equation(s):
// \vga_control|vga_signal|Equal0~0_combout  = (!\vga_control|vga_signal|Add0~2_combout  & (!\vga_control|vga_signal|Add0~6_combout  & (!\vga_control|vga_signal|Add0~4_combout  & !\vga_control|vga_signal|Add0~0_combout )))

	.dataa(\vga_control|vga_signal|Add0~2_combout ),
	.datab(\vga_control|vga_signal|Add0~6_combout ),
	.datac(\vga_control|vga_signal|Add0~4_combout ),
	.datad(\vga_control|vga_signal|Add0~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_control|vga_signal|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N10
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_X_m[8]~1 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_X_m[8]~1_combout  = (\vga_control|vga_signal|Add0~16_combout  & (((!\vga_control|vga_signal|Equal0~0_combout ) # (!\vga_control|vga_signal|Equal0~1_combout )) # (!\vga_control|vga_signal|Add0~18_combout )))

	.dataa(\vga_control|vga_signal|Add0~18_combout ),
	.datab(\vga_control|vga_signal|Add0~16_combout ),
	.datac(\vga_control|vga_signal|Equal0~1_combout ),
	.datad(\vga_control|vga_signal|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_X_m[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X_m[8]~1 .lut_mask = 16'h4CCC;
defparam \vga_control|vga_signal|SCREEN_X_m[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N11
dffeas \vga_control|vga_signal|SCREEN_X[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_X_m[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[8] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N26
cycloneive_lcell_comb \vga_control|vga_signal|Add0~14 (
// Equation(s):
// \vga_control|vga_signal|Add0~14_combout  = (\vga_control|vga_signal|SCREEN_X [7] & (!\vga_control|vga_signal|Add0~13 )) # (!\vga_control|vga_signal|SCREEN_X [7] & ((\vga_control|vga_signal|Add0~13 ) # (GND)))
// \vga_control|vga_signal|Add0~15  = CARRY((!\vga_control|vga_signal|Add0~13 ) # (!\vga_control|vga_signal|SCREEN_X [7]))

	.dataa(\vga_control|vga_signal|SCREEN_X [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~13 ),
	.combout(\vga_control|vga_signal|Add0~14_combout ),
	.cout(\vga_control|vga_signal|Add0~15 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_control|vga_signal|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N28
cycloneive_lcell_comb \vga_control|vga_signal|Add0~16 (
// Equation(s):
// \vga_control|vga_signal|Add0~16_combout  = (\vga_control|vga_signal|SCREEN_X [8] & (\vga_control|vga_signal|Add0~15  $ (GND))) # (!\vga_control|vga_signal|SCREEN_X [8] & (!\vga_control|vga_signal|Add0~15  & VCC))
// \vga_control|vga_signal|Add0~17  = CARRY((\vga_control|vga_signal|SCREEN_X [8] & !\vga_control|vga_signal|Add0~15 ))

	.dataa(\vga_control|vga_signal|SCREEN_X [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~15 ),
	.combout(\vga_control|vga_signal|Add0~16_combout ),
	.cout(\vga_control|vga_signal|Add0~17 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~16 .lut_mask = 16'hA50A;
defparam \vga_control|vga_signal|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N0
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_X_m[9]~0 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_X_m[9]~0_combout  = (\vga_control|vga_signal|Add0~18_combout  & (((!\vga_control|vga_signal|Equal0~0_combout ) # (!\vga_control|vga_signal|Equal0~1_combout )) # (!\vga_control|vga_signal|Add0~16_combout )))

	.dataa(\vga_control|vga_signal|Add0~18_combout ),
	.datab(\vga_control|vga_signal|Add0~16_combout ),
	.datac(\vga_control|vga_signal|Equal0~1_combout ),
	.datad(\vga_control|vga_signal|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_X_m[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X_m[9]~0 .lut_mask = 16'h2AAA;
defparam \vga_control|vga_signal|SCREEN_X_m[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N1
dffeas \vga_control|vga_signal|SCREEN_X[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_X_m[9]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[9] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N30
cycloneive_lcell_comb \vga_control|vga_signal|Add0~18 (
// Equation(s):
// \vga_control|vga_signal|Add0~18_combout  = \vga_control|vga_signal|Add0~17  $ (\vga_control|vga_signal|SCREEN_X [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_control|vga_signal|SCREEN_X [9]),
	.cin(\vga_control|vga_signal|Add0~17 ),
	.combout(\vga_control|vga_signal|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_control|vga_signal|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N10
cycloneive_lcell_comb \vga_control|vga_signal|Equal0~2 (
// Equation(s):
// \vga_control|vga_signal|Equal0~2_combout  = (\vga_control|vga_signal|Equal0~1_combout  & (\vga_control|vga_signal|Add0~18_combout  & (\vga_control|vga_signal|Equal0~0_combout  & \vga_control|vga_signal|Add0~16_combout )))

	.dataa(\vga_control|vga_signal|Equal0~1_combout ),
	.datab(\vga_control|vga_signal|Add0~18_combout ),
	.datac(\vga_control|vga_signal|Equal0~0_combout ),
	.datad(\vga_control|vga_signal|Add0~16_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal0~2 .lut_mask = 16'h8000;
defparam \vga_control|vga_signal|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N8
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_X_m[5]~2 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_X_m[5]~2_combout  = (!\vga_control|vga_signal|Equal0~2_combout  & \vga_control|vga_signal|Add0~10_combout )

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Equal0~2_combout ),
	.datac(\vga_control|vga_signal|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_X_m[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X_m[5]~2 .lut_mask = 16'h3030;
defparam \vga_control|vga_signal|SCREEN_X_m[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N9
dffeas \vga_control|vga_signal|SCREEN_X[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_X_m[5]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[5] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N24
cycloneive_lcell_comb \vga_control|vga_signal|Add0~12 (
// Equation(s):
// \vga_control|vga_signal|Add0~12_combout  = (\vga_control|vga_signal|SCREEN_X [6] & (\vga_control|vga_signal|Add0~11  $ (GND))) # (!\vga_control|vga_signal|SCREEN_X [6] & (!\vga_control|vga_signal|Add0~11  & VCC))
// \vga_control|vga_signal|Add0~13  = CARRY((\vga_control|vga_signal|SCREEN_X [6] & !\vga_control|vga_signal|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add0~11 ),
	.combout(\vga_control|vga_signal|Add0~12_combout ),
	.cout(\vga_control|vga_signal|Add0~13 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_control|vga_signal|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y50_N25
dffeas \vga_control|vga_signal|SCREEN_X[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_X[6] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N14
cycloneive_lcell_comb \vga_control|vga_signal|always1~9 (
// Equation(s):
// \vga_control|vga_signal|always1~9_combout  = (\vga_control|vga_signal|Add0~16_combout  & ((\vga_control|vga_signal|Add0~12_combout ) # (\vga_control|vga_signal|Add0~10_combout ))) # (!\vga_control|vga_signal|Add0~16_combout  & 
// (\vga_control|vga_signal|Add0~12_combout  & \vga_control|vga_signal|Add0~10_combout ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Add0~16_combout ),
	.datac(\vga_control|vga_signal|Add0~12_combout ),
	.datad(\vga_control|vga_signal|Add0~10_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~9 .lut_mask = 16'hFCC0;
defparam \vga_control|vga_signal|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N28
cycloneive_lcell_comb \vga_control|vga_signal|always1~8 (
// Equation(s):
// \vga_control|vga_signal|always1~8_combout  = (\vga_control|vga_signal|Add0~2_combout  & (\vga_control|vga_signal|Add0~8_combout  & (\vga_control|vga_signal|Add0~4_combout  & \vga_control|vga_signal|Add0~6_combout )))

	.dataa(\vga_control|vga_signal|Add0~2_combout ),
	.datab(\vga_control|vga_signal|Add0~8_combout ),
	.datac(\vga_control|vga_signal|Add0~4_combout ),
	.datad(\vga_control|vga_signal|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~8 .lut_mask = 16'h8000;
defparam \vga_control|vga_signal|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N20
cycloneive_lcell_comb \vga_control|vga_signal|always1~10 (
// Equation(s):
// \vga_control|vga_signal|always1~10_combout  = (\vga_control|vga_signal|Add0~14_combout  & (!\vga_control|vga_signal|Add0~16_combout )) # (!\vga_control|vga_signal|Add0~14_combout  & ((\vga_control|vga_signal|Add0~16_combout  & 
// (!\vga_control|vga_signal|always1~9_combout  & !\vga_control|vga_signal|always1~8_combout )) # (!\vga_control|vga_signal|Add0~16_combout  & (\vga_control|vga_signal|always1~9_combout  & \vga_control|vga_signal|always1~8_combout ))))

	.dataa(\vga_control|vga_signal|Add0~14_combout ),
	.datab(\vga_control|vga_signal|Add0~16_combout ),
	.datac(\vga_control|vga_signal|always1~9_combout ),
	.datad(\vga_control|vga_signal|always1~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~10 .lut_mask = 16'h3226;
defparam \vga_control|vga_signal|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N7
dffeas \vga_control|vga_signal|SCREEN_Y[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[8]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[8] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
cycloneive_lcell_comb \vga_control|vga_signal|Add1~0 (
// Equation(s):
// \vga_control|vga_signal|Add1~0_combout  = \vga_control|vga_signal|SCREEN_Y [0] $ (VCC)
// \vga_control|vga_signal|Add1~1  = CARRY(\vga_control|vga_signal|SCREEN_Y [0])

	.dataa(\vga_control|vga_signal|SCREEN_Y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Add1~0_combout ),
	.cout(\vga_control|vga_signal|Add1~1 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_control|vga_signal|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y[0]~1 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y[0]~1_combout  = (\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & ((\vga_control|vga_signal|Add1~0_combout ) # ((!\vga_control|vga_signal|Equal0~2_combout  & \vga_control|vga_signal|SCREEN_Y [0])))) # 
// (!\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & (!\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|SCREEN_Y [0])))

	.dataa(\vga_control|vga_signal|SCREEN_Y[0]~0_combout ),
	.datab(\vga_control|vga_signal|Equal0~2_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [0]),
	.datad(\vga_control|vga_signal|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[0]~1 .lut_mask = 16'hBA30;
defparam \vga_control|vga_signal|SCREEN_Y[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \vga_control|vga_signal|SCREEN_Y[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[0] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \vga_control|vga_signal|Add1~2 (
// Equation(s):
// \vga_control|vga_signal|Add1~2_combout  = (\vga_control|vga_signal|SCREEN_Y [1] & (!\vga_control|vga_signal|Add1~1 )) # (!\vga_control|vga_signal|SCREEN_Y [1] & ((\vga_control|vga_signal|Add1~1 ) # (GND)))
// \vga_control|vga_signal|Add1~3  = CARRY((!\vga_control|vga_signal|Add1~1 ) # (!\vga_control|vga_signal|SCREEN_Y [1]))

	.dataa(\vga_control|vga_signal|SCREEN_Y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~1 ),
	.combout(\vga_control|vga_signal|Add1~2_combout ),
	.cout(\vga_control|vga_signal|Add1~3 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_control|vga_signal|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[1]~8 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[1]~8_combout  = (\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|Add1~2_combout )) # (!\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|SCREEN_Y [1])))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Add1~2_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [1]),
	.datad(\vga_control|vga_signal|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[1]~8 .lut_mask = 16'hCCF0;
defparam \vga_control|vga_signal|SCREEN_Y_m[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \vga_control|vga_signal|SCREEN_Y[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[1]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[1] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \vga_control|vga_signal|Add1~4 (
// Equation(s):
// \vga_control|vga_signal|Add1~4_combout  = (\vga_control|vga_signal|SCREEN_Y [2] & (\vga_control|vga_signal|Add1~3  $ (GND))) # (!\vga_control|vga_signal|SCREEN_Y [2] & (!\vga_control|vga_signal|Add1~3  & VCC))
// \vga_control|vga_signal|Add1~5  = CARRY((\vga_control|vga_signal|SCREEN_Y [2] & !\vga_control|vga_signal|Add1~3 ))

	.dataa(\vga_control|vga_signal|SCREEN_Y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~3 ),
	.combout(\vga_control|vga_signal|Add1~4_combout ),
	.cout(\vga_control|vga_signal|Add1~5 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_control|vga_signal|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[2]~5 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[2]~5_combout  = (\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & ((\vga_control|vga_signal|Add1~4_combout ) # ((\vga_control|vga_signal|SCREEN_Y [2] & !\vga_control|vga_signal|Equal0~2_combout )))) # 
// (!\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & (((\vga_control|vga_signal|SCREEN_Y [2] & !\vga_control|vga_signal|Equal0~2_combout ))))

	.dataa(\vga_control|vga_signal|SCREEN_Y[0]~0_combout ),
	.datab(\vga_control|vga_signal|Add1~4_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [2]),
	.datad(\vga_control|vga_signal|Equal0~2_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[2]~5 .lut_mask = 16'h88F8;
defparam \vga_control|vga_signal|SCREEN_Y_m[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \vga_control|vga_signal|SCREEN_Y[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[2]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[2] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \vga_control|vga_signal|Add1~6 (
// Equation(s):
// \vga_control|vga_signal|Add1~6_combout  = (\vga_control|vga_signal|SCREEN_Y [3] & (!\vga_control|vga_signal|Add1~5 )) # (!\vga_control|vga_signal|SCREEN_Y [3] & ((\vga_control|vga_signal|Add1~5 ) # (GND)))
// \vga_control|vga_signal|Add1~7  = CARRY((!\vga_control|vga_signal|Add1~5 ) # (!\vga_control|vga_signal|SCREEN_Y [3]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~5 ),
	.combout(\vga_control|vga_signal|Add1~6_combout ),
	.cout(\vga_control|vga_signal|Add1~7 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~6 .lut_mask = 16'h3C3F;
defparam \vga_control|vga_signal|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \vga_control|vga_signal|Equal1~1 (
// Equation(s):
// \vga_control|vga_signal|Equal1~1_combout  = (\vga_control|vga_signal|Add1~6_combout  & (\vga_control|vga_signal|Add1~4_combout  & (!\vga_control|vga_signal|Add1~2_combout  & \vga_control|vga_signal|Add1~0_combout )))

	.dataa(\vga_control|vga_signal|Add1~6_combout ),
	.datab(\vga_control|vga_signal|Add1~4_combout ),
	.datac(\vga_control|vga_signal|Add1~2_combout ),
	.datad(\vga_control|vga_signal|Add1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal1~1 .lut_mask = 16'h0800;
defparam \vga_control|vga_signal|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \vga_control|vga_signal|Equal1~0 (
// Equation(s):
// \vga_control|vga_signal|Equal1~0_combout  = (!\vga_control|vga_signal|Add1~14_combout  & (!\vga_control|vga_signal|Add1~16_combout  & (!\vga_control|vga_signal|Add1~12_combout  & !\vga_control|vga_signal|Add1~10_combout )))

	.dataa(\vga_control|vga_signal|Add1~14_combout ),
	.datab(\vga_control|vga_signal|Add1~16_combout ),
	.datac(\vga_control|vga_signal|Add1~12_combout ),
	.datad(\vga_control|vga_signal|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal1~0 .lut_mask = 16'h0001;
defparam \vga_control|vga_signal|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[9]~0 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[9]~0_combout  = (\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & ((\vga_control|vga_signal|Add1~18_combout ) # ((!\vga_control|vga_signal|Equal0~2_combout  & \vga_control|vga_signal|SCREEN_Y [9])))) # 
// (!\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & (((!\vga_control|vga_signal|Equal0~2_combout  & \vga_control|vga_signal|SCREEN_Y [9]))))

	.dataa(\vga_control|vga_signal|SCREEN_Y[0]~0_combout ),
	.datab(\vga_control|vga_signal|Add1~18_combout ),
	.datac(\vga_control|vga_signal|Equal0~2_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y [9]),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[9]~0 .lut_mask = 16'h8F88;
defparam \vga_control|vga_signal|SCREEN_Y_m[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y[9]~feeder (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y[9]~feeder_combout  = \vga_control|vga_signal|SCREEN_Y_m[9]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[9]~feeder .lut_mask = 16'hFF00;
defparam \vga_control|vga_signal|SCREEN_Y[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N19
dffeas \vga_control|vga_signal|SCREEN_Y[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[9] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
cycloneive_lcell_comb \vga_control|vga_signal|Add1~16 (
// Equation(s):
// \vga_control|vga_signal|Add1~16_combout  = (\vga_control|vga_signal|SCREEN_Y [8] & (\vga_control|vga_signal|Add1~15  $ (GND))) # (!\vga_control|vga_signal|SCREEN_Y [8] & (!\vga_control|vga_signal|Add1~15  & VCC))
// \vga_control|vga_signal|Add1~17  = CARRY((\vga_control|vga_signal|SCREEN_Y [8] & !\vga_control|vga_signal|Add1~15 ))

	.dataa(\vga_control|vga_signal|SCREEN_Y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~15 ),
	.combout(\vga_control|vga_signal|Add1~16_combout ),
	.cout(\vga_control|vga_signal|Add1~17 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~16 .lut_mask = 16'hA50A;
defparam \vga_control|vga_signal|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \vga_control|vga_signal|Add1~18 (
// Equation(s):
// \vga_control|vga_signal|Add1~18_combout  = \vga_control|vga_signal|Add1~17  $ (\vga_control|vga_signal|SCREEN_Y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_control|vga_signal|SCREEN_Y [9]),
	.cin(\vga_control|vga_signal|Add1~17 ),
	.combout(\vga_control|vga_signal|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~18 .lut_mask = 16'h0FF0;
defparam \vga_control|vga_signal|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneive_lcell_comb \vga_control|vga_signal|Equal1~2 (
// Equation(s):
// \vga_control|vga_signal|Equal1~2_combout  = (\vga_control|vga_signal|Add1~18_combout  & !\vga_control|vga_signal|Add1~8_combout )

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Add1~18_combout ),
	.datac(gnd),
	.datad(\vga_control|vga_signal|Add1~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|Equal1~2 .lut_mask = 16'h00CC;
defparam \vga_control|vga_signal|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y[0]~0 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y[0]~0_combout  = (\vga_control|vga_signal|Equal0~2_combout  & (((!\vga_control|vga_signal|Equal1~2_combout ) # (!\vga_control|vga_signal|Equal1~0_combout )) # (!\vga_control|vga_signal|Equal1~1_combout )))

	.dataa(\vga_control|vga_signal|Equal1~1_combout ),
	.datab(\vga_control|vga_signal|Equal1~0_combout ),
	.datac(\vga_control|vga_signal|Equal0~2_combout ),
	.datad(\vga_control|vga_signal|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[0]~0 .lut_mask = 16'h70F0;
defparam \vga_control|vga_signal|SCREEN_Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[3]~7 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[3]~7_combout  = (\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & ((\vga_control|vga_signal|Add1~6_combout ) # ((!\vga_control|vga_signal|Equal0~2_combout  & \vga_control|vga_signal|SCREEN_Y [3])))) # 
// (!\vga_control|vga_signal|SCREEN_Y[0]~0_combout  & (!\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|SCREEN_Y [3])))

	.dataa(\vga_control|vga_signal|SCREEN_Y[0]~0_combout ),
	.datab(\vga_control|vga_signal|Equal0~2_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [3]),
	.datad(\vga_control|vga_signal|Add1~6_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[3]~7 .lut_mask = 16'hBA30;
defparam \vga_control|vga_signal|SCREEN_Y_m[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \vga_control|vga_signal|SCREEN_Y[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[3]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[3] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneive_lcell_comb \vga_control|vga_signal|Add1~8 (
// Equation(s):
// \vga_control|vga_signal|Add1~8_combout  = (\vga_control|vga_signal|SCREEN_Y [4] & (\vga_control|vga_signal|Add1~7  $ (GND))) # (!\vga_control|vga_signal|SCREEN_Y [4] & (!\vga_control|vga_signal|Add1~7  & VCC))
// \vga_control|vga_signal|Add1~9  = CARRY((\vga_control|vga_signal|SCREEN_Y [4] & !\vga_control|vga_signal|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~7 ),
	.combout(\vga_control|vga_signal|Add1~8_combout ),
	.cout(\vga_control|vga_signal|Add1~9 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_control|vga_signal|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[4]~6 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[4]~6_combout  = (\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|Add1~8_combout ))) # (!\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|SCREEN_Y [4]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Equal0~2_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [4]),
	.datad(\vga_control|vga_signal|Add1~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[4]~6 .lut_mask = 16'hFC30;
defparam \vga_control|vga_signal|SCREEN_Y_m[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \vga_control|vga_signal|SCREEN_Y[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[4]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[4] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \vga_control|vga_signal|Add1~10 (
// Equation(s):
// \vga_control|vga_signal|Add1~10_combout  = (\vga_control|vga_signal|SCREEN_Y [5] & (!\vga_control|vga_signal|Add1~9 )) # (!\vga_control|vga_signal|SCREEN_Y [5] & ((\vga_control|vga_signal|Add1~9 ) # (GND)))
// \vga_control|vga_signal|Add1~11  = CARRY((!\vga_control|vga_signal|Add1~9 ) # (!\vga_control|vga_signal|SCREEN_Y [5]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~9 ),
	.combout(\vga_control|vga_signal|Add1~10_combout ),
	.cout(\vga_control|vga_signal|Add1~11 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_control|vga_signal|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N0
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[5]~1 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[5]~1_combout  = (\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|Add1~10_combout )) # (!\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|SCREEN_Y [5])))

	.dataa(\vga_control|vga_signal|Equal0~2_combout ),
	.datab(\vga_control|vga_signal|Add1~10_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[5]~1 .lut_mask = 16'hD8D8;
defparam \vga_control|vga_signal|SCREEN_Y_m[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N1
dffeas \vga_control|vga_signal|SCREEN_Y[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[5]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[5] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \vga_control|vga_signal|Add1~12 (
// Equation(s):
// \vga_control|vga_signal|Add1~12_combout  = (\vga_control|vga_signal|SCREEN_Y [6] & (\vga_control|vga_signal|Add1~11  $ (GND))) # (!\vga_control|vga_signal|SCREEN_Y [6] & (!\vga_control|vga_signal|Add1~11  & VCC))
// \vga_control|vga_signal|Add1~13  = CARRY((\vga_control|vga_signal|SCREEN_Y [6] & !\vga_control|vga_signal|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~11 ),
	.combout(\vga_control|vga_signal|Add1~12_combout ),
	.cout(\vga_control|vga_signal|Add1~13 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_control|vga_signal|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N18
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[6]~2 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[6]~2_combout  = (\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|Add1~12_combout )) # (!\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|SCREEN_Y [6])))

	.dataa(\vga_control|vga_signal|Equal0~2_combout ),
	.datab(\vga_control|vga_signal|Add1~12_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[6]~2 .lut_mask = 16'hD8D8;
defparam \vga_control|vga_signal|SCREEN_Y_m[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N19
dffeas \vga_control|vga_signal|SCREEN_Y[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[6] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \vga_control|vga_signal|Add1~14 (
// Equation(s):
// \vga_control|vga_signal|Add1~14_combout  = (\vga_control|vga_signal|SCREEN_Y [7] & (!\vga_control|vga_signal|Add1~13 )) # (!\vga_control|vga_signal|SCREEN_Y [7] & ((\vga_control|vga_signal|Add1~13 ) # (GND)))
// \vga_control|vga_signal|Add1~15  = CARRY((!\vga_control|vga_signal|Add1~13 ) # (!\vga_control|vga_signal|SCREEN_Y [7]))

	.dataa(\vga_control|vga_signal|SCREEN_Y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_control|vga_signal|Add1~13 ),
	.combout(\vga_control|vga_signal|Add1~14_combout ),
	.cout(\vga_control|vga_signal|Add1~15 ));
// synopsys translate_off
defparam \vga_control|vga_signal|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_control|vga_signal|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N4
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[7]~3 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[7]~3_combout  = (\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|Add1~14_combout ))) # (!\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|SCREEN_Y [7]))

	.dataa(\vga_control|vga_signal|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_control|vga_signal|SCREEN_Y [7]),
	.datad(\vga_control|vga_signal|Add1~14_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[7]~3 .lut_mask = 16'hFA50;
defparam \vga_control|vga_signal|SCREEN_Y_m[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N5
dffeas \vga_control|vga_signal|SCREEN_Y[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|SCREEN_Y_m[7]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|SCREEN_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y[7] .is_wysiwyg = "true";
defparam \vga_control|vga_signal|SCREEN_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N6
cycloneive_lcell_comb \vga_control|vga_signal|SCREEN_Y_m[8]~4 (
// Equation(s):
// \vga_control|vga_signal|SCREEN_Y_m[8]~4_combout  = (\vga_control|vga_signal|Equal0~2_combout  & ((\vga_control|vga_signal|Add1~16_combout ))) # (!\vga_control|vga_signal|Equal0~2_combout  & (\vga_control|vga_signal|SCREEN_Y [8]))

	.dataa(\vga_control|vga_signal|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_control|vga_signal|SCREEN_Y [8]),
	.datad(\vga_control|vga_signal|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|SCREEN_Y_m[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|SCREEN_Y_m[8]~4 .lut_mask = 16'hFA50;
defparam \vga_control|vga_signal|SCREEN_Y_m[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N22
cycloneive_lcell_comb \vga_control|vga_signal|always1~1 (
// Equation(s):
// \vga_control|vga_signal|always1~1_combout  = (\vga_control|vga_signal|SCREEN_Y_m[8]~4_combout  & (\vga_control|vga_signal|SCREEN_Y_m[5]~1_combout  & (\vga_control|vga_signal|SCREEN_Y_m[7]~3_combout  & \vga_control|vga_signal|SCREEN_Y_m[6]~2_combout )))

	.dataa(\vga_control|vga_signal|SCREEN_Y_m[8]~4_combout ),
	.datab(\vga_control|vga_signal|SCREEN_Y_m[5]~1_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y_m[7]~3_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[6]~2_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~1 .lut_mask = 16'h8000;
defparam \vga_control|vga_signal|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N30
cycloneive_lcell_comb \vga_control|vga_signal|always1~11 (
// Equation(s):
// \vga_control|vga_signal|always1~11_combout  = (!\vga_control|vga_signal|always1~1_combout  & (!\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout  & ((!\vga_control|vga_signal|Add0~18_combout ) # (!\vga_control|vga_signal|always1~10_combout ))))

	.dataa(\vga_control|vga_signal|always1~10_combout ),
	.datab(\vga_control|vga_signal|Add0~18_combout ),
	.datac(\vga_control|vga_signal|always1~1_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~11 .lut_mask = 16'h0007;
defparam \vga_control|vga_signal|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N31
dffeas \vga_control|vga_signal|REQUEST_DATA (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|always1~11_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|REQUEST_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|REQUEST_DATA .is_wysiwyg = "true";
defparam \vga_control|vga_signal|REQUEST_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y42_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [1] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [1] & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7BDE;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\vga_control|vga_signal|REQUEST_DATA~q  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\vga_control|vga_signal|REQUEST_DATA~q ),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC88;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & !\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h0400;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'h5AF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 16'hB4F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b[8] (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8]),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b[8] .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .lut_mask = 16'h9669;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2] $ 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [2]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 16'h5AA5;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\vga_control|vga_signal|REQUEST_DATA~q  & 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ) # (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(\vga_control|vga_signal|REQUEST_DATA~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 16'h3020;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h78F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h1000;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ (((\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  $ (((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & 
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout )))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 16'hC3F0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N17
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 16'h55AA;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8] = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h6666;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 16'hC33C;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 16'h9966;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7])))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6])))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 16'h33CC;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 16'hA55A;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N1
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 16'h0FF0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2])

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 16'h33CC;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 16'h9966;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 16'hC33C;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N7
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2])))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N19
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2])))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 16'h6996;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [0]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1 .lut_mask = 16'h00DD;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~1_cout ),
	.combout(),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3 .lut_mask = 16'h004D;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~3_cout ),
	.combout(),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5 .lut_mask = 16'h004D;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & ((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout ) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [3] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~5_cout ),
	.combout(),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7 .lut_mask = 16'h002B;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8_combout  = ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [4] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout )))) # (GND)
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & ((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout ) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~7_cout ),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8_combout ),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8 .lut_mask = 16'h962B;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ) # (GND))))) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9  & VCC)) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ))))
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & ((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~9 ),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10_combout ),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10 .lut_mask = 16'h692B;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12_combout  = ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [6] $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 )))) # (GND)
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & ((!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 ) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [6]))) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~11 ),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12_combout ),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12 .lut_mask = 16'h962B;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13  & VCC)))) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ) # (GND))) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ))))
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~15  = CARRY((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & 
// !\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7] & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7]) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ))))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~13 ),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14_combout ),
	.cout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14 .lut_mask = 16'h694D;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~15  $ 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.cin(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~15 ),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16 .lut_mask = 16'hA55A;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \sdram_control|RD_CONTROL_m~0 (
// Equation(s):
// \sdram_control|RD_CONTROL_m~0_combout  = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8_combout ) # 
// (\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~12_combout ),
	.datab(gnd),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~8_combout ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~10_combout ),
	.cin(gnd),
	.combout(\sdram_control|RD_CONTROL_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RD_CONTROL_m~0 .lut_mask = 16'hAAA0;
defparam \sdram_control|RD_CONTROL_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \sdram_control|RD_CONTROL_m~1 (
// Equation(s):
// \sdram_control|RD_CONTROL_m~1_combout  = (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16_combout  & (\sdram_control|LessThan0~1_combout  & (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14_combout  & 
// !\sdram_control|RD_CONTROL_m~0_combout )))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~16_combout ),
	.datab(\sdram_control|LessThan0~1_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|op_2~14_combout ),
	.datad(\sdram_control|RD_CONTROL_m~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|RD_CONTROL_m~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RD_CONTROL_m~1 .lut_mask = 16'h0004;
defparam \sdram_control|RD_CONTROL_m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
cycloneive_lcell_comb \sdram_control|RD_CONTROL_m~2 (
// Equation(s):
// \sdram_control|RD_CONTROL_m~2_combout  = (\sdram_control|RD_CONTROL_m~q  & (((\sdram_control|Equal1~1_combout )))) # (!\sdram_control|RD_CONTROL_m~q  & (\sdram_control|RD_CONTROL_m~1_combout  & ((\sdram_control|always0~9_combout ))))

	.dataa(\sdram_control|RD_CONTROL_m~1_combout ),
	.datab(\sdram_control|Equal1~1_combout ),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|always0~9_combout ),
	.cin(gnd),
	.combout(\sdram_control|RD_CONTROL_m~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RD_CONTROL_m~2 .lut_mask = 16'hCAC0;
defparam \sdram_control|RD_CONTROL_m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \sdram_control|RD_CONTROL_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RD_CONTROL_m~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_CONTROL_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_CONTROL_m .is_wysiwyg = "true";
defparam \sdram_control|RD_CONTROL_m .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N13
dffeas \sdram_control|RD_ING_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|Equal1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|RD_CONTROL_m~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RD_ING_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RD_ING_m .is_wysiwyg = "true";
defparam \sdram_control|RD_ING_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[15]~75 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[15]~75_combout  = ((\sdram_control|RD_CONTROL_m~q  & (!\sdram_control|RD_ING_m~q )) # (!\sdram_control|RD_CONTROL_m~q  & ((!\sdram_control|WR_ING_m~q )))) # (!\sdram_control|Equal1~1_combout )

	.dataa(\sdram_control|RD_ING_m~q ),
	.datab(\sdram_control|Equal1~1_combout ),
	.datac(\sdram_control|RD_CONTROL_m~q ),
	.datad(\sdram_control|WR_ING_m~q ),
	.cin(gnd),
	.combout(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[15]~75 .lut_mask = 16'h737F;
defparam \sdram_control|RAM_COUNT_m[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N9
dffeas \sdram_control|RAM_COUNT_m[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[0]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[0] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \sdram_control|RAM_COUNT_m[1]~27 (
// Equation(s):
// \sdram_control|RAM_COUNT_m[1]~27_combout  = (\sdram_control|RAM_COUNT_m [1] & (!\sdram_control|RAM_COUNT_m[0]~26 )) # (!\sdram_control|RAM_COUNT_m [1] & ((\sdram_control|RAM_COUNT_m[0]~26 ) # (GND)))
// \sdram_control|RAM_COUNT_m[1]~28  = CARRY((!\sdram_control|RAM_COUNT_m[0]~26 ) # (!\sdram_control|RAM_COUNT_m [1]))

	.dataa(\sdram_control|RAM_COUNT_m [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sdram_control|RAM_COUNT_m[0]~26 ),
	.combout(\sdram_control|RAM_COUNT_m[1]~27_combout ),
	.cout(\sdram_control|RAM_COUNT_m[1]~28 ));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[1]~27 .lut_mask = 16'h5A5F;
defparam \sdram_control|RAM_COUNT_m[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y39_N11
dffeas \sdram_control|RAM_COUNT_m[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[1]~27_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[1] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N13
dffeas \sdram_control|RAM_COUNT_m[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|RAM_COUNT_m[2]~29_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\sdram_control|RAM_COUNT_m[15]~75_combout ),
	.sload(gnd),
	.ena(\sdram_control|always0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|RAM_COUNT_m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|RAM_COUNT_m[2] .is_wysiwyg = "true";
defparam \sdram_control|RAM_COUNT_m[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \sdram_control|Equal1~0 (
// Equation(s):
// \sdram_control|Equal1~0_combout  = (((!\sdram_control|RAM_COUNT_m [1]) # (!\sdram_control|RAM_COUNT_m [3])) # (!\sdram_control|RAM_COUNT_m [6])) # (!\sdram_control|RAM_COUNT_m [2])

	.dataa(\sdram_control|RAM_COUNT_m [2]),
	.datab(\sdram_control|RAM_COUNT_m [6]),
	.datac(\sdram_control|RAM_COUNT_m [3]),
	.datad(\sdram_control|RAM_COUNT_m [1]),
	.cin(gnd),
	.combout(\sdram_control|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|Equal1~0 .lut_mask = 16'h7FFF;
defparam \sdram_control|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \sdram_control|Equal1~1 (
// Equation(s):
// \sdram_control|Equal1~1_combout  = (\sdram_control|Equal1~0_combout ) # ((\sdram_control|RAM_COUNT_m [24]) # ((!\sdram_control|always0~5_combout ) # (!\sdram_control|always0~4_combout )))

	.dataa(\sdram_control|Equal1~0_combout ),
	.datab(\sdram_control|RAM_COUNT_m [24]),
	.datac(\sdram_control|always0~4_combout ),
	.datad(\sdram_control|always0~5_combout ),
	.cin(gnd),
	.combout(\sdram_control|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|Equal1~1 .lut_mask = 16'hEFFF;
defparam \sdram_control|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \sdram_control|WR_ING_m~0 (
// Equation(s):
// \sdram_control|WR_ING_m~0_combout  = (\sdram_control|WR_CONTROL_m~q  & (\sdram_control|Equal1~1_combout )) # (!\sdram_control|WR_CONTROL_m~q  & ((\sdram_control|WR_ING_m~q )))

	.dataa(gnd),
	.datab(\sdram_control|Equal1~1_combout ),
	.datac(\sdram_control|WR_ING_m~q ),
	.datad(\sdram_control|WR_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|WR_ING_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|WR_ING_m~0 .lut_mask = 16'hCCF0;
defparam \sdram_control|WR_ING_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N11
dffeas \sdram_control|WR_ING_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_ING_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_ING_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_ING_m .is_wysiwyg = "true";
defparam \sdram_control|WR_ING_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
cycloneive_lcell_comb \sdram_control|WR_FIFO_REQ_m~0 (
// Equation(s):
// \sdram_control|WR_FIFO_REQ_m~0_combout  = (\sdram_control|WR_CONTROL_m~q  & ((\sdram_control|WR_FIFO_REQ_m~q ) # (!\sdram_control|WR_ING_m~q )))

	.dataa(\sdram_control|WR_ING_m~q ),
	.datab(gnd),
	.datac(\sdram_control|WR_FIFO_REQ_m~q ),
	.datad(\sdram_control|WR_CONTROL_m~q ),
	.cin(gnd),
	.combout(\sdram_control|WR_FIFO_REQ_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|WR_FIFO_REQ_m~0 .lut_mask = 16'hF500;
defparam \sdram_control|WR_FIFO_REQ_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \sdram_control|WR_FIFO_REQ_m (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|WR_FIFO_REQ_m~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|WR_FIFO_REQ_m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|WR_FIFO_REQ_m .is_wysiwyg = "true";
defparam \sdram_control|WR_FIFO_REQ_m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\sdram_control|WR_FIFO_REQ_m~q  & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\sdram_control|WR_FIFO_REQ_m~q ),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 16'hCC44;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & !\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 16'hF0D2;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 16'h4400;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout )))

	.dataa(gnd),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 16'h3CF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ (((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 16'hD2F0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 16'h1000;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 16'h0FF0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [5]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [4]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .lut_mask = 16'h7DBE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [7]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [6]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 16'h7DBE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N15
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N21
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N29
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [9]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 16'hEBD7;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [3]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [2]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N27
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .lut_mask = 16'h7DBE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ) # 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .lut_mask = 16'hFFFE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N21
dffeas \simulate_camera|COUNT_X[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simulate_camera|COUNT_X_m[9]~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [9]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[9] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y41_N13
dffeas \simulate_camera|COUNT_X[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[2] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N8
cycloneive_lcell_comb \simulate_camera|Add0~0 (
// Equation(s):
// \simulate_camera|Add0~0_combout  = \simulate_camera|COUNT_X [0] $ (VCC)
// \simulate_camera|Add0~1  = CARRY(\simulate_camera|COUNT_X [0])

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\simulate_camera|Add0~0_combout ),
	.cout(\simulate_camera|Add0~1 ));
// synopsys translate_off
defparam \simulate_camera|Add0~0 .lut_mask = 16'h33CC;
defparam \simulate_camera|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N30
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[0]~4 (
// Equation(s):
// \simulate_camera|COUNT_X_m[0]~4_combout  = (\simulate_camera|COUNT_Y_m[4]~0_combout ) # ((!\simulate_camera|Equal0~3_combout  & \simulate_camera|Add0~0_combout ))

	.dataa(gnd),
	.datab(\simulate_camera|Equal0~3_combout ),
	.datac(\simulate_camera|Add0~0_combout ),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[0]~4 .lut_mask = 16'hFF30;
defparam \simulate_camera|COUNT_X_m[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N1
dffeas \simulate_camera|COUNT_X[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simulate_camera|COUNT_X_m[0]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[0] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N10
cycloneive_lcell_comb \simulate_camera|Add0~2 (
// Equation(s):
// \simulate_camera|Add0~2_combout  = (\simulate_camera|COUNT_X [1] & (!\simulate_camera|Add0~1 )) # (!\simulate_camera|COUNT_X [1] & ((\simulate_camera|Add0~1 ) # (GND)))
// \simulate_camera|Add0~3  = CARRY((!\simulate_camera|Add0~1 ) # (!\simulate_camera|COUNT_X [1]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~1 ),
	.combout(\simulate_camera|Add0~2_combout ),
	.cout(\simulate_camera|Add0~3 ));
// synopsys translate_off
defparam \simulate_camera|Add0~2 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y41_N11
dffeas \simulate_camera|COUNT_X[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[1] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N12
cycloneive_lcell_comb \simulate_camera|Add0~4 (
// Equation(s):
// \simulate_camera|Add0~4_combout  = (\simulate_camera|COUNT_X [2] & (\simulate_camera|Add0~3  $ (GND))) # (!\simulate_camera|COUNT_X [2] & (!\simulate_camera|Add0~3  & VCC))
// \simulate_camera|Add0~5  = CARRY((\simulate_camera|COUNT_X [2] & !\simulate_camera|Add0~3 ))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~3 ),
	.combout(\simulate_camera|Add0~4_combout ),
	.cout(\simulate_camera|Add0~5 ));
// synopsys translate_off
defparam \simulate_camera|Add0~4 .lut_mask = 16'hC30C;
defparam \simulate_camera|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y41_N17
dffeas \simulate_camera|COUNT_X[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[4] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N14
cycloneive_lcell_comb \simulate_camera|Add0~6 (
// Equation(s):
// \simulate_camera|Add0~6_combout  = (\simulate_camera|COUNT_X [3] & (!\simulate_camera|Add0~5 )) # (!\simulate_camera|COUNT_X [3] & ((\simulate_camera|Add0~5 ) # (GND)))
// \simulate_camera|Add0~7  = CARRY((!\simulate_camera|Add0~5 ) # (!\simulate_camera|COUNT_X [3]))

	.dataa(\simulate_camera|COUNT_X [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~5 ),
	.combout(\simulate_camera|Add0~6_combout ),
	.cout(\simulate_camera|Add0~7 ));
// synopsys translate_off
defparam \simulate_camera|Add0~6 .lut_mask = 16'h5A5F;
defparam \simulate_camera|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y41_N15
dffeas \simulate_camera|COUNT_X[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[3] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N16
cycloneive_lcell_comb \simulate_camera|Add0~8 (
// Equation(s):
// \simulate_camera|Add0~8_combout  = (\simulate_camera|COUNT_X [4] & (\simulate_camera|Add0~7  $ (GND))) # (!\simulate_camera|COUNT_X [4] & (!\simulate_camera|Add0~7  & VCC))
// \simulate_camera|Add0~9  = CARRY((\simulate_camera|COUNT_X [4] & !\simulate_camera|Add0~7 ))

	.dataa(\simulate_camera|COUNT_X [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~7 ),
	.combout(\simulate_camera|Add0~8_combout ),
	.cout(\simulate_camera|Add0~9 ));
// synopsys translate_off
defparam \simulate_camera|Add0~8 .lut_mask = 16'hA50A;
defparam \simulate_camera|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N6
cycloneive_lcell_comb \simulate_camera|Equal0~0 (
// Equation(s):
// \simulate_camera|Equal0~0_combout  = (!\simulate_camera|Add0~4_combout  & (!\simulate_camera|Add0~8_combout  & (!\simulate_camera|Add0~6_combout  & !\simulate_camera|Add0~2_combout )))

	.dataa(\simulate_camera|Add0~4_combout ),
	.datab(\simulate_camera|Add0~8_combout ),
	.datac(\simulate_camera|Add0~6_combout ),
	.datad(\simulate_camera|Add0~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal0~0 .lut_mask = 16'h0001;
defparam \simulate_camera|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N26
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[5]~2 (
// Equation(s):
// \simulate_camera|COUNT_X_m[5]~2_combout  = (\simulate_camera|Add0~10_combout ) # (\simulate_camera|COUNT_Y_m[4]~0_combout )

	.dataa(gnd),
	.datab(\simulate_camera|Add0~10_combout ),
	.datac(gnd),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[5]~2 .lut_mask = 16'hFFCC;
defparam \simulate_camera|COUNT_X_m[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N27
dffeas \simulate_camera|COUNT_X[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_X_m[5]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[5] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N18
cycloneive_lcell_comb \simulate_camera|Add0~10 (
// Equation(s):
// \simulate_camera|Add0~10_combout  = (\simulate_camera|COUNT_X [5] & (!\simulate_camera|Add0~9 )) # (!\simulate_camera|COUNT_X [5] & ((\simulate_camera|Add0~9 ) # (GND)))
// \simulate_camera|Add0~11  = CARRY((!\simulate_camera|Add0~9 ) # (!\simulate_camera|COUNT_X [5]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~9 ),
	.combout(\simulate_camera|Add0~10_combout ),
	.cout(\simulate_camera|Add0~11 ));
// synopsys translate_off
defparam \simulate_camera|Add0~10 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N18
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[10]~5 (
// Equation(s):
// \simulate_camera|COUNT_X_m[10]~5_combout  = (\simulate_camera|Add0~20_combout  & (((!\simulate_camera|Equal0~0_combout ) # (!\simulate_camera|Equal0~1_combout )) # (!\simulate_camera|Equal0~2_combout )))

	.dataa(\simulate_camera|Equal0~2_combout ),
	.datab(\simulate_camera|Equal0~1_combout ),
	.datac(\simulate_camera|Equal0~0_combout ),
	.datad(\simulate_camera|Add0~20_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[10]~5 .lut_mask = 16'h7F00;
defparam \simulate_camera|COUNT_X_m[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N19
dffeas \simulate_camera|COUNT_X[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_X_m[10]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[10] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N26
cycloneive_lcell_comb \simulate_camera|Add0~18 (
// Equation(s):
// \simulate_camera|Add0~18_combout  = (\simulate_camera|COUNT_X [9] & (!\simulate_camera|Add0~17 )) # (!\simulate_camera|COUNT_X [9] & ((\simulate_camera|Add0~17 ) # (GND)))
// \simulate_camera|Add0~19  = CARRY((!\simulate_camera|Add0~17 ) # (!\simulate_camera|COUNT_X [9]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~17 ),
	.combout(\simulate_camera|Add0~18_combout ),
	.cout(\simulate_camera|Add0~19 ));
// synopsys translate_off
defparam \simulate_camera|Add0~18 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N28
cycloneive_lcell_comb \simulate_camera|Add0~20 (
// Equation(s):
// \simulate_camera|Add0~20_combout  = (\simulate_camera|COUNT_X [10] & (\simulate_camera|Add0~19  $ (GND))) # (!\simulate_camera|COUNT_X [10] & (!\simulate_camera|Add0~19  & VCC))
// \simulate_camera|Add0~21  = CARRY((\simulate_camera|COUNT_X [10] & !\simulate_camera|Add0~19 ))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~19 ),
	.combout(\simulate_camera|Add0~20_combout ),
	.cout(\simulate_camera|Add0~21 ));
// synopsys translate_off
defparam \simulate_camera|Add0~20 .lut_mask = 16'hC30C;
defparam \simulate_camera|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N4
cycloneive_lcell_comb \simulate_camera|Equal0~1 (
// Equation(s):
// \simulate_camera|Equal0~1_combout  = (!\simulate_camera|Add0~10_combout  & (!\simulate_camera|Add0~16_combout  & (\simulate_camera|Add0~0_combout  & \simulate_camera|Add0~20_combout )))

	.dataa(\simulate_camera|Add0~10_combout ),
	.datab(\simulate_camera|Add0~16_combout ),
	.datac(\simulate_camera|Add0~0_combout ),
	.datad(\simulate_camera|Add0~20_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal0~1 .lut_mask = 16'h1000;
defparam \simulate_camera|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N10
cycloneive_lcell_comb \simulate_camera|Equal0~3 (
// Equation(s):
// \simulate_camera|Equal0~3_combout  = (\simulate_camera|Equal0~2_combout  & (\simulate_camera|Equal0~0_combout  & \simulate_camera|Equal0~1_combout ))

	.dataa(\simulate_camera|Equal0~2_combout ),
	.datab(\simulate_camera|Equal0~0_combout ),
	.datac(\simulate_camera|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\simulate_camera|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal0~3 .lut_mask = 16'h8080;
defparam \simulate_camera|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N11
dffeas \simulate_camera|COUNT_Y[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simulate_camera|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[2] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N6
cycloneive_lcell_comb \simulate_camera|Add1~0 (
// Equation(s):
// \simulate_camera|Add1~0_combout  = \simulate_camera|COUNT_Y [0] $ (VCC)
// \simulate_camera|Add1~1  = CARRY(\simulate_camera|COUNT_Y [0])

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\simulate_camera|Add1~0_combout ),
	.cout(\simulate_camera|Add1~1 ));
// synopsys translate_off
defparam \simulate_camera|Add1~0 .lut_mask = 16'h33CC;
defparam \simulate_camera|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N7
dffeas \simulate_camera|COUNT_Y[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simulate_camera|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[0] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N8
cycloneive_lcell_comb \simulate_camera|Add1~2 (
// Equation(s):
// \simulate_camera|Add1~2_combout  = (\simulate_camera|COUNT_Y [1] & (!\simulate_camera|Add1~1 )) # (!\simulate_camera|COUNT_Y [1] & ((\simulate_camera|Add1~1 ) # (GND)))
// \simulate_camera|Add1~3  = CARRY((!\simulate_camera|Add1~1 ) # (!\simulate_camera|COUNT_Y [1]))

	.dataa(\simulate_camera|COUNT_Y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~1 ),
	.combout(\simulate_camera|Add1~2_combout ),
	.cout(\simulate_camera|Add1~3 ));
// synopsys translate_off
defparam \simulate_camera|Add1~2 .lut_mask = 16'h5A5F;
defparam \simulate_camera|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y43_N9
dffeas \simulate_camera|COUNT_Y[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simulate_camera|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[1] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N10
cycloneive_lcell_comb \simulate_camera|Add1~4 (
// Equation(s):
// \simulate_camera|Add1~4_combout  = (\simulate_camera|COUNT_Y [2] & (\simulate_camera|Add1~3  $ (GND))) # (!\simulate_camera|COUNT_Y [2] & (!\simulate_camera|Add1~3  & VCC))
// \simulate_camera|Add1~5  = CARRY((\simulate_camera|COUNT_Y [2] & !\simulate_camera|Add1~3 ))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~3 ),
	.combout(\simulate_camera|Add1~4_combout ),
	.cout(\simulate_camera|Add1~5 ));
// synopsys translate_off
defparam \simulate_camera|Add1~4 .lut_mask = 16'hC30C;
defparam \simulate_camera|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N2
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[7]~2 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[7]~2_combout  = (\simulate_camera|Equal0~3_combout  & (\simulate_camera|Add1~14_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout )))) # (!\simulate_camera|Equal0~3_combout  & ((\simulate_camera|COUNT_Y [7]) # 
// ((\simulate_camera|Add1~14_combout  & \simulate_camera|COUNT_Y_m[4]~0_combout ))))

	.dataa(\simulate_camera|Equal0~3_combout ),
	.datab(\simulate_camera|Add1~14_combout ),
	.datac(\simulate_camera|COUNT_Y [7]),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[7]~2 .lut_mask = 16'hDC50;
defparam \simulate_camera|COUNT_Y_m[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N3
dffeas \simulate_camera|COUNT_Y[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[7] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N12
cycloneive_lcell_comb \simulate_camera|Add1~6 (
// Equation(s):
// \simulate_camera|Add1~6_combout  = (\simulate_camera|COUNT_Y [3] & (!\simulate_camera|Add1~5 )) # (!\simulate_camera|COUNT_Y [3] & ((\simulate_camera|Add1~5 ) # (GND)))
// \simulate_camera|Add1~7  = CARRY((!\simulate_camera|Add1~5 ) # (!\simulate_camera|COUNT_Y [3]))

	.dataa(\simulate_camera|COUNT_Y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~5 ),
	.combout(\simulate_camera|Add1~6_combout ),
	.cout(\simulate_camera|Add1~7 ));
// synopsys translate_off
defparam \simulate_camera|Add1~6 .lut_mask = 16'h5A5F;
defparam \simulate_camera|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N4
cycloneive_lcell_comb \simulate_camera|Equal1~0 (
// Equation(s):
// \simulate_camera|Equal1~0_combout  = (\simulate_camera|Add1~0_combout ) # ((\simulate_camera|Add1~10_combout ) # ((\simulate_camera|Add1~2_combout ) # (\simulate_camera|Add1~12_combout )))

	.dataa(\simulate_camera|Add1~0_combout ),
	.datab(\simulate_camera|Add1~10_combout ),
	.datac(\simulate_camera|Add1~2_combout ),
	.datad(\simulate_camera|Add1~12_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal1~0 .lut_mask = 16'hFFFE;
defparam \simulate_camera|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N24
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[9]~5 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[9]~5_combout  = (\simulate_camera|Add1~18_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout ) # ((\simulate_camera|COUNT_Y [9] & !\simulate_camera|Equal0~3_combout )))) # (!\simulate_camera|Add1~18_combout  & 
// (((\simulate_camera|COUNT_Y [9] & !\simulate_camera|Equal0~3_combout ))))

	.dataa(\simulate_camera|Add1~18_combout ),
	.datab(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.datac(\simulate_camera|COUNT_Y [9]),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[9]~5 .lut_mask = 16'h88F8;
defparam \simulate_camera|COUNT_Y_m[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N25
dffeas \simulate_camera|COUNT_Y[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[9]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[9] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N20
cycloneive_lcell_comb \simulate_camera|Add1~14 (
// Equation(s):
// \simulate_camera|Add1~14_combout  = (\simulate_camera|COUNT_Y [7] & (!\simulate_camera|Add1~13 )) # (!\simulate_camera|COUNT_Y [7] & ((\simulate_camera|Add1~13 ) # (GND)))
// \simulate_camera|Add1~15  = CARRY((!\simulate_camera|Add1~13 ) # (!\simulate_camera|COUNT_Y [7]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~13 ),
	.combout(\simulate_camera|Add1~14_combout ),
	.cout(\simulate_camera|Add1~15 ));
// synopsys translate_off
defparam \simulate_camera|Add1~14 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N22
cycloneive_lcell_comb \simulate_camera|Add1~16 (
// Equation(s):
// \simulate_camera|Add1~16_combout  = (\simulate_camera|COUNT_Y [8] & (\simulate_camera|Add1~15  $ (GND))) # (!\simulate_camera|COUNT_Y [8] & (!\simulate_camera|Add1~15  & VCC))
// \simulate_camera|Add1~17  = CARRY((\simulate_camera|COUNT_Y [8] & !\simulate_camera|Add1~15 ))

	.dataa(\simulate_camera|COUNT_Y [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~15 ),
	.combout(\simulate_camera|Add1~16_combout ),
	.cout(\simulate_camera|Add1~17 ));
// synopsys translate_off
defparam \simulate_camera|Add1~16 .lut_mask = 16'hA50A;
defparam \simulate_camera|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N20
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[8]~1 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[8]~1_combout  = (\simulate_camera|Equal0~3_combout  & (\simulate_camera|Add1~16_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout )))) # (!\simulate_camera|Equal0~3_combout  & ((\simulate_camera|COUNT_Y [8]) # 
// ((\simulate_camera|Add1~16_combout  & \simulate_camera|COUNT_Y_m[4]~0_combout ))))

	.dataa(\simulate_camera|Equal0~3_combout ),
	.datab(\simulate_camera|Add1~16_combout ),
	.datac(\simulate_camera|COUNT_Y [8]),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[8]~1 .lut_mask = 16'hDC50;
defparam \simulate_camera|COUNT_Y_m[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N21
dffeas \simulate_camera|COUNT_Y[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[8] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N24
cycloneive_lcell_comb \simulate_camera|Add1~18 (
// Equation(s):
// \simulate_camera|Add1~18_combout  = (\simulate_camera|COUNT_Y [9] & (!\simulate_camera|Add1~17 )) # (!\simulate_camera|COUNT_Y [9] & ((\simulate_camera|Add1~17 ) # (GND)))
// \simulate_camera|Add1~19  = CARRY((!\simulate_camera|Add1~17 ) # (!\simulate_camera|COUNT_Y [9]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~17 ),
	.combout(\simulate_camera|Add1~18_combout ),
	.cout(\simulate_camera|Add1~19 ));
// synopsys translate_off
defparam \simulate_camera|Add1~18 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N12
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[11]~7 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[11]~7_combout  = (\simulate_camera|Equal0~3_combout  & (\simulate_camera|Add1~22_combout )) # (!\simulate_camera|Equal0~3_combout  & ((\simulate_camera|COUNT_Y [11])))

	.dataa(gnd),
	.datab(\simulate_camera|Add1~22_combout ),
	.datac(\simulate_camera|COUNT_Y [11]),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[11]~7 .lut_mask = 16'hCCF0;
defparam \simulate_camera|COUNT_Y_m[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N13
dffeas \simulate_camera|COUNT_Y[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[11]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[11] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N26
cycloneive_lcell_comb \simulate_camera|Add1~20 (
// Equation(s):
// \simulate_camera|Add1~20_combout  = (\simulate_camera|COUNT_Y [10] & (\simulate_camera|Add1~19  $ (GND))) # (!\simulate_camera|COUNT_Y [10] & (!\simulate_camera|Add1~19  & VCC))
// \simulate_camera|Add1~21  = CARRY((\simulate_camera|COUNT_Y [10] & !\simulate_camera|Add1~19 ))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~19 ),
	.combout(\simulate_camera|Add1~20_combout ),
	.cout(\simulate_camera|Add1~21 ));
// synopsys translate_off
defparam \simulate_camera|Add1~20 .lut_mask = 16'hC30C;
defparam \simulate_camera|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N14
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[10]~6 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[10]~6_combout  = (\simulate_camera|Add1~20_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout ) # ((\simulate_camera|COUNT_Y [10] & !\simulate_camera|Equal0~3_combout )))) # (!\simulate_camera|Add1~20_combout  & 
// (((\simulate_camera|COUNT_Y [10] & !\simulate_camera|Equal0~3_combout ))))

	.dataa(\simulate_camera|Add1~20_combout ),
	.datab(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.datac(\simulate_camera|COUNT_Y [10]),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[10]~6 .lut_mask = 16'h88F8;
defparam \simulate_camera|COUNT_Y_m[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N15
dffeas \simulate_camera|COUNT_Y[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[10]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[10] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N28
cycloneive_lcell_comb \simulate_camera|Add1~22 (
// Equation(s):
// \simulate_camera|Add1~22_combout  = \simulate_camera|COUNT_Y [11] $ (\simulate_camera|Add1~21 )

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\simulate_camera|Add1~21 ),
	.combout(\simulate_camera|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Add1~22 .lut_mask = 16'h3C3C;
defparam \simulate_camera|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N18
cycloneive_lcell_comb \simulate_camera|Equal1~2 (
// Equation(s):
// \simulate_camera|Equal1~2_combout  = ((\simulate_camera|Add1~22_combout ) # ((!\simulate_camera|Add1~16_combout ) # (!\simulate_camera|Add1~20_combout ))) # (!\simulate_camera|Add1~18_combout )

	.dataa(\simulate_camera|Add1~18_combout ),
	.datab(\simulate_camera|Add1~22_combout ),
	.datac(\simulate_camera|Add1~20_combout ),
	.datad(\simulate_camera|Add1~16_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal1~2 .lut_mask = 16'hDFFF;
defparam \simulate_camera|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N30
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[3]~9 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[3]~9_combout  = (\simulate_camera|Add1~6_combout  & ((\simulate_camera|Equal1~1_combout ) # ((\simulate_camera|Equal1~0_combout ) # (\simulate_camera|Equal1~2_combout ))))

	.dataa(\simulate_camera|Add1~6_combout ),
	.datab(\simulate_camera|Equal1~1_combout ),
	.datac(\simulate_camera|Equal1~0_combout ),
	.datad(\simulate_camera|Equal1~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[3]~9 .lut_mask = 16'hAAA8;
defparam \simulate_camera|COUNT_Y_m[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N31
dffeas \simulate_camera|COUNT_Y[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[3]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\simulate_camera|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[3] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N14
cycloneive_lcell_comb \simulate_camera|Add1~8 (
// Equation(s):
// \simulate_camera|Add1~8_combout  = (\simulate_camera|COUNT_Y [4] & (\simulate_camera|Add1~7  $ (GND))) # (!\simulate_camera|COUNT_Y [4] & (!\simulate_camera|Add1~7  & VCC))
// \simulate_camera|Add1~9  = CARRY((\simulate_camera|COUNT_Y [4] & !\simulate_camera|Add1~7 ))

	.dataa(\simulate_camera|COUNT_Y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~7 ),
	.combout(\simulate_camera|Add1~8_combout ),
	.cout(\simulate_camera|Add1~9 ));
// synopsys translate_off
defparam \simulate_camera|Add1~8 .lut_mask = 16'hA50A;
defparam \simulate_camera|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N6
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[4]~8 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[4]~8_combout  = (\simulate_camera|Add1~8_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout ) # ((\simulate_camera|COUNT_Y [4] & !\simulate_camera|Equal0~3_combout )))) # (!\simulate_camera|Add1~8_combout  & 
// (((\simulate_camera|COUNT_Y [4] & !\simulate_camera|Equal0~3_combout ))))

	.dataa(\simulate_camera|Add1~8_combout ),
	.datab(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.datac(\simulate_camera|COUNT_Y [4]),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[4]~8 .lut_mask = 16'h88F8;
defparam \simulate_camera|COUNT_Y_m[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N7
dffeas \simulate_camera|COUNT_Y[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[4]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[4] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N16
cycloneive_lcell_comb \simulate_camera|Add1~10 (
// Equation(s):
// \simulate_camera|Add1~10_combout  = (\simulate_camera|COUNT_Y [5] & (!\simulate_camera|Add1~9 )) # (!\simulate_camera|COUNT_Y [5] & ((\simulate_camera|Add1~9 ) # (GND)))
// \simulate_camera|Add1~11  = CARRY((!\simulate_camera|Add1~9 ) # (!\simulate_camera|COUNT_Y [5]))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_Y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~9 ),
	.combout(\simulate_camera|Add1~10_combout ),
	.cout(\simulate_camera|Add1~11 ));
// synopsys translate_off
defparam \simulate_camera|Add1~10 .lut_mask = 16'h3C3F;
defparam \simulate_camera|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N0
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[5]~4 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[5]~4_combout  = (\simulate_camera|Equal0~3_combout  & ((\simulate_camera|Add1~10_combout ))) # (!\simulate_camera|Equal0~3_combout  & (\simulate_camera|COUNT_Y [5]))

	.dataa(\simulate_camera|Equal0~3_combout ),
	.datab(gnd),
	.datac(\simulate_camera|COUNT_Y [5]),
	.datad(\simulate_camera|Add1~10_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[5]~4 .lut_mask = 16'hFA50;
defparam \simulate_camera|COUNT_Y_m[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y43_N1
dffeas \simulate_camera|COUNT_Y[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[5] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N18
cycloneive_lcell_comb \simulate_camera|Add1~12 (
// Equation(s):
// \simulate_camera|Add1~12_combout  = (\simulate_camera|COUNT_Y [6] & (\simulate_camera|Add1~11  $ (GND))) # (!\simulate_camera|COUNT_Y [6] & (!\simulate_camera|Add1~11  & VCC))
// \simulate_camera|Add1~13  = CARRY((\simulate_camera|COUNT_Y [6] & !\simulate_camera|Add1~11 ))

	.dataa(\simulate_camera|COUNT_Y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add1~11 ),
	.combout(\simulate_camera|Add1~12_combout ),
	.cout(\simulate_camera|Add1~13 ));
// synopsys translate_off
defparam \simulate_camera|Add1~12 .lut_mask = 16'hA50A;
defparam \simulate_camera|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N4
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[6]~3 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[6]~3_combout  = (\simulate_camera|Equal0~3_combout  & (\simulate_camera|Add1~12_combout )) # (!\simulate_camera|Equal0~3_combout  & ((\simulate_camera|COUNT_Y [6])))

	.dataa(gnd),
	.datab(\simulate_camera|Add1~12_combout ),
	.datac(\simulate_camera|COUNT_Y [6]),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[6]~3 .lut_mask = 16'hCCF0;
defparam \simulate_camera|COUNT_Y_m[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N5
dffeas \simulate_camera|COUNT_Y[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_Y_m[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_Y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_Y[6] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_Y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N2
cycloneive_lcell_comb \simulate_camera|Equal1~1 (
// Equation(s):
// \simulate_camera|Equal1~1_combout  = (\simulate_camera|Add1~4_combout ) # (((!\simulate_camera|Add1~6_combout ) # (!\simulate_camera|Add1~8_combout )) # (!\simulate_camera|Add1~14_combout ))

	.dataa(\simulate_camera|Add1~4_combout ),
	.datab(\simulate_camera|Add1~14_combout ),
	.datac(\simulate_camera|Add1~8_combout ),
	.datad(\simulate_camera|Add1~6_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal1~1 .lut_mask = 16'hBFFF;
defparam \simulate_camera|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N16
cycloneive_lcell_comb \simulate_camera|COUNT_Y_m[4]~0 (
// Equation(s):
// \simulate_camera|COUNT_Y_m[4]~0_combout  = (\simulate_camera|Equal0~3_combout  & ((\simulate_camera|Equal1~1_combout ) # ((\simulate_camera|Equal1~2_combout ) # (\simulate_camera|Equal1~0_combout ))))

	.dataa(\simulate_camera|Equal1~1_combout ),
	.datab(\simulate_camera|Equal1~2_combout ),
	.datac(\simulate_camera|Equal1~0_combout ),
	.datad(\simulate_camera|Equal0~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_Y_m[4]~0 .lut_mask = 16'hFE00;
defparam \simulate_camera|COUNT_Y_m[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N16
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[6]~3 (
// Equation(s):
// \simulate_camera|COUNT_X_m[6]~3_combout  = (\simulate_camera|Add0~12_combout ) # (\simulate_camera|COUNT_Y_m[4]~0_combout )

	.dataa(gnd),
	.datab(\simulate_camera|Add0~12_combout ),
	.datac(gnd),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[6]~3 .lut_mask = 16'hFFCC;
defparam \simulate_camera|COUNT_X_m[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N19
dffeas \simulate_camera|COUNT_X[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\simulate_camera|COUNT_X_m[6]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [6]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[6] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N20
cycloneive_lcell_comb \simulate_camera|Add0~12 (
// Equation(s):
// \simulate_camera|Add0~12_combout  = (\simulate_camera|COUNT_X [6] & (\simulate_camera|Add0~11  $ (GND))) # (!\simulate_camera|COUNT_X [6] & (!\simulate_camera|Add0~11  & VCC))
// \simulate_camera|Add0~13  = CARRY((\simulate_camera|COUNT_X [6] & !\simulate_camera|Add0~11 ))

	.dataa(gnd),
	.datab(\simulate_camera|COUNT_X [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~11 ),
	.combout(\simulate_camera|Add0~12_combout ),
	.cout(\simulate_camera|Add0~13 ));
// synopsys translate_off
defparam \simulate_camera|Add0~12 .lut_mask = 16'hC30C;
defparam \simulate_camera|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N22
cycloneive_lcell_comb \simulate_camera|Add0~14 (
// Equation(s):
// \simulate_camera|Add0~14_combout  = (\simulate_camera|COUNT_X [7] & (!\simulate_camera|Add0~13 )) # (!\simulate_camera|COUNT_X [7] & ((\simulate_camera|Add0~13 ) # (GND)))
// \simulate_camera|Add0~15  = CARRY((!\simulate_camera|Add0~13 ) # (!\simulate_camera|COUNT_X [7]))

	.dataa(\simulate_camera|COUNT_X [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~13 ),
	.combout(\simulate_camera|Add0~14_combout ),
	.cout(\simulate_camera|Add0~15 ));
// synopsys translate_off
defparam \simulate_camera|Add0~14 .lut_mask = 16'h5A5F;
defparam \simulate_camera|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N2
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[11]~6 (
// Equation(s):
// \simulate_camera|COUNT_X_m[11]~6_combout  = (\simulate_camera|Add0~22_combout  & (((!\simulate_camera|Equal0~2_combout ) # (!\simulate_camera|Equal0~1_combout )) # (!\simulate_camera|Equal0~0_combout )))

	.dataa(\simulate_camera|Equal0~0_combout ),
	.datab(\simulate_camera|Equal0~1_combout ),
	.datac(\simulate_camera|Add0~22_combout ),
	.datad(\simulate_camera|Equal0~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[11]~6 .lut_mask = 16'h70F0;
defparam \simulate_camera|COUNT_X_m[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y41_N3
dffeas \simulate_camera|COUNT_X[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_X_m[11]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [11]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[11] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N30
cycloneive_lcell_comb \simulate_camera|Add0~22 (
// Equation(s):
// \simulate_camera|Add0~22_combout  = \simulate_camera|Add0~21  $ (\simulate_camera|COUNT_X [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\simulate_camera|COUNT_X [11]),
	.cin(\simulate_camera|Add0~21 ),
	.combout(\simulate_camera|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Add0~22 .lut_mask = 16'h0FF0;
defparam \simulate_camera|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N28
cycloneive_lcell_comb \simulate_camera|Equal0~2 (
// Equation(s):
// \simulate_camera|Equal0~2_combout  = (!\simulate_camera|Add0~12_combout  & (\simulate_camera|Add0~14_combout  & (!\simulate_camera|Add0~18_combout  & \simulate_camera|Add0~22_combout )))

	.dataa(\simulate_camera|Add0~12_combout ),
	.datab(\simulate_camera|Add0~14_combout ),
	.datac(\simulate_camera|Add0~18_combout ),
	.datad(\simulate_camera|Add0~22_combout ),
	.cin(gnd),
	.combout(\simulate_camera|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|Equal0~2 .lut_mask = 16'h0400;
defparam \simulate_camera|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N4
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[7]~1 (
// Equation(s):
// \simulate_camera|COUNT_X_m[7]~1_combout  = (\simulate_camera|Add0~14_combout  & (((!\simulate_camera|Equal0~0_combout ) # (!\simulate_camera|Equal0~1_combout )) # (!\simulate_camera|Equal0~2_combout )))

	.dataa(\simulate_camera|Equal0~2_combout ),
	.datab(\simulate_camera|Equal0~1_combout ),
	.datac(\simulate_camera|Equal0~0_combout ),
	.datad(\simulate_camera|Add0~14_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[7]~1 .lut_mask = 16'h7F00;
defparam \simulate_camera|COUNT_X_m[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N5
dffeas \simulate_camera|COUNT_X[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|COUNT_X_m[7]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [7]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[7] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N24
cycloneive_lcell_comb \simulate_camera|Add0~16 (
// Equation(s):
// \simulate_camera|Add0~16_combout  = (\simulate_camera|COUNT_X [8] & (\simulate_camera|Add0~15  $ (GND))) # (!\simulate_camera|COUNT_X [8] & (!\simulate_camera|Add0~15  & VCC))
// \simulate_camera|Add0~17  = CARRY((\simulate_camera|COUNT_X [8] & !\simulate_camera|Add0~15 ))

	.dataa(\simulate_camera|COUNT_X [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\simulate_camera|Add0~15 ),
	.combout(\simulate_camera|Add0~16_combout ),
	.cout(\simulate_camera|Add0~17 ));
// synopsys translate_off
defparam \simulate_camera|Add0~16 .lut_mask = 16'hA50A;
defparam \simulate_camera|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y41_N25
dffeas \simulate_camera|COUNT_X[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|COUNT_X [8]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|COUNT_X[8] .is_wysiwyg = "true";
defparam \simulate_camera|COUNT_X[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N12
cycloneive_lcell_comb \simulate_camera|COUNT_X_m[9]~0 (
// Equation(s):
// \simulate_camera|COUNT_X_m[9]~0_combout  = (\simulate_camera|Add0~18_combout ) # (\simulate_camera|COUNT_Y_m[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\simulate_camera|Add0~18_combout ),
	.datad(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|COUNT_X_m[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|COUNT_X_m[9]~0 .lut_mask = 16'hFFF0;
defparam \simulate_camera|COUNT_X_m[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N24
cycloneive_lcell_comb \simulate_camera|always1~6 (
// Equation(s):
// \simulate_camera|always1~6_combout  = (\simulate_camera|Add0~22_combout  & ((\simulate_camera|COUNT_Y_m[4]~0_combout ) # ((\simulate_camera|Add0~18_combout )))) # (!\simulate_camera|Add0~22_combout  & (((\simulate_camera|Add0~20_combout ))))

	.dataa(\simulate_camera|COUNT_Y_m[4]~0_combout ),
	.datab(\simulate_camera|Add0~20_combout ),
	.datac(\simulate_camera|Add0~18_combout ),
	.datad(\simulate_camera|Add0~22_combout ),
	.cin(gnd),
	.combout(\simulate_camera|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|always1~6 .lut_mask = 16'hFACC;
defparam \simulate_camera|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N28
cycloneive_lcell_comb \simulate_camera|always1~2 (
// Equation(s):
// \simulate_camera|always1~2_combout  = (!\simulate_camera|COUNT_Y_m[11]~7_combout  & (!\simulate_camera|COUNT_Y_m[10]~6_combout  & !\simulate_camera|COUNT_Y_m[9]~5_combout ))

	.dataa(\simulate_camera|COUNT_Y_m[11]~7_combout ),
	.datab(gnd),
	.datac(\simulate_camera|COUNT_Y_m[10]~6_combout ),
	.datad(\simulate_camera|COUNT_Y_m[9]~5_combout ),
	.cin(gnd),
	.combout(\simulate_camera|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|always1~2 .lut_mask = 16'h0005;
defparam \simulate_camera|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N6
cycloneive_lcell_comb \simulate_camera|always1~3 (
// Equation(s):
// \simulate_camera|always1~3_combout  = (\simulate_camera|always1~2_combout  & ((\simulate_camera|COUNT_X_m[9]~0_combout  & ((\simulate_camera|Equal0~3_combout ) # (!\simulate_camera|always1~6_combout ))) # (!\simulate_camera|COUNT_X_m[9]~0_combout  & 
// (\simulate_camera|always1~6_combout ))))

	.dataa(\simulate_camera|COUNT_X_m[9]~0_combout ),
	.datab(\simulate_camera|always1~6_combout ),
	.datac(\simulate_camera|Equal0~3_combout ),
	.datad(\simulate_camera|always1~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|always1~3 .lut_mask = 16'hE600;
defparam \simulate_camera|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N20
cycloneive_lcell_comb \simulate_camera|LessThan2~0 (
// Equation(s):
// \simulate_camera|LessThan2~0_combout  = (\simulate_camera|COUNT_X_m[5]~2_combout  & (\simulate_camera|COUNT_X_m[6]~3_combout  & ((\simulate_camera|COUNT_X_m[0]~4_combout ) # (!\simulate_camera|Equal0~0_combout ))))

	.dataa(\simulate_camera|COUNT_X_m[5]~2_combout ),
	.datab(\simulate_camera|Equal0~0_combout ),
	.datac(\simulate_camera|COUNT_X_m[0]~4_combout ),
	.datad(\simulate_camera|COUNT_X_m[6]~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|LessThan2~0 .lut_mask = 16'hA200;
defparam \simulate_camera|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N14
cycloneive_lcell_comb \simulate_camera|always1~4 (
// Equation(s):
// \simulate_camera|always1~4_combout  = (\simulate_camera|COUNT_X_m[9]~0_combout  & (!\simulate_camera|LessThan2~0_combout  & (!\simulate_camera|COUNT_X_m[7]~1_combout  & !\simulate_camera|Add0~16_combout ))) # (!\simulate_camera|COUNT_X_m[9]~0_combout  & 
// ((\simulate_camera|Add0~16_combout ) # ((\simulate_camera|LessThan2~0_combout  & \simulate_camera|COUNT_X_m[7]~1_combout ))))

	.dataa(\simulate_camera|COUNT_X_m[9]~0_combout ),
	.datab(\simulate_camera|LessThan2~0_combout ),
	.datac(\simulate_camera|COUNT_X_m[7]~1_combout ),
	.datad(\simulate_camera|Add0~16_combout ),
	.cin(gnd),
	.combout(\simulate_camera|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|always1~4 .lut_mask = 16'h5542;
defparam \simulate_camera|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N10
cycloneive_lcell_comb \simulate_camera|LessThan0~0 (
// Equation(s):
// \simulate_camera|LessThan0~0_combout  = (((!\simulate_camera|COUNT_Y_m[7]~2_combout ) # (!\simulate_camera|COUNT_Y_m[6]~3_combout )) # (!\simulate_camera|COUNT_Y_m[8]~1_combout )) # (!\simulate_camera|COUNT_Y_m[5]~4_combout )

	.dataa(\simulate_camera|COUNT_Y_m[5]~4_combout ),
	.datab(\simulate_camera|COUNT_Y_m[8]~1_combout ),
	.datac(\simulate_camera|COUNT_Y_m[6]~3_combout ),
	.datad(\simulate_camera|COUNT_Y_m[7]~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \simulate_camera|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N0
cycloneive_lcell_comb \simulate_camera|always1~5 (
// Equation(s):
// \simulate_camera|always1~5_combout  = (\simulate_camera|always1~3_combout  & (!\simulate_camera|always1~4_combout  & \simulate_camera|LessThan0~0_combout ))

	.dataa(\simulate_camera|always1~3_combout ),
	.datab(gnd),
	.datac(\simulate_camera|always1~4_combout ),
	.datad(\simulate_camera|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\simulate_camera|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|always1~5 .lut_mask = 16'h0A00;
defparam \simulate_camera|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y41_N1
dffeas \simulate_camera|CCD_DVAL (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|always1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|CCD_DVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|CCD_DVAL .is_wysiwyg = "true";
defparam \simulate_camera|CCD_DVAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [1]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N9
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N11
dffeas \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0] & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0] & 
// ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]) # (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]))))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 16'h7DBE;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout  = (\simulate_camera|CCD_DVAL~q  & ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ) # 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout )))

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5_combout ),
	.datab(\simulate_camera|CCD_DVAL~q ),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 16'hCC88;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N30
cycloneive_lcell_comb \simulate_camera|CCD_B[10]~feeder (
// Equation(s):
// \simulate_camera|CCD_B[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\simulate_camera|CCD_B[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|CCD_B[10]~feeder .lut_mask = 16'hFFFF;
defparam \simulate_camera|CCD_B[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N31
dffeas \simulate_camera|CCD_B[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|CCD_B[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|CCD_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|CCD_B[10] .is_wysiwyg = "true";
defparam \simulate_camera|CCD_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a [8] = \sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8])

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a [8]),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 16'h6666;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.clk1(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\KEY[0]~input_o ),
	.portadatain({\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],
\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10]}),
	.portaaddr({\sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a [8],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6],
\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2],
\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "sdram_control:sdram_control|sdram_fifo:wr_fifo|dcfifo:dcfifo_component|dcfifo_49n1:auto_generated|altsyncram_kv61:fifo_ram|ALTSYNCRAM";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 32;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 32;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X31_Y35_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [0])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [0])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [0]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [0]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26 .lut_mask = 16'hAFA0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N13
dffeas \sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector150~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_data[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector150~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector150~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [0])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [0]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[0]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [0]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector150~0 .lut_mask = 16'hF0E2;
defparam \sdram_control|sdram_model|sdram_controller|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|m_data[26]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  = (\sdram_control|sdram_model|sdram_controller|f_pop~q  & (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & 
// \sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[26]~0 .lut_mask = 16'h8080;
defparam \sdram_control|sdram_model|sdram_controller|m_data[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector150~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector150~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector150~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[0]~26_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector150~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector150~1 .lut_mask = 16'hACAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_data[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector150~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y13_N5
dffeas \sdram_control|sdram_model|sdram_controller|oe (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N3
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [1]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [1]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [1]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|active_data[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N29
dffeas \sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector149~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector149~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector149~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [1])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [1])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [1]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[1]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector149~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector149~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector149~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector149~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[1]~27_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector149~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector149~1 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y26_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector149~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y26_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_1 .power_up = "high";
// synopsys translate_on

// Location: FF_X31_Y34_N19
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [2]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [2]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [2]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [2]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N1
dffeas \sdram_control|sdram_model|sdram_controller|active_data[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N3
dffeas \sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector148~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector148~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector148~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [2])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [2])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [2]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[2]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector148~0 .lut_mask = 16'hF1E0;
defparam \sdram_control|sdram_model|sdram_controller|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector148~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector148~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector148~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector148~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[2]~28_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector148~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector148~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector148~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y29_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector148~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y29_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_2 .power_up = "high";
// synopsys translate_on

// Location: FF_X31_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [3]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [3]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [3]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [3]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29 .lut_mask = 16'hFC0C;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector147~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y34_N7
dffeas \sdram_control|sdram_model|sdram_controller|active_data[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector147~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector147~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [3])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [3]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[3]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [3]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector147~0 .lut_mask = 16'hF0E2;
defparam \sdram_control|sdram_model|sdram_controller|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector147~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector147~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector147~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[3]~29_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector147~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector147~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector147~1 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y25_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector147~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y25_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_3 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y34_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector146~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [4])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [4])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [4]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [4]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30 .lut_mask = 16'hCFC0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N5
dffeas \sdram_control|sdram_model|sdram_controller|active_data[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector146~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector146~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [4])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [4]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[4]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [4]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector146~0 .lut_mask = 16'hF0E2;
defparam \sdram_control|sdram_model|sdram_controller|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector146~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector146~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector146~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector146~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[4]~30_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector146~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector146~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y29_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector146~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y29_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_4 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y34_N9
dffeas \sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector145~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N3
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [5])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [5])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [5]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [5]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31 .lut_mask = 16'hDD88;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N23
dffeas \sdram_control|sdram_model|sdram_controller|active_data[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector145~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector145~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [5])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [5]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[5]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [5]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector145~0 .lut_mask = 16'hF0E4;
defparam \sdram_control|sdram_model|sdram_controller|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector145~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector145~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector145~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector145~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[5]~31_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector145~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector145~1 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|Selector145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y28_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector145~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y28_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_5 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y35_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [6])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [6])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [6]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [6]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32 .lut_mask = 16'hCFC0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N13
dffeas \sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector144~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_data[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector144~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector144~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [6])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [6]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[6]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_data [6]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector144~0 .lut_mask = 16'hCCCA;
defparam \sdram_control|sdram_model|sdram_controller|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector144~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector144~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector144~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[6]~32_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector144~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector144~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector144~1 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y28_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector144~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y28_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_6 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [7])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [7])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [7]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33 .lut_mask = 16'hD8D8;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N3
dffeas \sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector143~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y34_N13
dffeas \sdram_control|sdram_model|sdram_controller|active_data[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector143~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector143~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [7])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [7]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[7]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [7]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector143~0 .lut_mask = 16'hF0E2;
defparam \sdram_control|sdram_model|sdram_controller|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector143~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector143~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector143~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[7]~33_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector143~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector143~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector143~1 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector143~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector143~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y34_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_7 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N19
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [8])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [8])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [8]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [8]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_data[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N17
dffeas \sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector142~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector142~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector142~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [8])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [8])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [8]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[8]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector142~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector142~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector142~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector142~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector142~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[8]~34_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector142~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector142~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector142~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_8 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [9]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [9]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [9]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [9]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N19
dffeas \sdram_control|sdram_model|sdram_controller|active_data[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N15
dffeas \sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector141~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector141~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector141~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [9])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [9])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [9]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[9]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector141~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector141~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector141~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector141~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[9]~35_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector141~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector141~1 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector141~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_9 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y35_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [10])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [10])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [10]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [10]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N5
dffeas \sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector140~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_data[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector140~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector140~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [10])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [10]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[10]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [10]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector140~0 .lut_mask = 16'hF0E4;
defparam \sdram_control|sdram_model|sdram_controller|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector140~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector140~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector140~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[10]~36_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector140~0_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector140~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector140~1 .lut_mask = 16'hAACC;
defparam \sdram_control|sdram_model|sdram_controller|Selector140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y27_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector140~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y27_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_10 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [11]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [11]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [11]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [11]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N23
dffeas \sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector139~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N3
dffeas \sdram_control|sdram_model|sdram_controller|active_data[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector139~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector139~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [11])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [11]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[11]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_data [11]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector139~0 .lut_mask = 16'hCCCA;
defparam \sdram_control|sdram_model|sdram_controller|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector139~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector139~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector139~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[11]~37_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector139~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector139~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector139~1 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|Selector139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector139~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y19_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_11 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y35_N3
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y35_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [12]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [12]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [12]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [12]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N7
dffeas \sdram_control|sdram_model|sdram_controller|active_data[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N21
dffeas \sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector138~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector138~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector138~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [12])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [12])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[12]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector138~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector138~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector138~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector138~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector138~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[12]~38_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector138~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector138~1 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|Selector138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y27_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector138~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y27_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_12 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y35_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [13])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [13])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [13]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [13]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N3
dffeas \sdram_control|sdram_model|sdram_controller|active_data[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N15
dffeas \sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector137~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector137~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector137~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [13])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [13])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [13]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[13]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector137~0 .lut_mask = 16'hAAB8;
defparam \sdram_control|sdram_model|sdram_controller|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector137~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector137~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector137~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[13]~39_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector137~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector137~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector137~1 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector137~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y23_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_13 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [14]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [14]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [14]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [14]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N25
dffeas \sdram_control|sdram_model|sdram_controller|active_data[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N27
dffeas \sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector136~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector136~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector136~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [14])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [14])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [14]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[14]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector136~0 .lut_mask = 16'hAAB8;
defparam \sdram_control|sdram_model|sdram_controller|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector136~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector136~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector136~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector136~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[14]~40_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector136~1 .lut_mask = 16'hCACA;
defparam \sdram_control|sdram_model|sdram_controller|Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y21_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector136~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y21_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_14 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y38_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector135~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [15])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [15])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [15]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41 .lut_mask = 16'hBB88;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y38_N23
dffeas \sdram_control|sdram_model|sdram_controller|active_data[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector135~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector135~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [15])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [15]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[15]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_data [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector135~0 .lut_mask = 16'hFE04;
defparam \sdram_control|sdram_model|sdram_controller|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector135~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector135~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector135~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector135~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[15]~41_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector135~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector135~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[15] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_15 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N3
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [16]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [16]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [16]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42 .lut_mask = 16'hE2E2;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y38_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_data[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N15
dffeas \sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector134~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector134~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector134~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [16])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [16])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [16]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[16]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector134~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector134~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector134~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector134~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector134~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[16]~42_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector134~1 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y45_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector134~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[16] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y45_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_16 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [17])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [17])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [17]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43 .lut_mask = 16'hCFC0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N27
dffeas \sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector133~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y34_N19
dffeas \sdram_control|sdram_model|sdram_controller|active_data[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector133~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector133~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [17])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [17]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[17]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_data [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector133~0 .lut_mask = 16'hFE10;
defparam \sdram_control|sdram_model|sdram_controller|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector133~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector133~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector133~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[17]~43_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector133~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector133~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector133~1 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y48_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector133~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[17] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y48_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_17 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y34_N17
dffeas \sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector132~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N22
cycloneive_lcell_comb \simulate_camera|CCD_R_m[10]~0 (
// Equation(s):
// \simulate_camera|CCD_R_m[10]~0_combout  = (\simulate_camera|COUNT_Y_m[5]~4_combout  & (\simulate_camera|COUNT_Y_m[7]~2_combout  & (\simulate_camera|COUNT_Y_m[6]~3_combout  & \simulate_camera|COUNT_Y_m[4]~8_combout )))

	.dataa(\simulate_camera|COUNT_Y_m[5]~4_combout ),
	.datab(\simulate_camera|COUNT_Y_m[7]~2_combout ),
	.datac(\simulate_camera|COUNT_Y_m[6]~3_combout ),
	.datad(\simulate_camera|COUNT_Y_m[4]~8_combout ),
	.cin(gnd),
	.combout(\simulate_camera|CCD_R_m[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|CCD_R_m[10]~0 .lut_mask = 16'h8000;
defparam \simulate_camera|CCD_R_m[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y41_N0
cycloneive_lcell_comb \simulate_camera|LessThan4~0 (
// Equation(s):
// \simulate_camera|LessThan4~0_combout  = (\simulate_camera|COUNT_X_m[6]~3_combout ) # ((\simulate_camera|COUNT_X_m[5]~2_combout  & ((\simulate_camera|COUNT_X_m[0]~4_combout ) # (!\simulate_camera|Equal0~0_combout ))))

	.dataa(\simulate_camera|Equal0~0_combout ),
	.datab(\simulate_camera|COUNT_X_m[5]~2_combout ),
	.datac(\simulate_camera|COUNT_X_m[0]~4_combout ),
	.datad(\simulate_camera|COUNT_X_m[6]~3_combout ),
	.cin(gnd),
	.combout(\simulate_camera|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|LessThan4~0 .lut_mask = 16'hFFC4;
defparam \simulate_camera|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N8
cycloneive_lcell_comb \simulate_camera|LessThan4~1 (
// Equation(s):
// \simulate_camera|LessThan4~1_combout  = (((!\simulate_camera|Add0~16_combout ) # (!\simulate_camera|Add0~18_combout )) # (!\simulate_camera|Add0~14_combout )) # (!\simulate_camera|LessThan4~0_combout )

	.dataa(\simulate_camera|LessThan4~0_combout ),
	.datab(\simulate_camera|Add0~14_combout ),
	.datac(\simulate_camera|Add0~18_combout ),
	.datad(\simulate_camera|Add0~16_combout ),
	.cin(gnd),
	.combout(\simulate_camera|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \simulate_camera|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y41_N22
cycloneive_lcell_comb \simulate_camera|CCD_R_m[10]~1 (
// Equation(s):
// \simulate_camera|CCD_R_m[10]~1_combout  = (\simulate_camera|LessThan4~1_combout  & ((\simulate_camera|Equal0~3_combout ) # ((!\simulate_camera|Add0~22_combout  & !\simulate_camera|Add0~20_combout ))))

	.dataa(\simulate_camera|LessThan4~1_combout ),
	.datab(\simulate_camera|Add0~22_combout ),
	.datac(\simulate_camera|Equal0~3_combout ),
	.datad(\simulate_camera|Add0~20_combout ),
	.cin(gnd),
	.combout(\simulate_camera|CCD_R_m[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|CCD_R_m[10]~1 .lut_mask = 16'hA0A2;
defparam \simulate_camera|CCD_R_m[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N0
cycloneive_lcell_comb \simulate_camera|CCD_R_m[10]~2 (
// Equation(s):
// \simulate_camera|CCD_R_m[10]~2_combout  = (\simulate_camera|CCD_R_m[10]~0_combout ) # ((\simulate_camera|COUNT_Y_m[8]~1_combout ) # ((\simulate_camera|CCD_R_m[10]~1_combout ) # (!\simulate_camera|always1~2_combout )))

	.dataa(\simulate_camera|CCD_R_m[10]~0_combout ),
	.datab(\simulate_camera|COUNT_Y_m[8]~1_combout ),
	.datac(\simulate_camera|CCD_R_m[10]~1_combout ),
	.datad(\simulate_camera|always1~2_combout ),
	.cin(gnd),
	.combout(\simulate_camera|CCD_R_m[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \simulate_camera|CCD_R_m[10]~2 .lut_mask = 16'hFEFF;
defparam \simulate_camera|CCD_R_m[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N1
dffeas \simulate_camera|CCD_R[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.d(\simulate_camera|CCD_R_m[10]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\simulate_camera|CCD_R [10]),
	.prn(vcc));
// synopsys translate_off
defparam \simulate_camera|CCD_R[10] .is_wysiwyg = "true";
defparam \simulate_camera|CCD_R[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 (
	.portawe(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\main_pll|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_outclk ),
	.clk1(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\sdram_control|wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\KEY[0]~input_o ),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],\simulate_camera|CCD_R [10],
\simulate_camera|CCD_R [10],\simulate_camera|CCD_B [10],\simulate_camera|CCD_B [10]}),
	.portaaddr({\sdram_control|wr_fifo|dcfifo_component|auto_generated|ram_address_a [8],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [7],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [6],
\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [5],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [4],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [3],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [2],
\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [1],\sdram_control|wr_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk0_core_clock_enable = "ena0";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .clk1_output_clock_enable = "ena1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_offset_in_bits = 1;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .data_interleave_width_in_bits = 1;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .logical_ram_name = "sdram_control:sdram_control|sdram_fifo:wr_fifo|dcfifo:dcfifo_component|dcfifo_49n1:auto_generated|altsyncram_kv61:fifo_ram|ALTSYNCRAM";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .operation_mode = "dual_port";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_clear = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_address_width = 9;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_byte_enable_clock = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clear = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_out_clock = "none";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_data_width = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_address = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_first_bit_number = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_last_address = 511;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_depth = 512;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_logical_ram_width = 32;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clear = "clear1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_address_width = 9;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clear = "clear1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_out_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_data_width = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_address = 0;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_first_bit_number = 18;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_last_address = 511;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_depth = 512;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_logical_ram_width = 32;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .port_b_read_enable_clock = "clock1";
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X31_Y38_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [18]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [18]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [18]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [18]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_data[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector132~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector132~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [18])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [18]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[18]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [18]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector132~0 .lut_mask = 16'hF0E4;
defparam \sdram_control|sdram_model|sdram_controller|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector132~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector132~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector132~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector132~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[18]~44_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector132~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector132~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector132~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y43_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector132~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[18] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y43_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_18 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N19
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [19])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [19])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [19]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [19]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y38_N17
dffeas \sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector131~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N7
dffeas \sdram_control|sdram_model|sdram_controller|active_data[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector131~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector131~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [19])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [19]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[19]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_data [19]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector131~0 .lut_mask = 16'hF0E4;
defparam \sdram_control|sdram_model|sdram_controller|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector131~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector131~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector131~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[19]~45_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector131~0_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector131~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector131~1 .lut_mask = 16'hAACC;
defparam \sdram_control|sdram_model|sdram_controller|Selector131~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y46_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector131~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[19] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y46_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_19 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y38_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [20]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y38_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [20]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [20]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [20]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [20]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46 .lut_mask = 16'hEE44;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N15
dffeas \sdram_control|sdram_model|sdram_controller|active_data[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[20] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y34_N1
dffeas \sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector130~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector130~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector130~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [20])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [20])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [20]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[20]~_Duplicate_1_q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector130~0 .lut_mask = 16'hABA8;
defparam \sdram_control|sdram_model|sdram_controller|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector130~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector130~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector130~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector130~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[20]~46_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector130~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector130~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector130~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y46_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[20] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector130~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[20] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[20] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y46_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_20 .power_up = "high";
// synopsys translate_on

// Location: FF_X31_Y38_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[21] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y38_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[21] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [21])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [21])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [21]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [21]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y38_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_data[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[21] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N31
dffeas \sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector129~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector129~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector129~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [21])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [21])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_data [21]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[21]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector129~0 .lut_mask = 16'hCCD8;
defparam \sdram_control|sdram_model|sdram_controller|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector129~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector129~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector129~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector129~0_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[21]~47_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector129~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector129~1 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|Selector129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y52_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[21] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector129~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[21] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[21] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y52_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_21 .power_up = "high";
// synopsys translate_on

// Location: FF_X26_Y34_N23
dffeas \sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector128~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [22]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [22]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [22]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [22]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48 .lut_mask = 16'hFA50;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|active_data[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector128~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector128~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [22])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [22]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[22]~_Duplicate_1_q ),
	.datab(\sdram_control|sdram_model|sdram_controller|active_data [22]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector128~0 .lut_mask = 16'hCCCA;
defparam \sdram_control|sdram_model|sdram_controller|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector128~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector128~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector128~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector128~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[22]~48_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector128~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector128~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector128~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y45_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector128~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[22] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y45_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_22 .power_up = "high";
// synopsys translate_on

// Location: FF_X27_Y36_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y36_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [23])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [23])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [23]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [23]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y38_N21
dffeas \sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector127~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y38_N19
dffeas \sdram_control|sdram_model|sdram_controller|active_data[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector127~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector127~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [23])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [23]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[23]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_data [23]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector127~0 .lut_mask = 16'hFE04;
defparam \sdram_control|sdram_model|sdram_controller|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y38_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector127~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector127~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector127~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[23]~49_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector127~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector127~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector127~1 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y47_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector127~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[23] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y47_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_23 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [24]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [24]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [24]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [24]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y33_N31
dffeas \sdram_control|sdram_model|sdram_controller|active_data[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y33_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector126~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector126~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector126~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [24])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [24])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [24]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[24]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector126~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector126~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector126~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector126~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector126~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[24]~50_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector126~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector126~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector126~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y24_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_data[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector126~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[24] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y24_N5
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_24 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N19
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [25]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [25]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [25]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [25]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51 .lut_mask = 16'hCACA;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y34_N15
dffeas \sdram_control|sdram_model|sdram_controller|active_data[25] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[25] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y34_N31
dffeas \sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector125~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector125~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector125~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [25])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [25])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [25]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[25]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector125~0 .lut_mask = 16'hAAB8;
defparam \sdram_control|sdram_model|sdram_controller|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y34_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector125~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector125~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector125~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector125~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[25]~51_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector125~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y35_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[25] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector125~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[25] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[25] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y35_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_25 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N3
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [26])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [26])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [26]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [26]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52 .lut_mask = 16'hAACC;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N31
dffeas \sdram_control|sdram_model|sdram_controller|active_data[26] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[26] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector124~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector124~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector124~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [26])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [26])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [26]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[26]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector124~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector124~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector124~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector124~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[26]~52_combout ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector124~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector124~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector124~1 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector124~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y35_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[26] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector124~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[26] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[26] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y35_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_26 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [27])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [27])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [27]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53 .lut_mask = 16'hB8B8;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N9
dffeas \sdram_control|sdram_model|sdram_controller|active_data[27] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[27] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N17
dffeas \sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector123~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector123~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector123~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [27])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [27])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [27]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[27]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector123~0 .lut_mask = 16'hAAB8;
defparam \sdram_control|sdram_model|sdram_controller|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector123~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector123~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector123~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[27]~53_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector123~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector123~1 .lut_mask = 16'hD8D8;
defparam \sdram_control|sdram_model|sdram_controller|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y35_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_data[27] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector123~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[27] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[27] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y35_N5
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_27 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N29
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [28])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [28])))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [28]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [28]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54 .lut_mask = 16'hAAF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_data[28] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[28] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N19
dffeas \sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector122~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector122~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector122~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [28])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [28])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [28]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[28]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector122~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector122~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector122~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector122~0_combout )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[28]~54_combout ),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector122~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector122~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector122~1 .lut_mask = 16'hDD88;
defparam \sdram_control|sdram_model|sdram_controller|Selector122~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_data[28] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector122~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[28] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[28] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y34_N26
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_28 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y36_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y36_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [29])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [29])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [29]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [29]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55 .lut_mask = 16'hCCF0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y35_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_data[29] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[29] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y35_N1
dffeas \sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector121~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector121~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector121~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (\sdram_control|sdram_model|sdram_controller|active_data [29])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_data [29])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1_q )))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_data [29]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[29]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector121~0 .lut_mask = 16'hAAAC;
defparam \sdram_control|sdram_model|sdram_controller|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y35_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector121~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector121~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector121~0_combout ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector121~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[29]~55_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector121~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector121~1 .lut_mask = 16'hF0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector121~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y32_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[29] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector121~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[29] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[29] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y32_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_29 .power_up = "high";
// synopsys translate_on

// Location: FF_X35_Y33_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[30] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[30] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[30] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[30] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [30]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [30]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [30]),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [30]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56 .lut_mask = 16'hFC0C;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N23
dffeas \sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector120~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N29
dffeas \sdram_control|sdram_model|sdram_controller|active_data[30] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[30] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N2
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector120~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector120~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [30])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [30]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[30]~_Duplicate_1_q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_data [30]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector120~0 .lut_mask = 16'hFE10;
defparam \sdram_control|sdram_model|sdram_controller|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector120~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector120~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout )) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|Selector120~0_combout )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[30]~56_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector120~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector120~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector120~1 .lut_mask = 16'hCFC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector120~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_data[30] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector120~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[30] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[30] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y34_N19
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_30 .power_up = "high";
// synopsys translate_on

// Location: FF_X31_Y33_N21
dffeas \sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector119~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [31]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [31]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [31]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [31]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [31]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y33_N5
dffeas \sdram_control|sdram_model|sdram_controller|active_data[31] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_data[31] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector119~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector119~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & (((\sdram_control|sdram_model|sdram_controller|active_data [31])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_data [31]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1_q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_data[31]~_Duplicate_1_q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_data [31]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector119~0 .lut_mask = 16'hFE04;
defparam \sdram_control|sdram_model|sdram_controller|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y33_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector119~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector119~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout ))) # (!\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|Selector119~0_combout ))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_data[26]~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector119~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[31]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector119~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector119~1 .lut_mask = 16'hE4E4;
defparam \sdram_control|sdram_model|sdram_controller|Selector119~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y30_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_data[31] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector119~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_data[31] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_data[31] .power_up = "low";
// synopsys translate_on

// Location: DDIOOECELL_X0_Y30_N12
dffeas \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31 (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31 .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|oe~_Duplicate_31 .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0 (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout  = \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])

	.dataa(gnd),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0 .lut_mask = 16'h33CC;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0] = ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9])) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout )) # (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hD7FF;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0] = (\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout ) # 
// ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9] $ (\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])) # 
// (!\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ))

	.dataa(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [9]),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[6]~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hDEFF;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|wrempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0 (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout  = \sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8])

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datab(gnd),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0 .lut_mask = 16'h5A5A;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0] = ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9] $ (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout )) # (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout )

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] .lut_mask = 16'hDF7F;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ((\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout ) # 
// (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] $ (\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]))) # 
// (!\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout )

	.dataa(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|aneb_result_wire[0]~4_combout ),
	.datab(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdptr_g [9]),
	.datad(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdfull_eq_comp|data_wire[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.cout());
// synopsys translate_off
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 16'hFF7D;
defparam \sdram_control|wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N6
cycloneive_lcell_comb \vga_control|vga_color|VGA_R[5]~0 (
// Equation(s):
// \vga_control|vga_color|VGA_R[5]~0_combout  = (!\vga_control|vga_signal|SCREEN_Y [9] & (((!\vga_control|vga_signal|SCREEN_X [8] & !\vga_control|vga_signal|SCREEN_X [7])) # (!\vga_control|vga_signal|SCREEN_X [9])))

	.dataa(\vga_control|vga_signal|SCREEN_X [8]),
	.datab(\vga_control|vga_signal|SCREEN_X [9]),
	.datac(\vga_control|vga_signal|SCREEN_Y [9]),
	.datad(\vga_control|vga_signal|SCREEN_X [7]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[5]~0 .lut_mask = 16'h0307;
defparam \vga_control|vga_color|VGA_R[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N8
cycloneive_lcell_comb \vga_control|vga_color|LessThan1~0 (
// Equation(s):
// \vga_control|vga_color|LessThan1~0_combout  = (((!\vga_control|vga_signal|SCREEN_Y [7]) # (!\vga_control|vga_signal|SCREEN_Y [8])) # (!\vga_control|vga_signal|SCREEN_Y [5])) # (!\vga_control|vga_signal|SCREEN_Y [6])

	.dataa(\vga_control|vga_signal|SCREEN_Y [6]),
	.datab(\vga_control|vga_signal|SCREEN_Y [5]),
	.datac(\vga_control|vga_signal|SCREEN_Y [8]),
	.datad(\vga_control|vga_signal|SCREEN_Y [7]),
	.cin(gnd),
	.combout(\vga_control|vga_color|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \vga_control|vga_color|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[2]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.cin(gnd),
	.combout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 16'h00FF;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y25_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[3]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y29_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[4]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[5]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y28_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[6]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y34_N10
dffeas \sdram_control|sdram_model|sdram_controller|za_data[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[7]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[8]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N10
dffeas \sdram_control|sdram_model|sdram_controller|za_data[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[9]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y27_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[12]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y23_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[13] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[13]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[13] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y21_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[14] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[14]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[14] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[15] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[15]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[15] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y45_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[16] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[16]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[16] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y48_N10
dffeas \sdram_control|sdram_model|sdram_controller|za_data[17] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[17]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[17] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y43_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[18] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[18]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[18] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y46_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[19] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[19]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[19] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y45_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[22] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[22]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[22] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y47_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[23] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[23]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[23] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[23] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 (
	.portawe(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\KEY[0]~input_o ),
	.portadatain({\sdram_control|sdram_model|sdram_controller|za_data [23],\sdram_control|sdram_model|sdram_controller|za_data [22],\sdram_control|sdram_model|sdram_controller|za_data [19],\sdram_control|sdram_model|sdram_controller|za_data [18],
\sdram_control|sdram_model|sdram_controller|za_data [17],\sdram_control|sdram_model|sdram_controller|za_data [16],\sdram_control|sdram_model|sdram_controller|za_data [15],\sdram_control|sdram_model|sdram_controller|za_data [14],
\sdram_control|sdram_model|sdram_controller|za_data [13],\sdram_control|sdram_model|sdram_controller|za_data [12],\sdram_control|sdram_model|sdram_controller|za_data [9],\sdram_control|sdram_model|sdram_controller|za_data [8],
\sdram_control|sdram_model|sdram_controller|za_data [7],\sdram_control|sdram_model|sdram_controller|za_data [6],\sdram_control|sdram_model|sdram_controller|za_data [5],\sdram_control|sdram_model|sdram_controller|za_data [4],
\sdram_control|sdram_model|sdram_controller|za_data [3],\sdram_control|sdram_model|sdram_controller|za_data [2]}),
	.portaaddr({\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6],
\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2],
\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8],\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk0_core_clock_enable = "ena0";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .clk1_output_clock_enable = "ena1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_offset_in_bits = 1;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .data_interleave_width_in_bits = 1;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .logical_ram_name = "sdram_control:sdram_control|sdram_fifo:rd_fifo|dcfifo:dcfifo_component|dcfifo_49n1:auto_generated|altsyncram_kv61:fifo_ram|ALTSYNCRAM";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .operation_mode = "dual_port";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_clear = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_address_width = 9;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_byte_enable_clock = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clear = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_out_clock = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_data_width = 18;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_address = 0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_first_bit_number = 2;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_last_address = 511;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_depth = 512;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_logical_ram_width = 32;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clear = "clear1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_address_width = 9;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clear = "clear1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_out_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_data_width = 18;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_address = 0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_first_bit_number = 2;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_last_address = 511;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_depth = 512;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_logical_ram_width = 32;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .port_b_read_enable_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N0
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~1 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~1_combout  = (!\vga_control|vga_signal|SCREEN_Y [2] & (!\vga_control|vga_signal|SCREEN_Y [4] & !\vga_control|vga_signal|SCREEN_Y [3]))

	.dataa(\vga_control|vga_signal|SCREEN_Y [2]),
	.datab(\vga_control|vga_signal|SCREEN_Y [4]),
	.datac(gnd),
	.datad(\vga_control|vga_signal|SCREEN_Y [3]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~1 .lut_mask = 16'h0011;
defparam \vga_control|vga_color|VGA_R_m~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N26
cycloneive_lcell_comb \vga_control|vga_color|LessThan5~0 (
// Equation(s):
// \vga_control|vga_color|LessThan5~0_combout  = ((\vga_control|vga_color|VGA_R_m~1_combout  & ((!\vga_control|vga_signal|SCREEN_Y [0]) # (!\vga_control|vga_signal|SCREEN_Y [1])))) # (!\vga_control|vga_signal|SCREEN_Y [5])

	.dataa(\vga_control|vga_color|VGA_R_m~1_combout ),
	.datab(\vga_control|vga_signal|SCREEN_Y [5]),
	.datac(\vga_control|vga_signal|SCREEN_Y [1]),
	.datad(\vga_control|vga_signal|SCREEN_Y [0]),
	.cin(gnd),
	.combout(\vga_control|vga_color|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|LessThan5~0 .lut_mask = 16'h3BBB;
defparam \vga_control|vga_color|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N12
cycloneive_lcell_comb \vga_control|vga_color|LessThan5~1 (
// Equation(s):
// \vga_control|vga_color|LessThan5~1_combout  = ((!\vga_control|vga_signal|SCREEN_Y [6] & (\vga_control|vga_color|LessThan5~0_combout  & !\vga_control|vga_signal|SCREEN_Y [7]))) # (!\vga_control|vga_signal|SCREEN_Y [8])

	.dataa(\vga_control|vga_signal|SCREEN_Y [6]),
	.datab(\vga_control|vga_signal|SCREEN_Y [8]),
	.datac(\vga_control|vga_color|LessThan5~0_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y [7]),
	.cin(gnd),
	.combout(\vga_control|vga_color|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|LessThan5~1 .lut_mask = 16'h3373;
defparam \vga_control|vga_color|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N10
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~7 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~7_combout  = (\vga_control|vga_signal|SCREEN_X [1] & ((\vga_control|vga_signal|SCREEN_X [0]) # (!\vga_control|vga_signal|SCREEN_X [6])))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_X [1]),
	.datac(\vga_control|vga_signal|SCREEN_X [6]),
	.datad(\vga_control|vga_signal|SCREEN_X [0]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~7 .lut_mask = 16'hCC0C;
defparam \vga_control|vga_color|VGA_R_m~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N20
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~8 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~8_combout  = (\vga_control|vga_signal|SCREEN_X [2] & ((\vga_control|vga_signal|SCREEN_X [4]) # ((\vga_control|vga_signal|SCREEN_X [3] & \vga_control|vga_color|VGA_R_m~7_combout )))) # (!\vga_control|vga_signal|SCREEN_X [2] & 
// (\vga_control|vga_signal|SCREEN_X [4] & ((\vga_control|vga_signal|SCREEN_X [3]) # (\vga_control|vga_color|VGA_R_m~7_combout ))))

	.dataa(\vga_control|vga_signal|SCREEN_X [2]),
	.datab(\vga_control|vga_signal|SCREEN_X [3]),
	.datac(\vga_control|vga_signal|SCREEN_X [4]),
	.datad(\vga_control|vga_color|VGA_R_m~7_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~8 .lut_mask = 16'hF8E0;
defparam \vga_control|vga_color|VGA_R_m~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N22
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~9 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~9_combout  = (\vga_control|vga_signal|SCREEN_X [5] & (\vga_control|vga_signal|SCREEN_X [6] & (\vga_control|vga_signal|SCREEN_X [4] & \vga_control|vga_color|VGA_R_m~8_combout ))) # (!\vga_control|vga_signal|SCREEN_X [5] & 
// (!\vga_control|vga_signal|SCREEN_X [6] & (!\vga_control|vga_signal|SCREEN_X [4] & !\vga_control|vga_color|VGA_R_m~8_combout )))

	.dataa(\vga_control|vga_signal|SCREEN_X [5]),
	.datab(\vga_control|vga_signal|SCREEN_X [6]),
	.datac(\vga_control|vga_signal|SCREEN_X [4]),
	.datad(\vga_control|vga_color|VGA_R_m~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~9 .lut_mask = 16'h8001;
defparam \vga_control|vga_color|VGA_R_m~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \vga_control|vga_color|LessThan4~0 (
// Equation(s):
// \vga_control|vga_color|LessThan4~0_combout  = (\vga_control|vga_signal|SCREEN_Y [2] & (\vga_control|vga_signal|SCREEN_Y [4] & (\vga_control|vga_signal|SCREEN_Y [5] & \vga_control|vga_signal|SCREEN_Y [3])))

	.dataa(\vga_control|vga_signal|SCREEN_Y [2]),
	.datab(\vga_control|vga_signal|SCREEN_Y [4]),
	.datac(\vga_control|vga_signal|SCREEN_Y [5]),
	.datad(\vga_control|vga_signal|SCREEN_Y [3]),
	.cin(gnd),
	.combout(\vga_control|vga_color|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|LessThan4~0 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N0
cycloneive_lcell_comb \vga_control|vga_color|LessThan4~1 (
// Equation(s):
// \vga_control|vga_color|LessThan4~1_combout  = (\vga_control|vga_signal|SCREEN_Y [7] & ((\vga_control|vga_signal|SCREEN_Y [6]) # ((\vga_control|vga_color|LessThan4~0_combout  & \vga_control|vga_signal|SCREEN_Y [1]))))

	.dataa(\vga_control|vga_signal|SCREEN_Y [6]),
	.datab(\vga_control|vga_color|LessThan4~0_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [1]),
	.datad(\vga_control|vga_signal|SCREEN_Y [7]),
	.cin(gnd),
	.combout(\vga_control|vga_color|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|LessThan4~1 .lut_mask = 16'hEA00;
defparam \vga_control|vga_color|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N6
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~10 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~10_combout  = ((\vga_control|vga_color|VGA_R_m~9_combout ) # ((!\vga_control|vga_signal|SCREEN_Y [8] & !\vga_control|vga_color|LessThan4~1_combout ))) # (!\vga_control|vga_color|LessThan5~1_combout )

	.dataa(\vga_control|vga_color|LessThan5~1_combout ),
	.datab(\vga_control|vga_signal|SCREEN_Y [8]),
	.datac(\vga_control|vga_color|VGA_R_m~9_combout ),
	.datad(\vga_control|vga_color|LessThan4~1_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~10 .lut_mask = 16'hF5F7;
defparam \vga_control|vga_color|VGA_R_m~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N28
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~6 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~6_combout  = ((\vga_control|vga_signal|SCREEN_X [9]) # ((\vga_control|vga_signal|SCREEN_X [7]) # (!\SW[17]~input_o ))) # (!\vga_control|vga_signal|SCREEN_X [8])

	.dataa(\vga_control|vga_signal|SCREEN_X [8]),
	.datab(\vga_control|vga_signal|SCREEN_X [9]),
	.datac(\SW[17]~input_o ),
	.datad(\vga_control|vga_signal|SCREEN_X [7]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~6 .lut_mask = 16'hFFDF;
defparam \vga_control|vga_color|VGA_R_m~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N16
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~3 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~3_combout  = (\vga_control|vga_signal|SCREEN_Y [6]) # ((\vga_control|vga_signal|SCREEN_Y [1] & (\vga_control|vga_color|LessThan4~0_combout  & \vga_control|vga_signal|SCREEN_Y [0])))

	.dataa(\vga_control|vga_signal|SCREEN_Y [6]),
	.datab(\vga_control|vga_signal|SCREEN_Y [1]),
	.datac(\vga_control|vga_color|LessThan4~0_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y [0]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~3 .lut_mask = 16'hEAAA;
defparam \vga_control|vga_color|VGA_R_m~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N30
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~4 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~4_combout  = (\vga_control|vga_signal|SCREEN_Y [7] & (!\vga_control|vga_signal|SCREEN_Y [8] & \vga_control|vga_color|VGA_R_m~3_combout ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [7]),
	.datac(\vga_control|vga_signal|SCREEN_Y [8]),
	.datad(\vga_control|vga_color|VGA_R_m~3_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~4 .lut_mask = 16'h0C00;
defparam \vga_control|vga_color|VGA_R_m~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N24
cycloneive_lcell_comb \vga_control|vga_color|always1~2 (
// Equation(s):
// \vga_control|vga_color|always1~2_combout  = (!\vga_control|vga_signal|SCREEN_X [2] & (!\vga_control|vga_signal|SCREEN_X [3] & !\vga_control|vga_signal|SCREEN_X [1]))

	.dataa(\vga_control|vga_signal|SCREEN_X [2]),
	.datab(\vga_control|vga_signal|SCREEN_X [3]),
	.datac(\vga_control|vga_signal|SCREEN_X [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_control|vga_color|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|always1~2 .lut_mask = 16'h0101;
defparam \vga_control|vga_color|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N2
cycloneive_lcell_comb \vga_control|vga_color|always1~3 (
// Equation(s):
// \vga_control|vga_color|always1~3_combout  = (\vga_control|vga_signal|SCREEN_X [6] & (((\vga_control|vga_color|always1~2_combout ) # (!\vga_control|vga_signal|SCREEN_X [4])) # (!\vga_control|vga_signal|SCREEN_X [5])))

	.dataa(\vga_control|vga_signal|SCREEN_X [5]),
	.datab(\vga_control|vga_signal|SCREEN_X [4]),
	.datac(\vga_control|vga_signal|SCREEN_X [6]),
	.datad(\vga_control|vga_color|always1~2_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|always1~3 .lut_mask = 16'hF070;
defparam \vga_control|vga_color|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N28
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~0 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~0_combout  = (!\vga_control|vga_signal|SCREEN_Y [7] & (\vga_control|vga_signal|SCREEN_Y [8] & !\vga_control|vga_signal|SCREEN_Y [6]))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y [7]),
	.datac(\vga_control|vga_signal|SCREEN_Y [8]),
	.datad(\vga_control|vga_signal|SCREEN_Y [6]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~0 .lut_mask = 16'h0030;
defparam \vga_control|vga_color|VGA_R_m~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N14
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~2 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~2_combout  = (\vga_control|vga_color|VGA_R_m~0_combout  & (((\vga_control|vga_color|VGA_R_m~1_combout  & !\vga_control|vga_signal|SCREEN_Y [1])) # (!\vga_control|vga_signal|SCREEN_Y [5])))

	.dataa(\vga_control|vga_color|VGA_R_m~1_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~0_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [1]),
	.datad(\vga_control|vga_signal|SCREEN_Y [5]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~2 .lut_mask = 16'h08CC;
defparam \vga_control|vga_color|VGA_R_m~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N2
cycloneive_lcell_comb \vga_control|vga_color|always1~0 (
// Equation(s):
// \vga_control|vga_color|always1~0_combout  = (\vga_control|vga_signal|SCREEN_X [0] & (\vga_control|vga_signal|SCREEN_X [3] & (\vga_control|vga_signal|SCREEN_X [1] & \vga_control|vga_signal|SCREEN_X [2])))

	.dataa(\vga_control|vga_signal|SCREEN_X [0]),
	.datab(\vga_control|vga_signal|SCREEN_X [3]),
	.datac(\vga_control|vga_signal|SCREEN_X [1]),
	.datad(\vga_control|vga_signal|SCREEN_X [2]),
	.cin(gnd),
	.combout(\vga_control|vga_color|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|always1~0 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N18
cycloneive_lcell_comb \vga_control|vga_color|always1~1 (
// Equation(s):
// \vga_control|vga_color|always1~1_combout  = (!\vga_control|vga_signal|SCREEN_X [6] & ((\vga_control|vga_signal|SCREEN_X [5]) # ((\vga_control|vga_signal|SCREEN_X [4]) # (\vga_control|vga_color|always1~0_combout ))))

	.dataa(\vga_control|vga_signal|SCREEN_X [5]),
	.datab(\vga_control|vga_signal|SCREEN_X [6]),
	.datac(\vga_control|vga_signal|SCREEN_X [4]),
	.datad(\vga_control|vga_color|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|always1~1 .lut_mask = 16'h3332;
defparam \vga_control|vga_color|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y51_N4
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~5 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~5_combout  = (\vga_control|vga_color|VGA_R_m~4_combout  & ((\vga_control|vga_color|always1~3_combout ) # ((\vga_control|vga_color|always1~1_combout )))) # (!\vga_control|vga_color|VGA_R_m~4_combout  & 
// (\vga_control|vga_color|VGA_R_m~2_combout  & ((\vga_control|vga_color|always1~3_combout ) # (\vga_control|vga_color|always1~1_combout ))))

	.dataa(\vga_control|vga_color|VGA_R_m~4_combout ),
	.datab(\vga_control|vga_color|always1~3_combout ),
	.datac(\vga_control|vga_color|VGA_R_m~2_combout ),
	.datad(\vga_control|vga_color|always1~1_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~5 .lut_mask = 16'hFAC8;
defparam \vga_control|vga_color|VGA_R_m~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N18
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m~11 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m~11_combout  = (\vga_control|vga_color|VGA_R_m~10_combout ) # ((\vga_control|vga_color|VGA_R_m~6_combout ) # ((\vga_control|vga_signal|SCREEN_Y [9]) # (\vga_control|vga_color|VGA_R_m~5_combout )))

	.dataa(\vga_control|vga_color|VGA_R_m~10_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~6_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y [9]),
	.datad(\vga_control|vga_color|VGA_R_m~5_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m~11 .lut_mask = 16'hFFFE;
defparam \vga_control|vga_color|VGA_R_m~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N0
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[0]~0 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[0]~0_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[0]~0 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N1
dffeas \vga_control|vga_color|VGA_B[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[0] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N22
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[1]~1 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[1]~1_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3] & (\vga_control|vga_color|LessThan1~0_combout  & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datac(\vga_control|vga_color|LessThan1~0_combout ),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[1]~1 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N23
dffeas \vga_control|vga_color|VGA_B[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[1] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N24
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[2]~2 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[2]~2_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[2]~2 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N25
dffeas \vga_control|vga_color|VGA_B[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[2] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N10
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[3]~3 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[3]~3_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5] & (\vga_control|vga_color|LessThan1~0_combout  & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(\vga_control|vga_color|LessThan1~0_combout ),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[3]~3 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N11
dffeas \vga_control|vga_color|VGA_B[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[3] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N8
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[4]~4 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[4]~4_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[4]~4 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N9
dffeas \vga_control|vga_color|VGA_B[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[4] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N14
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[5]~5 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[5]~5_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[5]~5 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N15
dffeas \vga_control|vga_color|VGA_B[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[5]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[5] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N20
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[6]~6 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[6]~6_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[6]~6 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N21
dffeas \vga_control|vga_color|VGA_B[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[6] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N2
cycloneive_lcell_comb \vga_control|vga_color|VGA_B_m[7]~7 (
// Equation(s):
// \vga_control|vga_color|VGA_B_m[7]~7_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9] & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_B_m[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B_m[7]~7 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_B_m[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N3
dffeas \vga_control|vga_color|VGA_B[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_B_m[7]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_B[7] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N16
cycloneive_lcell_comb \vga_control|vga_signal|always1~0 (
// Equation(s):
// \vga_control|vga_signal|always1~0_combout  = (!\vga_control|vga_signal|Add0~14_combout  & ((\vga_control|vga_signal|Equal0~2_combout ) # (!\vga_control|vga_signal|Add0~16_combout )))

	.dataa(\vga_control|vga_signal|Equal0~2_combout ),
	.datab(gnd),
	.datac(\vga_control|vga_signal|Add0~14_combout ),
	.datad(\vga_control|vga_signal|Add0~16_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~0 .lut_mask = 16'h0A0F;
defparam \vga_control|vga_signal|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N24
cycloneive_lcell_comb \vga_control|vga_signal|always1~2 (
// Equation(s):
// \vga_control|vga_signal|always1~2_combout  = (!\vga_control|vga_signal|always1~1_combout  & (!\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout  & ((\vga_control|vga_signal|always1~0_combout ) # (!\vga_control|vga_signal|SCREEN_X_m[9]~0_combout ))))

	.dataa(\vga_control|vga_signal|SCREEN_X_m[9]~0_combout ),
	.datab(\vga_control|vga_signal|always1~0_combout ),
	.datac(\vga_control|vga_signal|always1~1_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~2 .lut_mask = 16'h000D;
defparam \vga_control|vga_signal|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y50_N25
dffeas \vga_control|vga_signal|VGA_BLANK_N (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|always1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|VGA_BLANK_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|VGA_BLANK_N .is_wysiwyg = "true";
defparam \vga_control|vga_signal|VGA_BLANK_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N28
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[0]~0 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[0]~0_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[0]~0 .lut_mask = 16'hA200;
defparam \vga_control|vga_color|VGA_G_m[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N29
dffeas \vga_control|vga_color|VGA_G[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[0]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[0] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N16
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[1]~1 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[1]~1_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[1]~1 .lut_mask = 16'h8088;
defparam \vga_control|vga_color|VGA_G_m[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N17
dffeas \vga_control|vga_color|VGA_G[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[1] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N2
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[2]~2 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[2]~2_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[2]~2 .lut_mask = 16'hA200;
defparam \vga_control|vga_color|VGA_G_m[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N3
dffeas \vga_control|vga_color|VGA_G[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[2] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N30
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[3]~3 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[3]~3_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[3]~3 .lut_mask = 16'h8088;
defparam \vga_control|vga_color|VGA_G_m[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N31
dffeas \vga_control|vga_color|VGA_G[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[3]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[3] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N20
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[4]~4 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[4]~4_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [16]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[4]~4 .lut_mask = 16'hA200;
defparam \vga_control|vga_color|VGA_G_m[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N21
dffeas \vga_control|vga_color|VGA_G[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[4] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N26
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[5]~5 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[5]~5_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [17]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[5]~5 .lut_mask = 16'hA200;
defparam \vga_control|vga_color|VGA_G_m[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N27
dffeas \vga_control|vga_color|VGA_G[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[5]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[5] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N12
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[6]~6 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[6]~6_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [18]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[6]~6 .lut_mask = 16'hA200;
defparam \vga_control|vga_color|VGA_G_m[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N13
dffeas \vga_control|vga_color|VGA_G[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[6]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[6] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N12
cycloneive_lcell_comb \vga_control|vga_color|VGA_G_m[7]~7 (
// Equation(s):
// \vga_control|vga_color|VGA_G_m[7]~7_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|LessThan1~0_combout  & ((\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]) # 
// (!\vga_control|vga_color|VGA_R_m~11_combout ))))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|LessThan1~0_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [19]),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_G_m[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G_m[7]~7 .lut_mask = 16'h8088;
defparam \vga_control|vga_color|VGA_G_m[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N13
dffeas \vga_control|vga_color|VGA_G[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_G_m[7]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_G[7] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y50_N8
cycloneive_lcell_comb \vga_control|vga_signal|always1~4 (
// Equation(s):
// \vga_control|vga_signal|always1~4_combout  = (\vga_control|vga_signal|Add0~8_combout  & ((\vga_control|vga_signal|Add0~12_combout ) # ((\vga_control|vga_signal|Add0~4_combout ) # (\vga_control|vga_signal|Add0~6_combout ))))

	.dataa(\vga_control|vga_signal|Add0~12_combout ),
	.datab(\vga_control|vga_signal|Add0~8_combout ),
	.datac(\vga_control|vga_signal|Add0~4_combout ),
	.datad(\vga_control|vga_signal|Add0~6_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~4 .lut_mask = 16'hCCC8;
defparam \vga_control|vga_signal|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N6
cycloneive_lcell_comb \vga_control|vga_signal|always1~3 (
// Equation(s):
// \vga_control|vga_signal|always1~3_combout  = (\vga_control|vga_signal|Add0~14_combout  & (\vga_control|vga_signal|Add0~18_combout  & !\vga_control|vga_signal|Add0~16_combout ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|Add0~14_combout ),
	.datac(\vga_control|vga_signal|Add0~18_combout ),
	.datad(\vga_control|vga_signal|Add0~16_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~3 .lut_mask = 16'h00C0;
defparam \vga_control|vga_signal|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y50_N4
cycloneive_lcell_comb \vga_control|vga_signal|always1~5 (
// Equation(s):
// \vga_control|vga_signal|always1~5_combout  = ((\vga_control|vga_signal|Add0~12_combout  & (\vga_control|vga_signal|always1~4_combout  & \vga_control|vga_signal|Add0~10_combout )) # (!\vga_control|vga_signal|Add0~12_combout  & 
// (!\vga_control|vga_signal|always1~4_combout  & !\vga_control|vga_signal|Add0~10_combout ))) # (!\vga_control|vga_signal|always1~3_combout )

	.dataa(\vga_control|vga_signal|Add0~12_combout ),
	.datab(\vga_control|vga_signal|always1~4_combout ),
	.datac(\vga_control|vga_signal|Add0~10_combout ),
	.datad(\vga_control|vga_signal|always1~3_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~5 .lut_mask = 16'h81FF;
defparam \vga_control|vga_signal|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y50_N5
dffeas \vga_control|vga_signal|VGA_HS (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|always1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|VGA_HS .is_wysiwyg = "true";
defparam \vga_control|vga_signal|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N10
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[0]~12 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[0]~12_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [22]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[0]~12 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N11
dffeas \vga_control|vga_color|VGA_R[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[0] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N4
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[1]~13 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[1]~13_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [23]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[1]~13 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N5
dffeas \vga_control|vga_color|VGA_R[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[1]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[1] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y24_N3
dffeas \sdram_control|sdram_model|sdram_controller|za_data[24] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[24]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[24] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y35_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[25] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[25]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[25] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y35_N10
dffeas \sdram_control|sdram_model|sdram_controller|za_data[26] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[26]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[26] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y35_N3
dffeas \sdram_control|sdram_model|sdram_controller|za_data[27] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[27]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[27] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y34_N24
dffeas \sdram_control|sdram_model|sdram_controller|za_data[28] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[28]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[28] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y32_N17
dffeas \sdram_control|sdram_model|sdram_controller|za_data[29] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DRAM_DQ[29]~input_o ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|za_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|za_data[29] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|za_data[29] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 (
	.portawe(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.ena0(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\sdram_control|rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\KEY[0]~input_o ),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\sdram_control|sdram_model|sdram_controller|za_data [29],\sdram_control|sdram_model|sdram_controller|za_data [28],\sdram_control|sdram_model|sdram_controller|za_data [27],\sdram_control|sdram_model|sdram_controller|za_data [26],
\sdram_control|sdram_model|sdram_controller|za_data [25],\sdram_control|sdram_model|sdram_controller|za_data [24]}),
	.portaaddr({\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_a [8],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [7],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [6],
\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [5],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [4],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [3],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [2],
\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [1],\sdram_control|rd_fifo|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr({\sdram_control|rd_fifo|dcfifo_component|auto_generated|ram_address_b [8],\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ,\sdram_control|rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .clk0_core_clock_enable = "ena0";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .clk1_output_clock_enable = "ena1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .data_interleave_offset_in_bits = 1;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .data_interleave_width_in_bits = 1;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .logical_ram_name = "sdram_control:sdram_control|sdram_fifo:rd_fifo|dcfifo:dcfifo_component|dcfifo_49n1:auto_generated|altsyncram_kv61:fifo_ram|ALTSYNCRAM";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .operation_mode = "dual_port";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_address_clear = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_address_width = 9;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_byte_enable_clock = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_data_out_clear = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_data_out_clock = "none";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_data_width = 18;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_first_address = 0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_first_bit_number = 24;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_last_address = 511;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_logical_ram_depth = 512;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_logical_ram_width = 32;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_address_clear = "clear1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_address_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_address_width = 9;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_data_out_clear = "clear1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_data_out_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_data_width = 18;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_first_address = 0;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_first_bit_number = 24;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_last_address = 511;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_logical_ram_depth = 512;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_logical_ram_width = 32;
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .port_b_read_enable_clock = "clock1";
defparam \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N26
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[2]~14 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[2]~14_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24] & (\vga_control|vga_color|LessThan1~0_combout  & 
// \vga_control|vga_color|VGA_R_m~11_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [24]),
	.datac(\vga_control|vga_color|LessThan1~0_combout ),
	.datad(\vga_control|vga_color|VGA_R_m~11_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[2]~14 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N27
dffeas \vga_control|vga_color|VGA_R[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[2]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[2] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N18
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[3]~15 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[3]~15_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [25]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[3]~15 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N19
dffeas \vga_control|vga_color|VGA_R[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[3]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[3] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N8
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[4]~16 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[4]~16_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [26]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[4]~16 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N9
dffeas \vga_control|vga_color|VGA_R[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[4] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N22
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[5]~17 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[5]~17_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [27]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[5]~17 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N23
dffeas \vga_control|vga_color|VGA_R[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[5]~17_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[5] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y51_N4
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[6]~18 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[6]~18_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\vga_control|vga_color|LessThan1~0_combout  & \sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b 
// [28])))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\vga_control|vga_color|LessThan1~0_combout ),
	.datad(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [28]),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[6]~18 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y51_N5
dffeas \vga_control|vga_color|VGA_R[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[6]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[6] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N24
cycloneive_lcell_comb \vga_control|vga_color|VGA_R_m[7]~19 (
// Equation(s):
// \vga_control|vga_color|VGA_R_m[7]~19_combout  = (\vga_control|vga_color|VGA_R[5]~0_combout  & (\vga_control|vga_color|VGA_R_m~11_combout  & (\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29] & 
// \vga_control|vga_color|LessThan1~0_combout )))

	.dataa(\vga_control|vga_color|VGA_R[5]~0_combout ),
	.datab(\vga_control|vga_color|VGA_R_m~11_combout ),
	.datac(\sdram_control|rd_fifo|dcfifo_component|auto_generated|fifo_ram|q_b [29]),
	.datad(\vga_control|vga_color|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_color|VGA_R_m[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R_m[7]~19 .lut_mask = 16'h8000;
defparam \vga_control|vga_color|VGA_R_m[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y47_N25
dffeas \vga_control|vga_color|VGA_R[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_color|VGA_R_m[7]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_color|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_color|VGA_R[7] .is_wysiwyg = "true";
defparam \vga_control|vga_color|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneive_lcell_comb \vga_control|vga_signal|always1~6 (
// Equation(s):
// \vga_control|vga_signal|always1~6_combout  = (\vga_control|vga_signal|SCREEN_Y_m[2]~5_combout ) # ((\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ) # (!\vga_control|vga_signal|always1~1_combout ))

	.dataa(gnd),
	.datab(\vga_control|vga_signal|SCREEN_Y_m[2]~5_combout ),
	.datac(\vga_control|vga_signal|always1~1_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[9]~0_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~6 .lut_mask = 16'hFFCF;
defparam \vga_control|vga_signal|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \vga_control|vga_signal|always1~7 (
// Equation(s):
// \vga_control|vga_signal|always1~7_combout  = (\vga_control|vga_signal|always1~6_combout ) # ((\vga_control|vga_signal|SCREEN_Y_m[4]~6_combout ) # ((!\vga_control|vga_signal|SCREEN_Y_m[1]~8_combout ) # (!\vga_control|vga_signal|SCREEN_Y_m[3]~7_combout )))

	.dataa(\vga_control|vga_signal|always1~6_combout ),
	.datab(\vga_control|vga_signal|SCREEN_Y_m[4]~6_combout ),
	.datac(\vga_control|vga_signal|SCREEN_Y_m[3]~7_combout ),
	.datad(\vga_control|vga_signal|SCREEN_Y_m[1]~8_combout ),
	.cin(gnd),
	.combout(\vga_control|vga_signal|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_control|vga_signal|always1~7 .lut_mask = 16'hEFFF;
defparam \vga_control|vga_signal|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N13
dffeas \vga_control|vga_signal|VGA_VS (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\vga_control|vga_signal|always1~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_control|vga_signal|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_control|vga_signal|VGA_VS .is_wysiwyg = "true";
defparam \vga_control|vga_signal|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[36] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[36] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N7
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[36] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[36] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [36])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [36])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [36]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [36]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|m_addr[6]~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q )) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|f_pop~q  & \sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~0 .lut_mask = 16'hACA0;
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N13
dffeas \sdram_control|sdram_model|sdram_controller|i_addr[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|sdram_model|sdram_controller|i_state.111~q ),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_addr[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N17
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector116~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector116~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12] & 
// ((!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|active_addr [0]) # 
// (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [0]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector116~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector116~0 .lut_mask = 16'h0F5C;
defparam \sdram_control|sdram_model|sdram_controller|Selector116~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector116~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector116~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector116~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout )) # (!\sdram_control|sdram_model|sdram_controller|Selector116~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr 
// [11]))))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector116~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[36]~16_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [11]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector116~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector116~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector116~1 .lut_mask = 16'hBBC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector116~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|m_addr[6]~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout  & (!\sdram_control|sdram_model|sdram_controller|m_state.100000000~q  & 
// !\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_addr[6]~1_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.100000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~2 .lut_mask = 16'h000C;
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y34_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector116~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout  = \sdram_control|RAM_ADDR_m [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout  = \sdram_control|RAM_ADDR_m [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [1]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [37]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [37]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [37]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [37]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y32_N27
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector115~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector115~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12] & 
// ((!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|active_addr [1]) # 
// (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [1]),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector115~0 .lut_mask = 16'h3374;
defparam \sdram_control|sdram_model|sdram_controller|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector115~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector115~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector115~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout )) # (!\sdram_control|sdram_model|sdram_controller|Selector115~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr 
// [12]))))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector115~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[37]~17_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [12]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector115~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector115~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector115~1 .lut_mask = 16'hBBC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector115~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector115~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout  = \sdram_control|RAM_ADDR_m [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [2]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout  = \sdram_control|RAM_ADDR_m [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [2]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [38]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [38]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [38]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [38]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y32_N13
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector114~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector114~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12] & 
// ((!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|active_addr [2]) # 
// (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [2]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector114~0 .lut_mask = 16'h0F5C;
defparam \sdram_control|sdram_model|sdram_controller|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector114~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector114~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector114~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout )) # (!\sdram_control|sdram_model|sdram_controller|Selector114~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr 
// [13]))))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector114~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[38]~18_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [13]),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector114~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector114~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector114~1 .lut_mask = 16'hBBC0;
defparam \sdram_control|sdram_model|sdram_controller|Selector114~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector114~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout  = \sdram_control|RAM_ADDR_m [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [3]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N31
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout  = \sdram_control|RAM_ADDR_m [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [3]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [39]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [39]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [39]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [39]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19 .lut_mask = 16'hF0AA;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N17
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector113~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector113~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12])) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr [3])))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [3]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector113~0 .lut_mask = 16'h1F1A;
defparam \sdram_control|sdram_model|sdram_controller|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector113~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector113~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector113~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout ))) # (!\sdram_control|sdram_model|sdram_controller|Selector113~0_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr 
// [14])))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector113~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [14]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[39]~19_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector113~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector113~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector113~1 .lut_mask = 16'hCFA0;
defparam \sdram_control|sdram_model|sdram_controller|Selector113~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y42_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector113~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout  = \sdram_control|RAM_ADDR_m [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [4]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N11
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout  = \sdram_control|RAM_ADDR_m [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [4]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N13
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [40]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [40]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [40]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [40]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N17
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector112~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector112~0_combout  = (\sdram_control|sdram_model|sdram_controller|Selector41~0_combout  & ((\sdram_control|sdram_model|sdram_controller|f_pop~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout )) # (!\sdram_control|sdram_model|sdram_controller|f_pop~q  & ((\sdram_control|sdram_model|sdram_controller|active_addr [4]))))) # 
// (!\sdram_control|sdram_model|sdram_controller|Selector41~0_combout  & (((\sdram_control|sdram_model|sdram_controller|active_addr [4]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[40]~20_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_addr [4]),
	.datad(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector112~0 .lut_mask = 16'hD8F0;
defparam \sdram_control|sdram_model|sdram_controller|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector112~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector112~1_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|active_addr [15])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector112~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector112~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [15]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector112~1 .lut_mask = 16'hFA72;
defparam \sdram_control|sdram_model|sdram_controller|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[4] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector112~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[4] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout  = \sdram_control|RAM_ADDR_m [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [5]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout  = \sdram_control|RAM_ADDR_m [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [5]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N9
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [41]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [41]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [41]),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [41]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21 .lut_mask = 16'hFA0A;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N25
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector111~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector111~0_combout  = (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|f_select~combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout ))) # (!\sdram_control|sdram_model|sdram_controller|f_select~combout  & (\sdram_control|sdram_model|sdram_controller|active_addr 
// [5]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [5]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[41]~21_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector111~0 .lut_mask = 16'h0C0A;
defparam \sdram_control|sdram_model|sdram_controller|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector111~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector111~1_combout  = (\sdram_control|sdram_model|sdram_controller|Selector111~0_combout ) # ((\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|active_addr [16]) # (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [16]),
	.datab(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector111~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector111~1 .lut_mask = 16'hFF8C;
defparam \sdram_control|sdram_model|sdram_controller|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[5] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector111~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[5] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[42] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[42] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[42] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[42] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [42]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [42]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [42]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [42]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22 .lut_mask = 16'hFA50;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector110~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector110~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12] & 
// (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ) # 
// (\sdram_control|sdram_model|sdram_controller|active_addr [6]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [6]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector110~0 .lut_mask = 16'h5752;
defparam \sdram_control|sdram_model|sdram_controller|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector110~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector110~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector110~0_combout  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout )) # (!\sdram_control|sdram_model|sdram_controller|Selector110~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr 
// [17]))))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector110~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[42]~22_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector110~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [17]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector110~1 .lut_mask = 16'hDAD0;
defparam \sdram_control|sdram_model|sdram_controller|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[6] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector110~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[43] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[43] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder_combout  = \sdram_control|RAM_ADDR_m [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [7]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N1
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [43]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [43]))

	.dataa(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datab(gnd),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [43]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [43]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23 .lut_mask = 16'hFA50;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector109~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector109~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & 
// (!\sdram_control|sdram_model|sdram_controller|i_addr [12]))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|f_pop~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|f_pop~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector109~0 .lut_mask = 16'h1F10;
defparam \sdram_control|sdram_model|sdram_controller|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector109~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector109~1_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector109~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr [7]) # ((\sdram_control|sdram_model|sdram_controller|Selector109~0_combout  & 
// \sdram_control|sdram_model|sdram_controller|Selector41~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [7]),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector109~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector41~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector109~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector109~1 .lut_mask = 16'hCECA;
defparam \sdram_control|sdram_model|sdram_controller|Selector109~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector109~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector109~2_combout  = (\sdram_control|sdram_model|sdram_controller|Selector109~1_combout  & 
// (((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout ) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|Selector109~1_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr [18] & ((\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [18]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[43]~23_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|Selector109~1_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector109~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector109~2 .lut_mask = 16'hCAF0;
defparam \sdram_control|sdram_model|sdram_controller|Selector109~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y9_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[7] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector109~2_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[7] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N15
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[44] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_control|RAM_ADDR_m [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[44] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder_combout  = \sdram_control|RAM_ADDR_m [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [8]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N5
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [44]))) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [44]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [44]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [44]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24 .lut_mask = 16'hFC30;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N11
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector108~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector108~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((!\sdram_control|sdram_model|sdram_controller|i_addr [12] & 
// !\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout )))) # (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr [8]) # 
// ((\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [8]),
	.datab(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector108~0 .lut_mask = 16'h0F3A;
defparam \sdram_control|sdram_model|sdram_controller|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector108~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector108~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector108~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout ))) # (!\sdram_control|sdram_model|sdram_controller|Selector108~0_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr 
// [19])))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector108~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [19]),
	.datab(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[44]~24_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector108~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector108~1 .lut_mask = 16'hF388;
defparam \sdram_control|sdram_model|sdram_controller|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[8] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[8] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout  = \sdram_control|RAM_ADDR_m [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [9]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N17
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout  = \sdram_control|RAM_ADDR_m [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_control|RAM_ADDR_m [9]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder .lut_mask = 16'hFF00;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y34_N23
dffeas \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[61]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout  = (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [45])) # (!\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [45])))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_address~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_1 [45]),
	.datad(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|entry_0 [45]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25 .lut_mask = 16'hF3C0;
defparam \sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y32_N23
dffeas \sdram_control|sdram_model|sdram_controller|active_addr[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|active_rnw~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|active_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|active_addr[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|active_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N20
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector107~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector107~0_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|active_addr [20]))) # (!\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12])))) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [20]),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_addr[6]~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector107~0 .lut_mask = 16'hCF50;
defparam \sdram_control|sdram_model|sdram_controller|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N14
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector107~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector107~1_combout  = (\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & (((\sdram_control|sdram_model|sdram_controller|Selector107~0_combout )))) # 
// (!\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout  & ((\sdram_control|sdram_model|sdram_controller|Selector107~0_combout  & 
// ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout ))) # (!\sdram_control|sdram_model|sdram_controller|Selector107~0_combout  & (\sdram_control|sdram_model|sdram_controller|active_addr 
// [9]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [9]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[45]~25_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|WideOr9~0_combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector107~0_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector107~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector107~1 .lut_mask = 16'hFC0A;
defparam \sdram_control|sdram_model|sdram_controller|Selector107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y13_N11
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[9] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector107~1_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[9] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector106~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector106~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_addr [21]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12]))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [21]),
	.datac(gnd),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector106~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector106~2 .lut_mask = 16'hCC55;
defparam \sdram_control|sdram_model|sdram_controller|Selector106~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector106~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector106~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # ((\sdram_control|sdram_model|sdram_controller|Selector106~2_combout  & 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000001000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector106~2_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector106~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector106~3 .lut_mask = 16'hFF02;
defparam \sdram_control|sdram_model|sdram_controller|Selector106~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y32_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[10] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector106~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[10] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector105~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector105~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_addr [22]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12]))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [22]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector105~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector105~2 .lut_mask = 16'hCF03;
defparam \sdram_control|sdram_model|sdram_controller|Selector105~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector105~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector105~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # ((\sdram_control|sdram_model|sdram_controller|Selector105~2_combout  & 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000001000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector105~2_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector105~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector105~3 .lut_mask = 16'hFF02;
defparam \sdram_control|sdram_model|sdram_controller|Selector105~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y10_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[11] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector105~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[11] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector104~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector104~2_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|active_addr [23]))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (!\sdram_control|sdram_model|sdram_controller|i_addr [12]))

	.dataa(\sdram_control|sdram_model|sdram_controller|i_addr [12]),
	.datab(\sdram_control|sdram_model|sdram_controller|active_addr [23]),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector104~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector104~2 .lut_mask = 16'hC5C5;
defparam \sdram_control|sdram_model|sdram_controller|Selector104~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector104~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector104~3_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # ((\sdram_control|sdram_model|sdram_controller|Selector104~2_combout  & 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000010000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.000001000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector104~2_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector104~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector104~3 .lut_mask = 16'hFF02;
defparam \sdram_control|sdram_model|sdram_controller|Selector104~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_addr[12] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector104~3_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|m_addr[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_addr[12] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector118~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector118~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (\sdram_control|sdram_model|sdram_controller|active_addr [10])) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|f_select~combout  & ((\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout 
// ))) # (!\sdram_control|sdram_model|sdram_controller|f_select~combout  & (\sdram_control|sdram_model|sdram_controller|active_addr [10]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|active_addr [10]),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[46]~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|f_select~combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector118~0 .lut_mask = 16'hACAA;
defparam \sdram_control|sdram_model|sdram_controller|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N24
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|WideOr16~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|WideOr16~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ) # ((\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ) # 
// (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000010000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.000001000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|WideOr16~0 .lut_mask = 16'hFFFC;
defparam \sdram_control|sdram_model|sdram_controller|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_bank[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_bank [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_bank[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_bank[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y33_N28
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector117~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector117~0_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & (((\sdram_control|sdram_model|sdram_controller|active_addr [24])))) # 
// (!\sdram_control|sdram_model|sdram_controller|m_state.000000010~q  & ((\sdram_control|sdram_model|sdram_controller|f_select~combout  & (\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout 
// )) # (!\sdram_control|sdram_model|sdram_controller|f_select~combout  & ((\sdram_control|sdram_model|sdram_controller|active_addr [24])))))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000010~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|the_sdram_model_sdram_controller_input_efifo_module|rd_data[60]~2_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|f_select~combout ),
	.datad(\sdram_control|sdram_model|sdram_controller|active_addr [24]),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector117~0 .lut_mask = 16'hEF40;
defparam \sdram_control|sdram_model|sdram_controller|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N18
dffeas \sdram_control|sdram_model|sdram_controller|m_bank[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector117~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_control|sdram_model|sdram_controller|WideOr16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_bank [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_bank[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_bank[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y14_N4
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[1] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[1] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \main_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector19~1 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector19~1_combout  = (\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & (!\sdram_control|sdram_model|sdram_controller|m_state.000000100~q  & 
// (!\sdram_control|sdram_model|sdram_controller|m_state.010000000~q  & !\sdram_control|sdram_model|sdram_controller|m_state.001000000~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_state.010000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector19~1 .lut_mask = 16'h0002;
defparam \sdram_control|sdram_model|sdram_controller|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector0~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector0~0_combout  = (\sdram_control|sdram_model|sdram_controller|i_state.000~q  & ((\sdram_control|sdram_model|sdram_controller|i_cmd [3]) # (!\sdram_control|sdram_model|sdram_controller|i_state.101~q )))

	.dataa(gnd),
	.datab(\sdram_control|sdram_model|sdram_controller|i_state.000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|i_cmd [3]),
	.datad(\sdram_control|sdram_model|sdram_controller|i_state.101~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector0~0 .lut_mask = 16'hC0CC;
defparam \sdram_control|sdram_model|sdram_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \sdram_control|sdram_model|sdram_controller|i_cmd[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\sdram_control|sdram_model|sdram_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|i_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|i_cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N22
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector19~0 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector19~0_combout  = (!\sdram_control|sdram_model|sdram_controller|m_state.000000001~q  & ((\sdram_control|sdram_model|sdram_controller|init_done~q  & 
// ((!\sdram_control|sdram_model|sdram_controller|refresh_request~q ))) # (!\sdram_control|sdram_model|sdram_controller|init_done~q  & (!\sdram_control|sdram_model|sdram_controller|i_cmd [3]))))

	.dataa(\sdram_control|sdram_model|sdram_controller|init_done~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|i_cmd [3]),
	.datac(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000001~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector19~0 .lut_mask = 16'h001B;
defparam \sdram_control|sdram_model|sdram_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector19~2 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector19~2_combout  = (\sdram_control|sdram_model|sdram_controller|refresh_request~q  & (((!\sdram_control|sdram_model|sdram_controller|m_next.010000000~q  & 
// \sdram_control|sdram_model|sdram_controller|m_state.000000100~q )))) # (!\sdram_control|sdram_model|sdram_controller|refresh_request~q  & ((\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ) # 
// ((!\sdram_control|sdram_model|sdram_controller|m_next.010000000~q  & \sdram_control|sdram_model|sdram_controller|m_state.000000100~q ))))

	.dataa(\sdram_control|sdram_model|sdram_controller|refresh_request~q ),
	.datab(\sdram_control|sdram_model|sdram_controller|m_state.001000000~q ),
	.datac(\sdram_control|sdram_model|sdram_controller|m_next.010000000~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|m_state.000000100~q ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector19~2 .lut_mask = 16'h4F44;
defparam \sdram_control|sdram_model|sdram_controller|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneive_lcell_comb \sdram_control|sdram_model|sdram_controller|Selector19~3 (
// Equation(s):
// \sdram_control|sdram_model|sdram_controller|Selector19~3_combout  = (!\sdram_control|sdram_model|sdram_controller|Selector19~0_combout  & (((!\sdram_control|sdram_model|sdram_controller|Selector19~1_combout  & 
// !\sdram_control|sdram_model|sdram_controller|Selector19~2_combout )) # (!\sdram_control|sdram_model|sdram_controller|active_cs_n~q )))

	.dataa(\sdram_control|sdram_model|sdram_controller|Selector19~1_combout ),
	.datab(\sdram_control|sdram_model|sdram_controller|Selector19~0_combout ),
	.datac(\sdram_control|sdram_model|sdram_controller|active_cs_n~q ),
	.datad(\sdram_control|sdram_model|sdram_controller|Selector19~2_combout ),
	.cin(gnd),
	.combout(\sdram_control|sdram_model|sdram_controller|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|Selector19~3 .lut_mask = 16'h0313;
defparam \sdram_control|sdram_model|sdram_controller|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y33_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[3] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[3] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y25_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[2] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[2] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[2] .power_up = "high";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y16_N25
dffeas \sdram_control|sdram_model|sdram_controller|m_cmd[0] (
	.clk(\main_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\sdram_control|sdram_model|sdram_controller|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(!\sdram_control|sdram_model|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_control|sdram_model|sdram_controller|m_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[0] .is_wysiwyg = "true";
defparam \sdram_control|sdram_model|sdram_controller|m_cmd[0] .power_up = "high";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \D5M_D[0]~input (
	.i(D5M_D[0]),
	.ibar(gnd),
	.o(\D5M_D[0]~input_o ));
// synopsys translate_off
defparam \D5M_D[0]~input .bus_hold = "false";
defparam \D5M_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \D5M_D[1]~input (
	.i(D5M_D[1]),
	.ibar(gnd),
	.o(\D5M_D[1]~input_o ));
// synopsys translate_off
defparam \D5M_D[1]~input .bus_hold = "false";
defparam \D5M_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \D5M_D[2]~input (
	.i(D5M_D[2]),
	.ibar(gnd),
	.o(\D5M_D[2]~input_o ));
// synopsys translate_off
defparam \D5M_D[2]~input .bus_hold = "false";
defparam \D5M_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \D5M_D[3]~input (
	.i(D5M_D[3]),
	.ibar(gnd),
	.o(\D5M_D[3]~input_o ));
// synopsys translate_off
defparam \D5M_D[3]~input .bus_hold = "false";
defparam \D5M_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \D5M_D[4]~input (
	.i(D5M_D[4]),
	.ibar(gnd),
	.o(\D5M_D[4]~input_o ));
// synopsys translate_off
defparam \D5M_D[4]~input .bus_hold = "false";
defparam \D5M_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \D5M_D[5]~input (
	.i(D5M_D[5]),
	.ibar(gnd),
	.o(\D5M_D[5]~input_o ));
// synopsys translate_off
defparam \D5M_D[5]~input .bus_hold = "false";
defparam \D5M_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \D5M_D[6]~input (
	.i(D5M_D[6]),
	.ibar(gnd),
	.o(\D5M_D[6]~input_o ));
// synopsys translate_off
defparam \D5M_D[6]~input .bus_hold = "false";
defparam \D5M_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \D5M_D[7]~input (
	.i(D5M_D[7]),
	.ibar(gnd),
	.o(\D5M_D[7]~input_o ));
// synopsys translate_off
defparam \D5M_D[7]~input .bus_hold = "false";
defparam \D5M_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \D5M_D[8]~input (
	.i(D5M_D[8]),
	.ibar(gnd),
	.o(\D5M_D[8]~input_o ));
// synopsys translate_off
defparam \D5M_D[8]~input .bus_hold = "false";
defparam \D5M_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \D5M_D[9]~input (
	.i(D5M_D[9]),
	.ibar(gnd),
	.o(\D5M_D[9]~input_o ));
// synopsys translate_off
defparam \D5M_D[9]~input .bus_hold = "false";
defparam \D5M_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \D5M_D[10]~input (
	.i(D5M_D[10]),
	.ibar(gnd),
	.o(\D5M_D[10]~input_o ));
// synopsys translate_off
defparam \D5M_D[10]~input .bus_hold = "false";
defparam \D5M_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \D5M_D[11]~input (
	.i(D5M_D[11]),
	.ibar(gnd),
	.o(\D5M_D[11]~input_o ));
// synopsys translate_off
defparam \D5M_D[11]~input .bus_hold = "false";
defparam \D5M_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \D5M_FVAL~input (
	.i(D5M_FVAL),
	.ibar(gnd),
	.o(\D5M_FVAL~input_o ));
// synopsys translate_off
defparam \D5M_FVAL~input .bus_hold = "false";
defparam \D5M_FVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \D5M_LVAL~input (
	.i(D5M_LVAL),
	.ibar(gnd),
	.o(\D5M_LVAL~input_o ));
// synopsys translate_off
defparam \D5M_LVAL~input .bus_hold = "false";
defparam \D5M_LVAL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \D5M_PIXLCLK~input (
	.i(D5M_PIXLCLK),
	.ibar(gnd),
	.o(\D5M_PIXLCLK~input_o ));
// synopsys translate_off
defparam \D5M_PIXLCLK~input .bus_hold = "false";
defparam \D5M_PIXLCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \D5M_STROBE~input (
	.i(D5M_STROBE),
	.ibar(gnd),
	.o(\D5M_STROBE~input_o ));
// synopsys translate_off
defparam \D5M_STROBE~input .bus_hold = "false";
defparam \D5M_STROBE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \D5M_SDATA~input (
	.i(D5M_SDATA),
	.ibar(gnd),
	.o(\D5M_SDATA~input_o ));
// synopsys translate_off
defparam \D5M_SDATA~input .bus_hold = "false";
defparam \D5M_SDATA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
