{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698676563821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698676563826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 10:36:03 2023 " "Processing started: Mon Oct 30 10:36:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698676563826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676563826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676563826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698676564300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698676564300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-rtl " "Found design unit 1: lab4-rtl" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698676572119 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698676572119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testBench-test " "Found design unit 1: testBench-test" {  } { { "testBench.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/testBench.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698676572122 ""} { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "testBench.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/testBench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698676572122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698676572147 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_enable lab4.vhd(26) " "VHDL Signal Declaration warning at lab4.vhd(26): used explicit default value for signal \"write_enable\" because signal was never assigned a value" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698676572148 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_data lab4.vhd(27) " "VHDL Signal Declaration warning at lab4.vhd(27): used explicit default value for signal \"write_data\" because signal was never assigned a value" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698676572148 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "address lab4.vhd(29) " "VHDL Signal Declaration warning at lab4.vhd(29): used explicit default value for signal \"address\" because signal was never assigned a value" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698676572148 "|lab4"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "periodMax lab4.vhd(33) " "VHDL Signal Declaration warning at lab4.vhd(33): used explicit default value for signal \"periodMax\" because signal was never assigned a value" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698676572148 "|lab4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lab4.vhd(50) " "VHDL Process Statement warning at lab4.vhd(50): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698676572148 "|lab4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_angle lab4.vhd(91) " "VHDL Process Statement warning at lab4.vhd(91): inferring latch(es) for signal or variable \"current_angle\", which holds its previous value in one or more paths through the process" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698676572149 "|lab4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_angle lab4.vhd(144) " "VHDL Process Statement warning at lab4.vhd(144): inferring latch(es) for signal or variable \"min_angle\", which holds its previous value in one or more paths through the process" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698676572149 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[0\] lab4.vhd(144) " "Inferred latch for \"min_angle\[0\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572150 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[1\] lab4.vhd(144) " "Inferred latch for \"min_angle\[1\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572150 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[2\] lab4.vhd(144) " "Inferred latch for \"min_angle\[2\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572150 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[3\] lab4.vhd(144) " "Inferred latch for \"min_angle\[3\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[4\] lab4.vhd(144) " "Inferred latch for \"min_angle\[4\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[5\] lab4.vhd(144) " "Inferred latch for \"min_angle\[5\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[6\] lab4.vhd(144) " "Inferred latch for \"min_angle\[6\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[7\] lab4.vhd(144) " "Inferred latch for \"min_angle\[7\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[8\] lab4.vhd(144) " "Inferred latch for \"min_angle\[8\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[9\] lab4.vhd(144) " "Inferred latch for \"min_angle\[9\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[10\] lab4.vhd(144) " "Inferred latch for \"min_angle\[10\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[11\] lab4.vhd(144) " "Inferred latch for \"min_angle\[11\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[12\] lab4.vhd(144) " "Inferred latch for \"min_angle\[12\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[13\] lab4.vhd(144) " "Inferred latch for \"min_angle\[13\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[14\] lab4.vhd(144) " "Inferred latch for \"min_angle\[14\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[15\] lab4.vhd(144) " "Inferred latch for \"min_angle\[15\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[16\] lab4.vhd(144) " "Inferred latch for \"min_angle\[16\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[17\] lab4.vhd(144) " "Inferred latch for \"min_angle\[17\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[18\] lab4.vhd(144) " "Inferred latch for \"min_angle\[18\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[19\] lab4.vhd(144) " "Inferred latch for \"min_angle\[19\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[20\] lab4.vhd(144) " "Inferred latch for \"min_angle\[20\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[21\] lab4.vhd(144) " "Inferred latch for \"min_angle\[21\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[22\] lab4.vhd(144) " "Inferred latch for \"min_angle\[22\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[23\] lab4.vhd(144) " "Inferred latch for \"min_angle\[23\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[24\] lab4.vhd(144) " "Inferred latch for \"min_angle\[24\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[25\] lab4.vhd(144) " "Inferred latch for \"min_angle\[25\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[26\] lab4.vhd(144) " "Inferred latch for \"min_angle\[26\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[27\] lab4.vhd(144) " "Inferred latch for \"min_angle\[27\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[28\] lab4.vhd(144) " "Inferred latch for \"min_angle\[28\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[29\] lab4.vhd(144) " "Inferred latch for \"min_angle\[29\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[30\] lab4.vhd(144) " "Inferred latch for \"min_angle\[30\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_angle\[31\] lab4.vhd(144) " "Inferred latch for \"min_angle\[31\]\" at lab4.vhd(144)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572151 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_angle\[0\] lab4.vhd(91) " "Inferred latch for \"current_angle\[0\]\" at lab4.vhd(91)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572152 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_angle\[1\] lab4.vhd(91) " "Inferred latch for \"current_angle\[1\]\" at lab4.vhd(91)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572152 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_angle\[2\] lab4.vhd(91) " "Inferred latch for \"current_angle\[2\]\" at lab4.vhd(91)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572152 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_angle\[3\] lab4.vhd(91) " "Inferred latch for \"current_angle\[3\]\" at lab4.vhd(91)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572152 "|lab4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_angle\[4\] lab4.vhd(91) " "Inferred latch for \"current_angle\[4\]\" at lab4.vhd(91)" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572152 "|lab4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698676572623 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "current_angle\[15\] High " "Register current_angle\[15\] will power up to High" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698676572724 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "current_angle\[14\] High " "Register current_angle\[14\] will power up to High" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698676572724 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "current_angle\[9\] High " "Register current_angle\[9\] will power up to High" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698676572724 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "current_angle\[8\] High " "Register current_angle\[8\] will power up to High" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698676572724 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "current_angle\[6\] High " "Register current_angle\[6\] will power up to High" {  } { { "lab4.vhd" "" { Text "D:/ESD1/DE1_SoC_Lab4/lab4.vhd" 94 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698676572724 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1698676572724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698676572853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698676572853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698676572874 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698676572874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698676572874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698676572874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4889 " "Peak virtual memory: 4889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698676572892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 10:36:12 2023 " "Processing ended: Mon Oct 30 10:36:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698676572892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698676572892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698676572892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698676572892 ""}
