<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3651" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3651{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3651{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3651{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3651{left:122px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#t5_3651{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3651{left:96px;bottom:1046px;}
#t7_3651{left:122px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.61px;}
#t8_3651{left:572px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t9_3651{left:122px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ta_3651{left:122px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3651{left:70px;bottom:990px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tc_3651{left:70px;bottom:973px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_3651{left:70px;bottom:923px;letter-spacing:-0.09px;}
#te_3651{left:156px;bottom:923px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tf_3651{left:70px;bottom:899px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#tg_3651{left:70px;bottom:882px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3651{left:70px;bottom:832px;letter-spacing:-0.09px;}
#ti_3651{left:156px;bottom:832px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tj_3651{left:70px;bottom:808px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tk_3651{left:70px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_3651{left:70px;bottom:774px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_3651{left:70px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_3651{left:70px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#to_3651{left:70px;bottom:682px;letter-spacing:0.13px;}
#tp_3651{left:152px;bottom:682px;letter-spacing:0.16px;word-spacing:0.01px;}
#tq_3651{left:70px;bottom:658px;letter-spacing:-0.14px;}
#tr_3651{left:100px;bottom:658px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#ts_3651{left:238px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_3651{left:70px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3651{left:70px;bottom:615px;}
#tv_3651{left:96px;bottom:619px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tw_3651{left:70px;bottom:592px;}
#tx_3651{left:96px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#ty_3651{left:96px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3651{left:96px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_3651{left:96px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t11_3651{left:70px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t12_3651{left:70px;bottom:495px;}
#t13_3651{left:96px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t14_3651{left:96px;bottom:481px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_3651{left:96px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t16_3651{left:70px;bottom:438px;}
#t17_3651{left:96px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3651{left:70px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3651{left:70px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1a_3651{left:70px;bottom:374px;}
#t1b_3651{left:96px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t1c_3651{left:234px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t1d_3651{left:96px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1e_3651{left:70px;bottom:334px;}
#t1f_3651{left:96px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_3651{left:220px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1h_3651{left:96px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1i_3651{left:96px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1j_3651{left:96px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_3651{left:96px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1l_3651{left:96px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_3651{left:96px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.48px;}

.s1_3651{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3651{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3651{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3651{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3651{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3651{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3651{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3651" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3651Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3651" style="-webkit-user-select: none;"><object width="935" height="1210" data="3651/3651.svg" type="image/svg+xml" id="pdf3651" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3651" class="t s1_3651">Vol. 3B </span><span id="t2_3651" class="t s1_3651">18-19 </span>
<span id="t3_3651" class="t s2_3651">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3651" class="t s3_3651">'FROM' registers in the LBR stack. Elapsed cycles since the last LBR update are reported in the upper 16 bits </span>
<span id="t5_3651" class="t s3_3651">of the 'TO' registers in the LBR stack (see Section 18.6). </span>
<span id="t6_3651" class="t s3_3651">— </span><span id="t7_3651" class="t s4_3651">000111B (64-bit LIP record format), Flags, and LBR_INFO </span><span id="t8_3651" class="t s3_3651">— Stores 64-bit linear address (CS.Base </span>
<span id="t9_3651" class="t s3_3651">+ effective address) of respective source/destination. Misprediction, and elapsed cycles since the last LBR </span>
<span id="ta_3651" class="t s3_3651">update are reported in the LBR_INFO MSR stack. </span>
<span id="tb_3651" class="t s3_3651">Processor’s support for the architectural MSR IA32_PERF_CAPABILITIES is provided by CPUID.01H:ECX[PERF_CA- </span>
<span id="tc_3651" class="t s3_3651">PAB_MSR] (bit 15). </span>
<span id="td_3651" class="t s5_3651">18.4.8.2 </span><span id="te_3651" class="t s5_3651">LBR Stack and IA-32 Processors </span>
<span id="tf_3651" class="t s3_3651">The LBR MSRs in IA-32 processors introduced prior to Intel 64 architecture store the 32-bit “To Linear Address” and </span>
<span id="tg_3651" class="t s3_3651">“From Linear Address” using the high and low half of each 64-bit MSR. </span>
<span id="th_3651" class="t s5_3651">18.4.8.3 </span><span id="ti_3651" class="t s5_3651">Last Exception Records and Intel 64 Architecture </span>
<span id="tj_3651" class="t s3_3651">Intel 64 and IA-32 processors also provide MSRs that store the branch record for the last branch taken prior to an </span>
<span id="tk_3651" class="t s3_3651">exception or an interrupt. The location of the last exception record (LER) MSRs are model specific. The MSRs that </span>
<span id="tl_3651" class="t s3_3651">store last exception records are 64-bits. If IA-32e mode is disabled, only the lower 32-bits of the address is </span>
<span id="tm_3651" class="t s3_3651">recorded. If IA-32e mode is enabled, the processor writes 64-bit values into the MSR. In 64-bit mode, last excep- </span>
<span id="tn_3651" class="t s3_3651">tion records store 64-bit addresses; in compatibility mode, the upper 32-bits of last exception records are cleared. </span>
<span id="to_3651" class="t s6_3651">18.4.9 </span><span id="tp_3651" class="t s6_3651">BTS and DS Save Area </span>
<span id="tq_3651" class="t s3_3651">The </span><span id="tr_3651" class="t s4_3651">Debug store (DS) </span><span id="ts_3651" class="t s3_3651">feature flag (bit 21), returned by CPUID.1:EDX[21] indicates that the processor provides </span>
<span id="tt_3651" class="t s3_3651">the debug store (DS) mechanism. The DS mechanism allows: </span>
<span id="tu_3651" class="t s7_3651">• </span><span id="tv_3651" class="t s3_3651">BTMs to be stored in a memory-resident BTS buffer. See Section 18.4.5, “Branch Trace Store (BTS).” </span>
<span id="tw_3651" class="t s7_3651">• </span><span id="tx_3651" class="t s3_3651">Processor event-based sampling (PEBS) also uses the DS save area provided by debug store mechanism. The </span>
<span id="ty_3651" class="t s3_3651">capability of PEBS varies across different microarchitectures. See Section 20.6.2.4, “Processor Event Based </span>
<span id="tz_3651" class="t s3_3651">Sampling (PEBS),” and the relevant PEBS sub-sections across the core PMU sections in Chapter 20, “Perfor- </span>
<span id="t10_3651" class="t s3_3651">mance Monitoring.” </span>
<span id="t11_3651" class="t s3_3651">When CPUID.1:EDX[21] is set: </span>
<span id="t12_3651" class="t s7_3651">• </span><span id="t13_3651" class="t s3_3651">The BTS_UNAVAILABLE and PEBS_UNAVAILABLE flags in the IA32_MISC_ENABLE MSR indicate (when clear) </span>
<span id="t14_3651" class="t s3_3651">the availability of the BTS and PEBS facilities, including the ability to set the BTS and BTINT bits in the </span>
<span id="t15_3651" class="t s3_3651">appropriate DEBUGCTL MSR. </span>
<span id="t16_3651" class="t s7_3651">• </span><span id="t17_3651" class="t s3_3651">The IA32_DS_AREA MSR exists and points to the DS save area. </span>
<span id="t18_3651" class="t s3_3651">The debug store (DS) save area is a software-designated area of memory that is used to collect the following two </span>
<span id="t19_3651" class="t s3_3651">types of information: </span>
<span id="t1a_3651" class="t s7_3651">• </span><span id="t1b_3651" class="t s4_3651">Branch records — </span><span id="t1c_3651" class="t s3_3651">When the BTS flag in the IA32_DEBUGCTL MSR is set, a branch record is stored in the BTS </span>
<span id="t1d_3651" class="t s3_3651">buffer in the DS save area whenever a taken branch, interrupt, or exception is detected. </span>
<span id="t1e_3651" class="t s7_3651">• </span><span id="t1f_3651" class="t s4_3651">PEBS records — </span><span id="t1g_3651" class="t s3_3651">When a performance counter is configured for PEBS, a PEBS record is stored in the PEBS </span>
<span id="t1h_3651" class="t s3_3651">buffer in the DS save area after the counter overflow occurs. This record contains the architectural state of the </span>
<span id="t1i_3651" class="t s3_3651">processor (state of the 8 general purpose registers, EIP register, and EFLAGS register) at the next occurrence </span>
<span id="t1j_3651" class="t s3_3651">of the PEBS event that caused the counter to overflow. When the state information has been logged, the </span>
<span id="t1k_3651" class="t s3_3651">counter is automatically reset to a specified value, and event counting begins again. The content layout of a </span>
<span id="t1l_3651" class="t s3_3651">PEBS record varies across different implementations that support PEBS. See Section 20.6.2.4.2 for details of </span>
<span id="t1m_3651" class="t s3_3651">enumerating PEBS record format. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
