Source Block: serv/rtl/serv_alu.v@30:40@HdlIdDef
   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;

   ser_add ser_add_inv_shamt_plus1
     (
      .clk (clk),
      .rst (i_rst),

Diff Content:
+ 35    wire        plus_1;

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_alu.v@29:39

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;

   ser_add ser_add_inv_shamt_plus1
     (
      .clk (clk),

Clone Blocks 2:
serv/rtl/serv_alu.v@28:38
   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;

   ser_add ser_add_inv_shamt_plus1
     (

Clone Blocks 3:
serv/rtl/serv_alu.v@27:37

   wire [4:0]  shamt;

   reg         en_r;
   wire        v;
   reg         msb_lt = 1'b0;
   reg         init_r;
   wire        shamt_l;
   wire        shamt_ser;

   ser_add ser_add_inv_shamt_plus1

