#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Mar 19 20:31:35 2014
# Process ID: 7772
# Log file: C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/leon3mp.rdi
# Journal file: C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 27 day(s)
Feature available: Implementation
Loading parts and site information from D:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/xadc_wiz_0_synth_1/xadc_wiz_0.dcp' for cell 'xadc_apb_if/xadc/xadc'
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp_2/xadc_wiz_0_early.xdc] for cell 'xadc_apb_if/xadc/xadc'
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp_2/xadc_wiz_0_early.xdc] for cell 'xadc_apb_if/xadc/xadc'
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/leon3mp.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/leon3mp.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/misc.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/misc.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/io.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/io.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/uart.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/xadc.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/xadc.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/pwm.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/pwm.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/unused.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.srcs/constrs_1/new/unused.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp/leon3mp.xdc]
Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp_2/xadc_wiz_0.xdc] for cell 'xadc_apb_if/xadc/xadc'
Finished Parsing XDC File [C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/.Xil/Vivado-7772-Zotty-LT02/dcp_2/xadc_wiz_0.xdc] for cell 'xadc_apb_if/xadc/xadc'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 903.082 ; gain = 713.691
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 906.469 ; gain = 3.387

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 28e5da85b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 927.348 ; gain = 20.879

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 173 cells.
Phase 2 Constant Propagation | Checksum: 181ea442a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 927.348 ; gain = 20.879

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 968 unconnected nets.
INFO: [Opt 31-11] Eliminated 9 unconnected cells.
Phase 3 Sweep | Checksum: 12a37a7e1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 927.348 ; gain = 20.879
Ending Logic Optimization Task | Checksum: 12a37a7e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 927.348 ; gain = 20.879
Implement Debug Cores | Checksum: 203debeb5
Logic Optimization | Checksum: 203debeb5
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.324 . Memory (MB): peak = 933.031 ; gain = 0.973
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 934.539 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 934.766 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: e00fa297

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 934.766 ; gain = 0.227

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: e00fa297

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 935.309 ; gain = 0.770

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: e00fa297

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 935.309 ; gain = 0.770

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1c8fac280

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 937.559 ; gain = 3.020

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1c8fac280

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.059 ; gain = 3.520

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 25759c2d5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 938.309 ; gain = 3.770

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 211877cfc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 938.902 ; gain = 4.363

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 2d9c2998a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 973.141 ; gain = 38.602
Phase 1.1.8.1 Place Init Design | Checksum: 24ac3c0e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602
Phase 1.1.8 Build Placer Netlist Model | Checksum: 24ac3c0e8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1e4bc7961

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1e4bc7961

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602
Phase 1.1 Placer Initialization Core | Checksum: 1e4bc7961

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602
Phase 1 Placer Initialization | Checksum: 1e4bc7961

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 973.141 ; gain = 38.602

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1463004c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 979.637 ; gain = 45.098

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1463004c0

Time (s): cpu = 00:01:05 ; elapsed = 00:00:48 . Memory (MB): peak = 979.637 ; gain = 45.098

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c9344f39

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 979.637 ; gain = 45.098

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28d34df46

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 979.637 ; gain = 45.098

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2f205035a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:54 . Memory (MB): peak = 979.637 ; gain = 45.098

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 175f77945

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 994.828 ; gain = 60.289

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 175f77945

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 994.828 ; gain = 60.289
Phase 3 Detail Placement | Checksum: 175f77945

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 994.828 ; gain = 60.289

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 10fc6e938

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 994.828 ; gain = 60.289

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 98373d9c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 996.348 ; gain = 61.809
Phase 4.2 Post Placement Optimization | Checksum: 98373d9c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 996.348 ; gain = 61.809

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 98373d9c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 996.348 ; gain = 61.809

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 98373d9c

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 996.348 ; gain = 61.809

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: f057587b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 998.188 ; gain = 63.648

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: f057587b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 998.188 ; gain = 63.648

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: f057587b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 998.188 ; gain = 63.648

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=1.635  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: f057587b

Time (s): cpu = 00:01:38 ; elapsed = 00:01:12 . Memory (MB): peak = 999.973 ; gain = 65.434
Phase 4.4 Placer Reporting | Checksum: f057587b

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1004.016 ; gain = 69.477

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 10c901f3c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1004.016 ; gain = 69.477
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10c901f3c

Time (s): cpu = 00:01:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1004.016 ; gain = 69.477
Ending Placer Task | Checksum: 7c9d738d

Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1004.016 ; gain = 69.477
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1004.016 ; gain = 70.984
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 1 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1004.016 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1004.016 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: e2a4bb14

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 1166.004 ; gain = 139.727
Phase 1 Build RT Design | Checksum: 182cab8cf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1166.004 ; gain = 139.727

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 182cab8cf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1166.004 ; gain = 139.727

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 182cab8cf

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1170.625 ; gain = 144.348

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.969 ; gain = 162.691

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 1188.969 ; gain = 162.691

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1196.238 ; gain = 169.961
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1196.238 ; gain = 169.961
Phase 2.5 Update Timing | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1196.238 ; gain = 169.961
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.254 | TNS=-1.64  | WHS=-1.11  | THS=-235   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 1196.238 ; gain = 169.961
Phase 2 Router Initialization | Checksum: 5e6cd3f9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 1196.238 ; gain = 169.961

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b18fd33f

Time (s): cpu = 00:01:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1196.238 ; gain = 169.961

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1883
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: a0525df4

Time (s): cpu = 00:01:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1196.238 ; gain = 169.961

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: a0525df4

Time (s): cpu = 00:01:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1196.238 ; gain = 169.961
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.371 | TNS=-4.23  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: a0525df4

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1196.238 ; gain = 169.961

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 78ac86f0

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 1196.238 ; gain = 169.961

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 78ac86f0

Time (s): cpu = 00:01:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4.1.4 GlobIterForTiming | Checksum: c4e00c1a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4.1 Global Iteration 0 | Checksum: c4e00c1a

Time (s): cpu = 00:01:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: a59e78a9

Time (s): cpu = 00:01:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: a59e78a9

Time (s): cpu = 00:01:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.341 | TNS=-3.72  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: a59e78a9

Time (s): cpu = 00:01:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: 1433a8c59

Time (s): cpu = 00:01:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.2.4.2 Fast Budgeting
Phase 4.2.4.2 Fast Budgeting | Checksum: 1433a8c59

Time (s): cpu = 00:01:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4.2.4 GlobIterForTiming | Checksum: 941db092

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4.2 Global Iteration 1 | Checksum: 941db092

Time (s): cpu = 00:01:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: b032683f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: b032683f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.328 | TNS=-3.29  | WHS=N/A    | THS=N/A    |


Phase 4.3.3 collectNewHoldAndFix
Phase 4.3.3 collectNewHoldAndFix | Checksum: b032683f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4.3 Global Iteration 2 | Checksum: b032683f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 4 Rip-up And Reroute | Checksum: b032683f

Time (s): cpu = 00:01:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: b032683f

Time (s): cpu = 00:01:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.328 | TNS=-3.29  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: dab90cab

Time (s): cpu = 00:01:56 ; elapsed = 00:01:03 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dab90cab

Time (s): cpu = 00:01:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.323 | TNS=-3.18  | WHS=0.085  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: dab90cab

Time (s): cpu = 00:01:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.285 ; gain = 173.008
Phase 6 Post Hold Fix | Checksum: dab90cab

Time (s): cpu = 00:01:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.285 ; gain = 173.008

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.20277 %
  Global Horizontal Routing Utilization  = 4.05698 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: dab90cab

Time (s): cpu = 00:01:58 ; elapsed = 00:01:04 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 104eb5dbe

Time (s): cpu = 00:02:01 ; elapsed = 00:01:07 . Memory (MB): peak = 1199.285 ; gain = 173.008

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.317 | TNS=-3.070 | WHS=0.087  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 104eb5dbe

Time (s): cpu = 00:02:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 104eb5dbe

Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.285 ; gain = 173.008

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1199.285 ; gain = 173.008
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1199.285 ; gain = 195.270
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Zotty/Desktop/LEON3/grlib-gpl-1.3.4-b4140/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/leon3-digilent-nexys4/project_1/project_1.runs/impl_1/leon3mp_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1199.285 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1199.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 20:35:20 2014...
