# VSD_FPGA_Workshop
Vivado / Open FPGA
Day 1
![Day1_Simulations](https://user-images.githubusercontent.com/66528639/160282778-d771cc05-7530-4151-8c40-32c98df31747.jpg)
Simulation results of 4 bit counter on vivado Basys FPGA
