# Group 18's RISC - V CPU
##### *By: Arnav Kohli (sk1421), Gavin Vasandani, Junyi Wu, Xuhan Pan*

---
- ## Breakdown of tasks:
    - PC block, Instruction memory, Pipelining, Code for F1 light, Debuggging, Testing and Verification, Documentation : **Arnav Kohli**
    - ALU Block, Register Files, Data memory (including unit testing suites) : **Gavin Vasandani**
    - Control Block, Sign extension block, Pipelining: **Xuhan Pan**
    - Final CPU Assembly, Pipelining: **Junyi Wu**

---

|module                 |Arnav Kohli    |Gavin Vasandani    |Junyi Wu   |Xuhan Pan  |
|:----------------------|:-------------:|:-----------------:|:---------:|:---------:|
|riscv-alu              |               |                   |           |           |
|riscv-alu_tb.cpp       |               |                   |           |           |
|riscv-controlunit      |               |                   |           |     *     |
|riscv-data_mem         |               |                   |           |           |
|riscv-ram_cache        |               |                   |           |           |
|riscv-instr_mem        |               |                   |           |           |
|riscv-final-pc         |               |                   |           |           |
|top.sv & riscv_tb.cpp  |               |                   |     *     |           |
|pipeline register      |               |                   |     *     |     *     |
|F1 program             |               |                   |           |           |

//Rename module/files in table to match files in repo
