<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p36" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_36{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_36{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_36{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_36{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_36{left:69px;bottom:1061px;}
#t6_36{left:95px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t7_36{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_36{left:69px;bottom:1022px;}
#t9_36{left:95px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_36{left:69px;bottom:999px;}
#tb_36{left:95px;bottom:1002px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tc_36{left:69px;bottom:944px;letter-spacing:0.12px;}
#td_36{left:151px;bottom:944px;letter-spacing:0.13px;word-spacing:0.01px;}
#te_36{left:235px;bottom:944px;letter-spacing:0.17px;}
#tf_36{left:315px;bottom:944px;letter-spacing:0.16px;}
#tg_36{left:69px;bottom:920px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#th_36{left:69px;bottom:903px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#ti_36{left:69px;bottom:886px;letter-spacing:-0.18px;word-spacing:-1.28px;}
#tj_36{left:481px;bottom:886px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tk_36{left:69px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_36{left:69px;bottom:852px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tm_36{left:69px;bottom:836px;letter-spacing:-0.13px;}
#tn_36{left:69px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_36{left:69px;bottom:785px;}
#tp_36{left:95px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_36{left:69px;bottom:762px;}
#tr_36{left:95px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_36{left:69px;bottom:739px;}
#tt_36{left:95px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_36{left:69px;bottom:716px;}
#tv_36{left:95px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_36{left:69px;bottom:693px;}
#tx_36{left:95px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ty_36{left:69px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_36{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_36{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t11_36{left:69px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_36{left:69px;bottom:556px;letter-spacing:0.12px;}
#t13_36{left:151px;bottom:556px;letter-spacing:0.15px;word-spacing:0.01px;}
#t14_36{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#t15_36{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t16_36{left:69px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_36{left:392px;bottom:498px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t18_36{left:69px;bottom:481px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_36{left:69px;bottom:455px;}
#t1a_36{left:95px;bottom:458px;letter-spacing:-0.13px;}
#t1b_36{left:125px;bottom:458px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1c_36{left:345px;bottom:458px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1d_36{left:95px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1e_36{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_36{left:95px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_36{left:95px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_36{left:95px;bottom:374px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1i_36{left:69px;bottom:348px;}
#t1j_36{left:95px;bottom:351px;letter-spacing:-0.17px;}
#t1k_36{left:124px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_36{left:334px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_36{left:95px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1n_36{left:95px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1o_36{left:95px;bottom:301px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1p_36{left:180px;bottom:301px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1q_36{left:95px;bottom:284px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1r_36{left:95px;bottom:267px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1s_36{left:69px;bottom:241px;}
#t1t_36{left:95px;bottom:244px;letter-spacing:-0.17px;}
#t1u_36{left:124px;bottom:244px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1v_36{left:335px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1w_36{left:95px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1x_36{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1y_36{left:69px;bottom:184px;}
#t1z_36{left:95px;bottom:188px;letter-spacing:-0.17px;}
#t20_36{left:124px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t21_36{left:309px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t22_36{left:95px;bottom:171px;letter-spacing:-0.18px;word-spacing:-1.2px;}
#t23_36{left:95px;bottom:154px;letter-spacing:-0.13px;}
#t24_36{left:69px;bottom:128px;}
#t25_36{left:95px;bottom:131px;letter-spacing:-0.13px;}
#t26_36{left:124px;bottom:131px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t27_36{left:234px;bottom:131px;letter-spacing:-0.09px;}
#t28_36{left:250px;bottom:131px;letter-spacing:-0.16px;}
#t29_36{left:330px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t2a_36{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.44px;}

.s1_36{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_36{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_36{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_36{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_36{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_36{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s7_36{font-size:14px;font-family:Arial-Bold_140;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts36" type="text/css" >

@font-face {
	font-family: Arial-Bold_140;
	src: url("fonts/Arial-Bold_140.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg36Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg36" style="-webkit-user-select: none;"><object width="935" height="1210" data="36/36.svg" type="image/svg+xml" id="pdf36" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_36" class="t s1_36">2-2 </span><span id="t2_36" class="t s1_36">Vol. 1 </span>
<span id="t3_36" class="t s2_36">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_36" class="t s3_36">In addition, the processor added: </span>
<span id="t5_36" class="t s4_36">• </span><span id="t6_36" class="t s3_36">An 8-KByte on-chip first-level cache that increased the percent of instructions that could execute at the scalar </span>
<span id="t7_36" class="t s3_36">rate of one per clock. </span>
<span id="t8_36" class="t s4_36">• </span><span id="t9_36" class="t s3_36">An integrated x87 FPU. </span>
<span id="ta_36" class="t s4_36">• </span><span id="tb_36" class="t s3_36">Power saving and system management capabilities. </span>
<span id="tc_36" class="t s5_36">2.1.5 </span><span id="td_36" class="t s5_36">The Intel® </span><span id="te_36" class="t s5_36">Pentium® </span><span id="tf_36" class="t s5_36">Processor (1993) </span>
<span id="tg_36" class="t s3_36">The introduction of the Intel Pentium processor added a second execution pipeline to achieve superscalar perfor- </span>
<span id="th_36" class="t s3_36">mance (two pipelines, known as u and v, together can execute two instructions per clock). The on-chip first-level </span>
<span id="ti_36" class="t s3_36">cache doubled, with 8 KBytes devoted to code and another 8 </span><span id="tj_36" class="t s3_36">KBytes devoted to data. The data cache uses the MESI </span>
<span id="tk_36" class="t s3_36">protocol to support more efficient write-back cache in addition to the write-through cache previously used by the </span>
<span id="tl_36" class="t s3_36">Intel486 processor. Branch prediction with an on-chip branch table was added to increase performance in looping </span>
<span id="tm_36" class="t s3_36">constructs. </span>
<span id="tn_36" class="t s3_36">In addition, the processor added: </span>
<span id="to_36" class="t s4_36">• </span><span id="tp_36" class="t s3_36">Extensions to make the virtual-8086 mode more efficient and allow for 4-MByte as well as 4-KByte pages. </span>
<span id="tq_36" class="t s4_36">• </span><span id="tr_36" class="t s3_36">Internal data paths of 128 and 256 bits add speed to internal data transfers. </span>
<span id="ts_36" class="t s4_36">• </span><span id="tt_36" class="t s3_36">Burstable external data bus was increased to 64 bits. </span>
<span id="tu_36" class="t s4_36">• </span><span id="tv_36" class="t s3_36">An APIC to support systems with multiple processors. </span>
<span id="tw_36" class="t s4_36">• </span><span id="tx_36" class="t s3_36">A dual processor mode to support glueless two processor systems. </span>
<span id="ty_36" class="t s3_36">A subsequent stepping of the Pentium family introduced Intel MMX technology (the Pentium Processor with MMX </span>
<span id="tz_36" class="t s3_36">technology). Intel MMX technology uses the single-instruction, multiple-data (SIMD) execution model to perform </span>
<span id="t10_36" class="t s3_36">parallel computations on packed integer data contained in 64-bit registers. </span>
<span id="t11_36" class="t s3_36">See Section 2.2.7, “SIMD Instructions.” </span>
<span id="t12_36" class="t s5_36">2.1.6 </span><span id="t13_36" class="t s5_36">The P6 Family of Processors (1995-1999) </span>
<span id="t14_36" class="t s3_36">The P6 family of processors was based on a superscalar microarchitecture that set new performance standards; see </span>
<span id="t15_36" class="t s3_36">also Section 2.2.1, “P6 Family Microarchitecture.” One of the goals in the design of the P6 family microarchitecture </span>
<span id="t16_36" class="t s3_36">was to exceed the performance of the Pentium </span><span id="t17_36" class="t s3_36">processor significantly while using the same 0.6-micrometer, four- </span>
<span id="t18_36" class="t s3_36">layer, metal BICMOS manufacturing process. Members of this family include the following: </span>
<span id="t19_36" class="t s4_36">• </span><span id="t1a_36" class="t s3_36">The </span><span id="t1b_36" class="t s6_36">Intel Pentium Pro processor </span><span id="t1c_36" class="t s3_36">is three-way superscalar. Using parallel processing techniques, the </span>
<span id="t1d_36" class="t s3_36">processor is able on average to decode, dispatch, and complete execution of (retire) three instructions per </span>
<span id="t1e_36" class="t s3_36">clock cycle. The Pentium Pro introduced the dynamic execution (micro-data flow analysis, out-of-order </span>
<span id="t1f_36" class="t s3_36">execution, superior branch prediction, and speculative execution) in a superscalar implementation. The </span>
<span id="t1g_36" class="t s3_36">processor was further enhanced by its caches. It has the same two on-chip 8-KByte 1st-Level caches as the </span>
<span id="t1h_36" class="t s3_36">Pentium processor and an additional 256-KByte Level 2 cache in the same package as the processor. </span>
<span id="t1i_36" class="t s4_36">• </span><span id="t1j_36" class="t s3_36">The </span><span id="t1k_36" class="t s6_36">Intel Pentium II processor </span><span id="t1l_36" class="t s3_36">added Intel MMX technology to the P6 family processors along with new </span>
<span id="t1m_36" class="t s3_36">packaging and several hardware enhancements. The processor core is packaged in the single edge contact </span>
<span id="t1n_36" class="t s3_36">cartridge (SECC). The Level l data and instruction caches were enlarged to 16 KBytes each, and Level 2 cache </span>
<span id="t1o_36" class="t s3_36">sizes of 256 </span><span id="t1p_36" class="t s3_36">KBytes, 512 KBytes, and 1 MByte are supported. A half-frequency backside bus connects the Level </span>
<span id="t1q_36" class="t s3_36">2 cache to the processor. Multiple low-power states such as AutoHALT, Stop-Grant, Sleep, and Deep Sleep are </span>
<span id="t1r_36" class="t s3_36">supported to conserve power when idling. </span>
<span id="t1s_36" class="t s4_36">• </span><span id="t1t_36" class="t s3_36">The </span><span id="t1u_36" class="t s6_36">Pentium II Xeon processor </span><span id="t1v_36" class="t s3_36">combined the premium characteristics of previous generations of Intel </span>
<span id="t1w_36" class="t s3_36">processors. This includes: 4-way, 8-way (and up) scalability and a 2 MByte 2nd-Level cache running on a full- </span>
<span id="t1x_36" class="t s3_36">frequency backside bus. </span>
<span id="t1y_36" class="t s4_36">• </span><span id="t1z_36" class="t s3_36">The </span><span id="t20_36" class="t s6_36">Intel Celeron processor </span><span id="t21_36" class="t s3_36">family focused on the value PC market segment. Its introduction offers an </span>
<span id="t22_36" class="t s3_36">integrated 128 KBytes of Level 2 cache and a plastic pin grid array (P.P.G.A.) form factor to lower system design </span>
<span id="t23_36" class="t s3_36">cost. </span>
<span id="t24_36" class="t s4_36">• </span><span id="t25_36" class="t s3_36">The </span><span id="t26_36" class="t s6_36">Intel Pentium </span><span id="t27_36" class="t s7_36">III </span><span id="t28_36" class="t s6_36">processor </span><span id="t29_36" class="t s3_36">introduced the Streaming SIMD Extensions (SSE) to the IA-32 architecture. </span>
<span id="t2a_36" class="t s3_36">SSE extensions expand the SIMD execution model introduced with the Intel MMX technology by providing a </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
