
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03M-SP1
Install: C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-JON32I6

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202103synp2, Build 168R, Built Oct 12 2021 09:17:10, @

Modified Files: 0
FID:  path (prevtimestamp, timestamp)

*******************************************************************
Modules that may have changed as a result of file changes: 0
MID:  lib.cell.view

*******************************************************************
Unmodified files: 26
FID:  path (timestamp)
56       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\generic\smartfusion2.vhd (2021-11-09 12:10:39)
57       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\arith.vhd (2021-11-09 12:10:40)
58       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\location.map (2021-11-09 12:10:40)
59       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\numeric.vhd (2021-11-09 12:10:40)
60       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std.vhd (2021-11-09 12:10:40)
61       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std1164.vhd (2021-11-09 12:10:40)
62       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\std_textio.vhd (2021-11-09 12:10:40)
63       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd2008\unsigned.vhd (2021-11-09 12:10:40)
64       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\hyperents.vhd (2021-11-09 12:10:40)
65       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\snps_haps_pkg.vhd (2021-11-09 12:10:40)
66       C:\Microsemi\Libero_SoC_v2021.3\SynplifyPro\lib\vhd\umr_capim.vhd (2021-11-09 12:10:40)
67       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd (2021-12-28 12:41:17)
68       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd (2021-12-28 12:41:17)
69       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd (2021-12-28 12:41:17)
70       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd (2021-12-28 12:41:17)
71       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd (2021-12-28 12:41:17)
72       C:\Users\RG\Documents\Firmware\fpga\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd (2021-12-28 12:41:17)
73       C:\Users\RG\Documents\Firmware\fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd (2021-12-28 12:41:18)
74       C:\Users\RG\Documents\Firmware\fpga\component\work\root\root.vhd (2023-02-13 08:40:24)
75       C:\Users\RG\Documents\Firmware\fpga\component\work\root_sb\CCC_0\root_sb_CCC_0_FCCC.vhd (2023-02-13 08:37:25)
76       C:\Users\RG\Documents\Firmware\fpga\component\work\root_sb\FABOSC_0\root_sb_FABOSC_0_OSC.vhd (2023-02-13 08:37:27)
77       C:\Users\RG\Documents\Firmware\fpga\component\work\root_sb\root_sb.vhd (2023-02-13 08:37:27)
78       C:\Users\RG\Documents\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS.vhd (2023-02-13 08:37:22)
79       C:\Users\RG\Documents\Firmware\fpga\component\work\root_sb_MSS\root_sb_MSS_syn.vhd (2023-02-13 08:37:21)
80       C:\Users\RG\Documents\Firmware\fpga\hdl\STAMP.vhd (2023-01-15 12:28:35)
81       C:\Users\RG\Documents\Firmware\fpga\hdl\spi_master.vhd (2023-01-15 12:28:35)

*******************************************************************
Unchanged modules: 38
MID:  lib.cell.view
0        coreapb3_lib.coreapb3.coreapb3_arch
1        coreapb3_lib.coreapb3.vhdl
2        coreapb3_lib.coreapb3_iaddr_reg.rtl
3        coreapb3_lib.coreapb3_iaddr_reg.vhdl
4        coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
5        coreapb3_lib.coreapb3_muxptob3.vhdl
6        work.coreresetp.rtl
7        work.coreresetp.vhdl
8        work.coreresetp_pcie_hotreset.rtl
9        work.coreresetp_pcie_hotreset.vhdl
10       work.mss_010.def_arch
11       work.mss_010.vhdl
12       work.rcosc_1mhz.def_arch
13       work.rcosc_1mhz.vhdl
14       work.rcosc_1mhz_fab.def_arch
15       work.rcosc_1mhz_fab.vhdl
16       work.rcosc_25_50mhz.def_arch
17       work.rcosc_25_50mhz.vhdl
18       work.rcosc_25_50mhz_fab.def_arch
19       work.rcosc_25_50mhz_fab.vhdl
20       work.root.rtl
21       work.root.vhdl
22       work.root_sb.rtl
23       work.root_sb.vhdl
24       work.root_sb_ccc_0_fccc.def_arch
25       work.root_sb_ccc_0_fccc.vhdl
26       work.root_sb_fabosc_0_osc.def_arch
27       work.root_sb_fabosc_0_osc.vhdl
28       work.root_sb_mss.rtl
29       work.root_sb_mss.vhdl
30       work.spi_master.logic
31       work.spi_master.vhdl
32       work.stamp.architecture_stamp
33       work.stamp.vhdl
34       work.xtlosc.def_arch
35       work.xtlosc.vhdl
36       work.xtlosc_fab.def_arch
37       work.xtlosc_fab.vhdl
