0-prep 0h0m0s503ms
1-yosys 0h0m0s929ms
2-opensta 0h0m1s255ms
3-verilog2def_openroad 0h0m1s621ms
4-ioPlacer 0h0m1s252ms
5-tapcell 0h0m1s328ms
6-klayout_scrot 0h0m4s771ms
7-pdn 0h0m1s490ms
8-replace 0h0m0s299ms
8-resizer 0h0m1s768ms
9-write_verilog 0h0m1s187ms
10-opensta_post_resizer 0h0m1s234ms
11-opendp 0h0m1s215ms
12-klayout_scrot 0h0m4s301ms
13-resizer_timing 0h0m1s482ms
14-write_verilog 0h0m1s160ms
15-opensta_post_resizer_timing 0h0m1s236ms
16-fastroute 0h0m2s730ms
17-addspacers 0h0m1s175ms
18-write_verilog 0h0m1s162ms
19-tritonRoute 0h0m1s933ms
20-klayout_scrot 0h0m4s451ms
21-spef_extraction 0h0m0s370ms
22-opensta_spef 0h0m1s304ms
24-write_verilog 0h0m1s298ms
26-klayout_scrot 0h0m4s220ms
29-magic_gen 0h0m5s99ms
30-klayout 0h0m4s56ms
31-klayout_scrot 0h0m4s476ms
33-klayout_scrot 0h0m4s329ms
34-klayout_xor 0h0m9s380ms
35-magic_ext_spice 0h0m0s357ms
36-lvs 0h0m0s94ms
37-magic_drc 0h0m0s968ms
39-or_antenna 0h0m1s214ms
40-cvc 0h0m0s150ms