
XCUBDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010bb8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003f3c  08010d58  08010d58  00020d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014c94  08014c94  000302e0  2**0
                  CONTENTS
  4 .ARM          00000008  08014c94  08014c94  00024c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014c9c  08014c9c  000302e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014c9c  08014c9c  00024c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014ca0  08014ca0  00024ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e0  20000000  08014ca4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ef4  200002e0  08014f84  000302e0  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  200021d4  08014f84  000321d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa95  00000000  00000000  00030310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f87  00000000  00000000  0004ada5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  0004ed30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d0  00000000  00000000  000503d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cb2e  00000000  00000000  000518a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c37b  00000000  00000000  0006e3d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2ccf  00000000  00000000  0008a751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012d420  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075c8  00000000  00000000  0012d470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00134a38  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  00134b04  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e0 	.word	0x200002e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08010d40 	.word	0x08010d40

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002e4 	.word	0x200002e4
 80001dc:	08010d40 	.word	0x08010d40

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <ConvertToTemperature>:
static void MX_TIM2_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

float ConvertToTemperature(uint16_t raw) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	80fb      	strh	r3, [r7, #6]
	Vout = (raw) * (Vsupply / 4095); //4095 ' 12 bit resolution of the blue pill
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800101c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8001110 <ConvertToTemperature+0x108>
 8001020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001024:	4b3b      	ldr	r3, [pc, #236]	; (8001114 <ConvertToTemperature+0x10c>)
 8001026:	edc3 7a00 	vstr	s15, [r3]

	R_NTC = (Vout * R_10k) / (Vsupply - Vout); //calculating the resistance of the thermistor
 800102a:	4b3a      	ldr	r3, [pc, #232]	; (8001114 <ConvertToTemperature+0x10c>)
 800102c:	edd3 7a00 	vldr	s15, [r3]
 8001030:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8001118 <ConvertToTemperature+0x110>
 8001034:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001038:	4b36      	ldr	r3, [pc, #216]	; (8001114 <ConvertToTemperature+0x10c>)
 800103a:	edd3 7a00 	vldr	s15, [r3]
 800103e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800111c <ConvertToTemperature+0x114>
 8001042:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001046:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <ConvertToTemperature+0x118>)
 800104c:	edc3 7a00 	vstr	s15, [r3]

	Temp_K = (T0 * B_param) / (T0 * log(R_NTC / R_10k) + B_param); //Temperature in Kelvin
 8001050:	4b33      	ldr	r3, [pc, #204]	; (8001120 <ConvertToTemperature+0x118>)
 8001052:	edd3 7a00 	vldr	s15, [r3]
 8001056:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001118 <ConvertToTemperature+0x110>
 800105a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800105e:	ee16 0a90 	vmov	r0, s13
 8001062:	f7ff fa79 	bl	8000558 <__aeabi_f2d>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	ec43 2b10 	vmov	d0, r2, r3
 800106e:	f00a ff8b 	bl	800bf88 <log>
 8001072:	ec51 0b10 	vmov	r0, r1, d0
 8001076:	a31e      	add	r3, pc, #120	; (adr r3, 80010f0 <ConvertToTemperature+0xe8>)
 8001078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107c:	f7ff fac4 	bl	8000608 <__aeabi_dmul>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	a31b      	add	r3, pc, #108	; (adr r3, 80010f8 <ConvertToTemperature+0xf0>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff f905 	bl	800029c <__adddf3>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	a11a      	add	r1, pc, #104	; (adr r1, 8001100 <ConvertToTemperature+0xf8>)
 8001098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800109c:	f7ff fbde 	bl	800085c <__aeabi_ddiv>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4610      	mov	r0, r2
 80010a6:	4619      	mov	r1, r3
 80010a8:	f7ff fda6 	bl	8000bf8 <__aeabi_d2f>
 80010ac:	4603      	mov	r3, r0
 80010ae:	4a1d      	ldr	r2, [pc, #116]	; (8001124 <ConvertToTemperature+0x11c>)
 80010b0:	6013      	str	r3, [r2, #0]
	Temp_C = Temp_K - 273.15; //converting into Celsius
 80010b2:	4b1c      	ldr	r3, [pc, #112]	; (8001124 <ConvertToTemperature+0x11c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fa4e 	bl	8000558 <__aeabi_f2d>
 80010bc:	a312      	add	r3, pc, #72	; (adr r3, 8001108 <ConvertToTemperature+0x100>)
 80010be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c2:	f7ff f8e9 	bl	8000298 <__aeabi_dsub>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f7ff fd93 	bl	8000bf8 <__aeabi_d2f>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4a14      	ldr	r2, [pc, #80]	; (8001128 <ConvertToTemperature+0x120>)
 80010d6:	6013      	str	r3, [r2, #0]
	return Temp_C;
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <ConvertToTemperature+0x120>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	ee07 3a90 	vmov	s15, r3
}
 80010e0:	eeb0 0a67 	vmov.f32	s0, s15
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	f3af 8000 	nop.w
 80010f0:	60000000 	.word	0x60000000
 80010f4:	4072a266 	.word	0x4072a266
 80010f8:	00000000 	.word	0x00000000
 80010fc:	40ace800 	.word	0x40ace800
 8001100:	00000000 	.word	0x00000000
 8001104:	4130d533 	.word	0x4130d533
 8001108:	66666666 	.word	0x66666666
 800110c:	40711266 	.word	0x40711266
 8001110:	3a534067 	.word	0x3a534067
 8001114:	200004fc 	.word	0x200004fc
 8001118:	4619c000 	.word	0x4619c000
 800111c:	40533333 	.word	0x40533333
 8001120:	20000500 	.word	0x20000500
 8001124:	20000504 	.word	0x20000504
 8001128:	20000508 	.word	0x20000508

0800112c <setSpeed>:

void setSpeed(uint8_t speed) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	//				Start Motor
	TIM3->CCR1 = speed; // enable pin
 8001136:	4a08      	ldr	r2, [pc, #32]	; (8001158 <setSpeed+0x2c>)
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	6353      	str	r3, [r2, #52]	; 0x34
	HAL_GPIO_WritePin(M_IN1_GPIO_Port, M_IN1_Pin, GPIO_PIN_SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2108      	movs	r1, #8
 8001140:	4806      	ldr	r0, [pc, #24]	; (800115c <setSpeed+0x30>)
 8001142:	f003 fb2b 	bl	800479c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(M_IN2_GPIO_Port, M_IN2_Pin, GPIO_PIN_RESET);
 8001146:	2200      	movs	r2, #0
 8001148:	2120      	movs	r1, #32
 800114a:	4804      	ldr	r0, [pc, #16]	; (800115c <setSpeed+0x30>)
 800114c:	f003 fb26 	bl	800479c <HAL_GPIO_WritePin>
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40000400 	.word	0x40000400
 800115c:	40020400 	.word	0x40020400

08001160 <printToDisplay>:

void printToDisplay(float celsius, uint8_t ch4, uint32_t speed, bool heat) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b08e      	sub	sp, #56	; 0x38
 8001164:	af04      	add	r7, sp, #16
 8001166:	ed87 0a03 	vstr	s0, [r7, #12]
 800116a:	4603      	mov	r3, r0
 800116c:	6079      	str	r1, [r7, #4]
 800116e:	72fb      	strb	r3, [r7, #11]
 8001170:	4613      	mov	r3, r2
 8001172:	72bb      	strb	r3, [r7, #10]

	char str[20];
	static uint8_t flag = 0;

	if (flag == 0) {
 8001174:	4b42      	ldr	r3, [pc, #264]	; (8001280 <printToDisplay+0x120>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d111      	bne.n	80011a0 <printToDisplay+0x40>
		ST7789_print(20, 10, ST7789_WHITE, ST7789_BLACK, 0, &Font_11x18, 1,
 800117c:	4b41      	ldr	r3, [pc, #260]	; (8001284 <printToDisplay+0x124>)
 800117e:	9303      	str	r3, [sp, #12]
 8001180:	2301      	movs	r3, #1
 8001182:	9302      	str	r3, [sp, #8]
 8001184:	4b40      	ldr	r3, [pc, #256]	; (8001288 <printToDisplay+0x128>)
 8001186:	9301      	str	r3, [sp, #4]
 8001188:	2300      	movs	r3, #0
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	2300      	movs	r3, #0
 800118e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001192:	210a      	movs	r1, #10
 8001194:	2014      	movs	r0, #20
 8001196:	f001 fdb7 	bl	8002d08 <ST7789_print>
				"Temperature Cels & CH4 %");
		flag = 1;
 800119a:	4b39      	ldr	r3, [pc, #228]	; (8001280 <printToDisplay+0x120>)
 800119c:	2201      	movs	r2, #1
 800119e:	701a      	strb	r2, [r3, #0]
	}

	ST7789_DrawCircleFilled(75, 120, 70, ST7789_BLUE);
 80011a0:	231f      	movs	r3, #31
 80011a2:	2246      	movs	r2, #70	; 0x46
 80011a4:	2178      	movs	r1, #120	; 0x78
 80011a6:	204b      	movs	r0, #75	; 0x4b
 80011a8:	f001 fb8c 	bl	80028c4 <ST7789_DrawCircleFilled>

	if (heat == true) {
 80011ac:	7abb      	ldrb	r3, [r7, #10]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d006      	beq.n	80011c0 <printToDisplay+0x60>
		ST7789_DrawCircleFilled(245, 120, 70, GAS_SENS_REDY);
 80011b2:	231f      	movs	r3, #31
 80011b4:	2246      	movs	r2, #70	; 0x46
 80011b6:	2178      	movs	r1, #120	; 0x78
 80011b8:	20f5      	movs	r0, #245	; 0xf5
 80011ba:	f001 fb83 	bl	80028c4 <ST7789_DrawCircleFilled>
 80011be:	e006      	b.n	80011ce <printToDisplay+0x6e>
	} else {
		ST7789_DrawCircleFilled(245, 120, 70, GAS_SENS_HEATING);
 80011c0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80011c4:	2246      	movs	r2, #70	; 0x46
 80011c6:	2178      	movs	r1, #120	; 0x78
 80011c8:	20f5      	movs	r0, #245	; 0xf5
 80011ca:	f001 fb7b 	bl	80028c4 <ST7789_DrawCircleFilled>
	}

	ST7789_DrawFillRoundRect(100, 200, 120, 30, 2, RGB565(0, 204, 204));
 80011ce:	f240 6379 	movw	r3, #1657	; 0x679
 80011d2:	9301      	str	r3, [sp, #4]
 80011d4:	2302      	movs	r3, #2
 80011d6:	9300      	str	r3, [sp, #0]
 80011d8:	231e      	movs	r3, #30
 80011da:	2278      	movs	r2, #120	; 0x78
 80011dc:	21c8      	movs	r1, #200	; 0xc8
 80011de:	2064      	movs	r0, #100	; 0x64
 80011e0:	f001 fed0 	bl	8002f84 <ST7789_DrawFillRoundRect>

	sprintf(str, "%.2f", celsius);
 80011e4:	68f8      	ldr	r0, [r7, #12]
 80011e6:	f7ff f9b7 	bl	8000558 <__aeabi_f2d>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	f107 0014 	add.w	r0, r7, #20
 80011f2:	4926      	ldr	r1, [pc, #152]	; (800128c <printToDisplay+0x12c>)
 80011f4:	f00c f884 	bl	800d300 <siprintf>
	ST7789_print(35, 110, ST7789_WHITE, ST7789_BLACK, 0, &Font_16x26, 1, str);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	9303      	str	r3, [sp, #12]
 80011fe:	2301      	movs	r3, #1
 8001200:	9302      	str	r3, [sp, #8]
 8001202:	4b23      	ldr	r3, [pc, #140]	; (8001290 <printToDisplay+0x130>)
 8001204:	9301      	str	r3, [sp, #4]
 8001206:	2300      	movs	r3, #0
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2300      	movs	r3, #0
 800120c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001210:	216e      	movs	r1, #110	; 0x6e
 8001212:	2023      	movs	r0, #35	; 0x23
 8001214:	f001 fd78 	bl	8002d08 <ST7789_print>

	sprintf(str, "%i", ch4);
 8001218:	7afa      	ldrb	r2, [r7, #11]
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	491d      	ldr	r1, [pc, #116]	; (8001294 <printToDisplay+0x134>)
 8001220:	4618      	mov	r0, r3
 8001222:	f00c f86d 	bl	800d300 <siprintf>
	ST7789_print(225, 110, ST7789_WHITE, ST7789_BLACK, 0, &Font_16x26, 1, str);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	9303      	str	r3, [sp, #12]
 800122c:	2301      	movs	r3, #1
 800122e:	9302      	str	r3, [sp, #8]
 8001230:	4b17      	ldr	r3, [pc, #92]	; (8001290 <printToDisplay+0x130>)
 8001232:	9301      	str	r3, [sp, #4]
 8001234:	2300      	movs	r3, #0
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2300      	movs	r3, #0
 800123a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800123e:	216e      	movs	r1, #110	; 0x6e
 8001240:	20e1      	movs	r0, #225	; 0xe1
 8001242:	f001 fd61 	bl	8002d08 <ST7789_print>

	sprintf(str, "%li   %i%%", speed, setSpeedVal);
 8001246:	4b14      	ldr	r3, [pc, #80]	; (8001298 <printToDisplay+0x138>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	f107 0014 	add.w	r0, r7, #20
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	4912      	ldr	r1, [pc, #72]	; (800129c <printToDisplay+0x13c>)
 8001252:	f00c f855 	bl	800d300 <siprintf>
	ST7789_print(110, 210, ST7789_WHITE, ST7789_BLACK, 0, &Font_11x18, 1, str);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	9303      	str	r3, [sp, #12]
 800125c:	2301      	movs	r3, #1
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <printToDisplay+0x128>)
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	2300      	movs	r3, #0
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2300      	movs	r3, #0
 800126a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800126e:	21d2      	movs	r1, #210	; 0xd2
 8001270:	206e      	movs	r0, #110	; 0x6e
 8001272:	f001 fd49 	bl	8002d08 <ST7789_print>

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	; 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000051c 	.word	0x2000051c
 8001284:	08010d58 	.word	0x08010d58
 8001288:	20000000 	.word	0x20000000
 800128c:	08010d74 	.word	0x08010d74
 8001290:	20000008 	.word	0x20000008
 8001294:	08010d7c 	.word	0x08010d7c
 8001298:	20000515 	.word	0x20000515
 800129c:	08010d80 	.word	0x08010d80

080012a0 <getTimer3Frequency>:

uint32_t getTimer3Frequency() {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0
	// Obinerea valorii PSC (Prescaler) i ARR (Auto-Reload Register) din structura htim3
	uint32_t psc = htim3.Instance->PSC;
 80012a6:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <getTimer3Frequency+0x38>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012ac:	60fb      	str	r3, [r7, #12]
	uint32_t arr = htim3.Instance->ARR;
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <getTimer3Frequency+0x38>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b4:	60bb      	str	r3, [r7, #8]

	// Calculul frecvenei
	uint32_t f_timer3 = HAL_RCC_GetPCLK1Freq() / (psc + 1) / (arr + 1);
 80012b6:	f005 f951 	bl	800655c <HAL_RCC_GetPCLK1Freq>
 80012ba:	4602      	mov	r2, r0
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	3301      	adds	r3, #1
 80012c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	3301      	adds	r3, #1
 80012c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012cc:	607b      	str	r3, [r7, #4]

	return f_timer3;
 80012ce:	687b      	ldr	r3, [r7, #4]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	200004ac 	.word	0x200004ac

080012dc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80012dc:	b5b0      	push	{r4, r5, r7, lr}
 80012de:	b094      	sub	sp, #80	; 0x50
 80012e0:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80012e2:	f001 ffdf 	bl	80032a4 <HAL_Init>

	/* USER CODE BEGIN Init */
	count = 0;
 80012e6:	4b5d      	ldr	r3, [pc, #372]	; (800145c <main+0x180>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
	flag = 0;
 80012ec:	4b5c      	ldr	r3, [pc, #368]	; (8001460 <main+0x184>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	701a      	strb	r2, [r3, #0]
	setSpeedVal = 0; //%
 80012f2:	4b5c      	ldr	r3, [pc, #368]	; (8001464 <main+0x188>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	701a      	strb	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80012f8:	f000 f8ca 	bl	8001490 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	T = HAL_GetTick();
 80012fc:	f002 f808 	bl	8003310 <HAL_GetTick>
 8001300:	4603      	mov	r3, r0
 8001302:	4a59      	ldr	r2, [pc, #356]	; (8001468 <main+0x18c>)
 8001304:	6013      	str	r3, [r2, #0]
	initTime = HAL_GetTick();
 8001306:	f002 f803 	bl	8003310 <HAL_GetTick>
 800130a:	4603      	mov	r3, r0
 800130c:	4a57      	ldr	r2, [pc, #348]	; (800146c <main+0x190>)
 800130e:	6013      	str	r3, [r2, #0]
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001310:	f000 fabe 	bl	8001890 <MX_GPIO_Init>
	MX_DMA_Init();
 8001314:	f000 fa94 	bl	8001840 <MX_DMA_Init>
	MX_CRC_Init();
 8001318:	f000 f984 	bl	8001624 <MX_CRC_Init>
	MX_SPI1_Init();
 800131c:	f000 f996 	bl	800164c <MX_SPI1_Init>
	MX_USB_DEVICE_Init();
 8001320:	f00a f90c 	bl	800b53c <MX_USB_DEVICE_Init>
	MX_TIM2_Init();
 8001324:	f000 f9c8 	bl	80016b8 <MX_TIM2_Init>
	MX_ADC1_Init();
 8001328:	f000 f91a 	bl	8001560 <MX_ADC1_Init>
	MX_TIM3_Init();
 800132c:	f000 fa12 	bl	8001754 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
//  set Timer
	HAL_TIM_Base_Start_IT(&htim2);
 8001330:	484f      	ldr	r0, [pc, #316]	; (8001470 <main+0x194>)
 8001332:	f005 fd79 	bl	8006e28 <HAL_TIM_Base_Start_IT>
//	Set PWM on Timer
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001336:	2100      	movs	r1, #0
 8001338:	484e      	ldr	r0, [pc, #312]	; (8001474 <main+0x198>)
 800133a:	f005 fe31 	bl	8006fa0 <HAL_TIM_PWM_Start>

	ST7789_Init();
 800133e:	f000 fed9 	bl	80020f4 <ST7789_Init>
	ST7789_rotation(2);
 8001342:	2002      	movs	r0, #2
 8001344:	f001 fda4 	bl	8002e90 <ST7789_rotation>
// 	get timer value
	f_timer = getTimer3Frequency();
 8001348:	f7ff ffaa 	bl	80012a0 <getTimer3Frequency>
 800134c:	4603      	mov	r3, r0
 800134e:	4a4a      	ldr	r2, [pc, #296]	; (8001478 <main+0x19c>)
 8001350:	6013      	str	r3, [r2, #0]

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		HAL_ADC_Start_DMA(&hadc1, raw, 2); // start adc in DMA mode
 8001352:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001356:	2202      	movs	r2, #2
 8001358:	4619      	mov	r1, r3
 800135a:	4848      	ldr	r0, [pc, #288]	; (800147c <main+0x1a0>)
 800135c:	f002 f84c 	bl	80033f8 <HAL_ADC_Start_DMA>
		if (HAL_GetTick() > T + OFFSET) {
 8001360:	f001 ffd6 	bl	8003310 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	4b40      	ldr	r3, [pc, #256]	; (8001468 <main+0x18c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800136e:	429a      	cmp	r2, r3
 8001370:	d970      	bls.n	8001454 <main+0x178>

			cels = ConvertToTemperature((uint16_t) raw[0]);
 8001372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001374:	b29b      	uxth	r3, r3
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff fe46 	bl	8001008 <ConvertToTemperature>
 800137c:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
			ch4 = (uint8_t) ((float) (raw[1] * 100 / MAXBITPER4V));
 8001380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001382:	2264      	movs	r2, #100	; 0x64
 8001384:	fb02 f303 	mul.w	r3, r2, r3
 8001388:	089b      	lsrs	r3, r3, #2
 800138a:	4a3d      	ldr	r2, [pc, #244]	; (8001480 <main+0x1a4>)
 800138c:	fba2 2303 	umull	r2, r3, r2, r3
 8001390:	0a1b      	lsrs	r3, r3, #8
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800139a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800139e:	edc7 7a01 	vstr	s15, [r7, #4]
 80013a2:	793b      	ldrb	r3, [r7, #4]
 80013a4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

			sprintf(msg, "%.2f - %i - (%li) %li rpm/sec\r\n ", cels, ch4,
 80013a8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80013aa:	f7ff f8d5 	bl	8000558 <__aeabi_f2d>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	f897 103b 	ldrb.w	r1, [r7, #59]	; 0x3b
 80013b6:	4830      	ldr	r0, [pc, #192]	; (8001478 <main+0x19c>)
 80013b8:	6800      	ldr	r0, [r0, #0]
 80013ba:	4c32      	ldr	r4, [pc, #200]	; (8001484 <main+0x1a8>)
 80013bc:	6824      	ldr	r4, [r4, #0]
 80013be:	f107 0508 	add.w	r5, r7, #8
 80013c2:	9402      	str	r4, [sp, #8]
 80013c4:	9001      	str	r0, [sp, #4]
 80013c6:	9100      	str	r1, [sp, #0]
 80013c8:	492f      	ldr	r1, [pc, #188]	; (8001488 <main+0x1ac>)
 80013ca:	4628      	mov	r0, r5
 80013cc:	f00b ff98 	bl	800d300 <siprintf>
					f_timer, speed);

			CDC_Transmit_FS((uint8_t*) msg, strlen((char*) msg));
 80013d0:	f107 0308 	add.w	r3, r7, #8
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7fe ff03 	bl	80001e0 <strlen>
 80013da:	4603      	mov	r3, r0
 80013dc:	b29a      	uxth	r2, r3
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	4611      	mov	r1, r2
 80013e4:	4618      	mov	r0, r3
 80013e6:	f00a f97d 	bl	800b6e4 <CDC_Transmit_FS>

			if (HAL_GetTick() - initTime > 1000 * 2 * 60)
 80013ea:	f001 ff91 	bl	8003310 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	4b1e      	ldr	r3, [pc, #120]	; (800146c <main+0x190>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	4a25      	ldr	r2, [pc, #148]	; (800148c <main+0x1b0>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d90a      	bls.n	8001412 <main+0x136>
				printToDisplay(cels, ch4, speed, true);
 80013fc:	4b21      	ldr	r3, [pc, #132]	; (8001484 <main+0x1a8>)
 80013fe:	6819      	ldr	r1, [r3, #0]
 8001400:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001404:	2201      	movs	r2, #1
 8001406:	4618      	mov	r0, r3
 8001408:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 800140c:	f7ff fea8 	bl	8001160 <printToDisplay>
 8001410:	e009      	b.n	8001426 <main+0x14a>
			else
				printToDisplay(cels, ch4, speed, false);
 8001412:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <main+0x1a8>)
 8001414:	6819      	ldr	r1, [r3, #0]
 8001416:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800141a:	2200      	movs	r2, #0
 800141c:	4618      	mov	r0, r3
 800141e:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8001422:	f7ff fe9d 	bl	8001160 <printToDisplay>

			if (cels > TARTGET_TEMP) {
 8001426:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800142a:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 800142e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	dd05      	ble.n	8001444 <main+0x168>
				setSpeed(setSpeedVal); //from 0 to 100
 8001438:	4b0a      	ldr	r3, [pc, #40]	; (8001464 <main+0x188>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fe75 	bl	800112c <setSpeed>
 8001442:	e002      	b.n	800144a <main+0x16e>
			} else {
				setSpeed(0);
 8001444:	2000      	movs	r0, #0
 8001446:	f7ff fe71 	bl	800112c <setSpeed>
			}
			T = HAL_GetTick();
 800144a:	f001 ff61 	bl	8003310 <HAL_GetTick>
 800144e:	4603      	mov	r3, r0
 8001450:	4a05      	ldr	r2, [pc, #20]	; (8001468 <main+0x18c>)
 8001452:	6013      	str	r3, [r2, #0]
		}

		HAL_Delay(100);
 8001454:	2064      	movs	r0, #100	; 0x64
 8001456:	f001 ff67 	bl	8003328 <HAL_Delay>
		HAL_ADC_Start_DMA(&hadc1, raw, 2); // start adc in DMA mode
 800145a:	e77a      	b.n	8001352 <main+0x76>
 800145c:	20000510 	.word	0x20000510
 8001460:	20000514 	.word	0x20000514
 8001464:	20000515 	.word	0x20000515
 8001468:	200004f4 	.word	0x200004f4
 800146c:	200004f8 	.word	0x200004f8
 8001470:	20000464 	.word	0x20000464
 8001474:	200004ac 	.word	0x200004ac
 8001478:	20000518 	.word	0x20000518
 800147c:	200002fc 	.word	0x200002fc
 8001480:	50050051 	.word	0x50050051
 8001484:	2000050c 	.word	0x2000050c
 8001488:	08010d8c 	.word	0x08010d8c
 800148c:	0001d4c0 	.word	0x0001d4c0

08001490 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001490:	b580      	push	{r7, lr}
 8001492:	b094      	sub	sp, #80	; 0x50
 8001494:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001496:	f107 0320 	add.w	r3, r7, #32
 800149a:	2230      	movs	r2, #48	; 0x30
 800149c:	2100      	movs	r1, #0
 800149e:	4618      	mov	r0, r3
 80014a0:	f00a ffbc 	bl	800c41c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014a4:	f107 030c 	add.w	r3, r7, #12
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80014b4:	2300      	movs	r3, #0
 80014b6:	60bb      	str	r3, [r7, #8]
 80014b8:	4b27      	ldr	r3, [pc, #156]	; (8001558 <SystemClock_Config+0xc8>)
 80014ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014bc:	4a26      	ldr	r2, [pc, #152]	; (8001558 <SystemClock_Config+0xc8>)
 80014be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c2:	6413      	str	r3, [r2, #64]	; 0x40
 80014c4:	4b24      	ldr	r3, [pc, #144]	; (8001558 <SystemClock_Config+0xc8>)
 80014c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014d0:	2300      	movs	r3, #0
 80014d2:	607b      	str	r3, [r7, #4]
 80014d4:	4b21      	ldr	r3, [pc, #132]	; (800155c <SystemClock_Config+0xcc>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a20      	ldr	r2, [pc, #128]	; (800155c <SystemClock_Config+0xcc>)
 80014da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <SystemClock_Config+0xcc>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014e8:	607b      	str	r3, [r7, #4]
 80014ea:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ec:	2301      	movs	r3, #1
 80014ee:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f6:	2302      	movs	r3, #2
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8001500:	230f      	movs	r3, #15
 8001502:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 144;
 8001504:	2390      	movs	r3, #144	; 0x90
 8001506:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001508:	2304      	movs	r3, #4
 800150a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800150c:	2305      	movs	r3, #5
 800150e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001510:	f107 0320 	add.w	r3, r7, #32
 8001514:	4618      	mov	r0, r3
 8001516:	f004 fbf1 	bl	8005cfc <HAL_RCC_OscConfig>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <SystemClock_Config+0x94>
		Error_Handler();
 8001520:	f000 fabe 	bl	8001aa0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001524:	230f      	movs	r3, #15
 8001526:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001528:	2302      	movs	r3, #2
 800152a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001534:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	2101      	movs	r1, #1
 8001540:	4618      	mov	r0, r3
 8001542:	f004 fe53 	bl	80061ec <HAL_RCC_ClockConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0xc0>
		Error_Handler();
 800154c:	f000 faa8 	bl	8001aa0 <Error_Handler>
	}
}
 8001550:	bf00      	nop
 8001552:	3750      	adds	r7, #80	; 0x50
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40023800 	.word	0x40023800
 800155c:	40007000 	.word	0x40007000

08001560 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001566:	463b      	mov	r3, r7
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001572:	4b29      	ldr	r3, [pc, #164]	; (8001618 <MX_ADC1_Init+0xb8>)
 8001574:	4a29      	ldr	r2, [pc, #164]	; (800161c <MX_ADC1_Init+0xbc>)
 8001576:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001578:	4b27      	ldr	r3, [pc, #156]	; (8001618 <MX_ADC1_Init+0xb8>)
 800157a:	2200      	movs	r2, #0
 800157c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800157e:	4b26      	ldr	r3, [pc, #152]	; (8001618 <MX_ADC1_Init+0xb8>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001584:	4b24      	ldr	r3, [pc, #144]	; (8001618 <MX_ADC1_Init+0xb8>)
 8001586:	2201      	movs	r2, #1
 8001588:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800158a:	4b23      	ldr	r3, [pc, #140]	; (8001618 <MX_ADC1_Init+0xb8>)
 800158c:	2201      	movs	r2, #1
 800158e:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001590:	4b21      	ldr	r3, [pc, #132]	; (8001618 <MX_ADC1_Init+0xb8>)
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001598:	4b1f      	ldr	r3, [pc, #124]	; (8001618 <MX_ADC1_Init+0xb8>)
 800159a:	2200      	movs	r2, #0
 800159c:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800159e:	4b1e      	ldr	r3, [pc, #120]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015a0:	4a1f      	ldr	r2, [pc, #124]	; (8001620 <MX_ADC1_Init+0xc0>)
 80015a2:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015a4:	4b1c      	ldr	r3, [pc, #112]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 2;
 80015aa:	4b1b      	ldr	r3, [pc, #108]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015ac:	2202      	movs	r2, #2
 80015ae:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 80015b0:	4b19      	ldr	r3, [pc, #100]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015b8:	4b17      	ldr	r3, [pc, #92]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80015be:	4816      	ldr	r0, [pc, #88]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015c0:	f001 fed6 	bl	8003370 <HAL_ADC_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC1_Init+0x6e>
		Error_Handler();
 80015ca:	f000 fa69 	bl	8001aa0 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 80015ce:	2301      	movs	r3, #1
 80015d0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80015d2:	2301      	movs	r3, #1
 80015d4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 80015d6:	2301      	movs	r3, #1
 80015d8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80015da:	463b      	mov	r3, r7
 80015dc:	4619      	mov	r1, r3
 80015de:	480e      	ldr	r0, [pc, #56]	; (8001618 <MX_ADC1_Init+0xb8>)
 80015e0:	f002 f818 	bl	8003614 <HAL_ADC_ConfigChannel>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_ADC1_Init+0x8e>
		Error_Handler();
 80015ea:	f000 fa59 	bl	8001aa0 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 80015ee:	2306      	movs	r3, #6
 80015f0:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 80015f2:	2302      	movs	r3, #2
 80015f4:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80015f6:	2302      	movs	r3, #2
 80015f8:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80015fa:	463b      	mov	r3, r7
 80015fc:	4619      	mov	r1, r3
 80015fe:	4806      	ldr	r0, [pc, #24]	; (8001618 <MX_ADC1_Init+0xb8>)
 8001600:	f002 f808 	bl	8003614 <HAL_ADC_ConfigChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_ADC1_Init+0xae>
		Error_Handler();
 800160a:	f000 fa49 	bl	8001aa0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200002fc 	.word	0x200002fc
 800161c:	40012000 	.word	0x40012000
 8001620:	0f000001 	.word	0x0f000001

08001624 <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8001628:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_CRC_Init+0x20>)
 800162a:	4a07      	ldr	r2, [pc, #28]	; (8001648 <MX_CRC_Init+0x24>)
 800162c:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 800162e:	4805      	ldr	r0, [pc, #20]	; (8001644 <MX_CRC_Init+0x20>)
 8001630:	f002 fb82 	bl	8003d38 <HAL_CRC_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_CRC_Init+0x1a>
		Error_Handler();
 800163a:	f000 fa31 	bl	8001aa0 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	200003a4 	.word	0x200003a4
 8001648:	40023000 	.word	0x40023000

0800164c <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001650:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001652:	4a18      	ldr	r2, [pc, #96]	; (80016b4 <MX_SPI1_Init+0x68>)
 8001654:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001656:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001658:	f44f 7282 	mov.w	r2, #260	; 0x104
 800165c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800165e:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001660:	2200      	movs	r2, #0
 8001662:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001666:	2200      	movs	r2, #0
 8001668:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <MX_SPI1_Init+0x64>)
 800166c:	2202      	movs	r2, #2
 800166e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001672:	2200      	movs	r2, #0
 8001674:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001676:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001678:	f44f 7200 	mov.w	r2, #512	; 0x200
 800167c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001684:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_SPI1_Init+0x64>)
 800168c:	2200      	movs	r2, #0
 800168e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001692:	2200      	movs	r2, #0
 8001694:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <MX_SPI1_Init+0x64>)
 8001698:	220a      	movs	r2, #10
 800169a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800169c:	4804      	ldr	r0, [pc, #16]	; (80016b0 <MX_SPI1_Init+0x64>)
 800169e:	f004 ffb7 	bl	8006610 <HAL_SPI_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_SPI1_Init+0x60>
		Error_Handler();
 80016a8:	f000 f9fa 	bl	8001aa0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	200003ac 	.word	0x200003ac
 80016b4:	40013000 	.word	0x40013000

080016b8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80016be:	f107 0308 	add.w	r3, r7, #8
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80016cc:	463b      	mov	r3, r7
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80016d4:	4b1d      	ldr	r3, [pc, #116]	; (800174c <MX_TIM2_Init+0x94>)
 80016d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016da:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 60 - 1;
 80016dc:	4b1b      	ldr	r3, [pc, #108]	; (800174c <MX_TIM2_Init+0x94>)
 80016de:	223b      	movs	r2, #59	; 0x3b
 80016e0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e2:	4b1a      	ldr	r3, [pc, #104]	; (800174c <MX_TIM2_Init+0x94>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000000 - 1;
 80016e8:	4b18      	ldr	r3, [pc, #96]	; (800174c <MX_TIM2_Init+0x94>)
 80016ea:	4a19      	ldr	r2, [pc, #100]	; (8001750 <MX_TIM2_Init+0x98>)
 80016ec:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ee:	4b17      	ldr	r3, [pc, #92]	; (800174c <MX_TIM2_Init+0x94>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016f4:	4b15      	ldr	r3, [pc, #84]	; (800174c <MX_TIM2_Init+0x94>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80016fa:	4814      	ldr	r0, [pc, #80]	; (800174c <MX_TIM2_Init+0x94>)
 80016fc:	f005 fb44 	bl	8006d88 <HAL_TIM_Base_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM2_Init+0x52>
		Error_Handler();
 8001706:	f000 f9cb 	bl	8001aa0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800170a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800170e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	4619      	mov	r1, r3
 8001716:	480d      	ldr	r0, [pc, #52]	; (800174c <MX_TIM2_Init+0x94>)
 8001718:	f005 febc 	bl	8007494 <HAL_TIM_ConfigClockSource>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_TIM2_Init+0x6e>
		Error_Handler();
 8001722:	f000 f9bd 	bl	8001aa0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800172a:	2300      	movs	r3, #0
 800172c:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800172e:	463b      	mov	r3, r7
 8001730:	4619      	mov	r1, r3
 8001732:	4806      	ldr	r0, [pc, #24]	; (800174c <MX_TIM2_Init+0x94>)
 8001734:	f006 fa6a 	bl	8007c0c <HAL_TIMEx_MasterConfigSynchronization>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM2_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 800173e:	f000 f9af 	bl	8001aa0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000464 	.word	0x20000464
 8001750:	000f423f 	.word	0x000f423f

08001754 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b08e      	sub	sp, #56	; 0x38
 8001758:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800175a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001768:	f107 0320 	add.w	r3, r7, #32
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]
 8001780:	615a      	str	r2, [r3, #20]
 8001782:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001784:	4b2c      	ldr	r3, [pc, #176]	; (8001838 <MX_TIM3_Init+0xe4>)
 8001786:	4a2d      	ldr	r2, [pc, #180]	; (800183c <MX_TIM3_Init+0xe8>)
 8001788:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 60000 - 1;
 800178a:	4b2b      	ldr	r3, [pc, #172]	; (8001838 <MX_TIM3_Init+0xe4>)
 800178c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001790:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001792:	4b29      	ldr	r3, [pc, #164]	; (8001838 <MX_TIM3_Init+0xe4>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 100 - 1;
 8001798:	4b27      	ldr	r3, [pc, #156]	; (8001838 <MX_TIM3_Init+0xe4>)
 800179a:	2263      	movs	r2, #99	; 0x63
 800179c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017a6:	2280      	movs	r2, #128	; 0x80
 80017a8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80017aa:	4823      	ldr	r0, [pc, #140]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017ac:	f005 faec 	bl	8006d88 <HAL_TIM_Base_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM3_Init+0x66>
		Error_Handler();
 80017b6:	f000 f973 	bl	8001aa0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017be:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80017c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017c4:	4619      	mov	r1, r3
 80017c6:	481c      	ldr	r0, [pc, #112]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017c8:	f005 fe64 	bl	8007494 <HAL_TIM_ConfigClockSource>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_TIM3_Init+0x82>
		Error_Handler();
 80017d2:	f000 f965 	bl	8001aa0 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80017d6:	4818      	ldr	r0, [pc, #96]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017d8:	f005 fb88 	bl	8006eec <HAL_TIM_PWM_Init>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM3_Init+0x92>
		Error_Handler();
 80017e2:	f000 f95d 	bl	8001aa0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e6:	2300      	movs	r3, #0
 80017e8:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80017ee:	f107 0320 	add.w	r3, r7, #32
 80017f2:	4619      	mov	r1, r3
 80017f4:	4810      	ldr	r0, [pc, #64]	; (8001838 <MX_TIM3_Init+0xe4>)
 80017f6:	f006 fa09 	bl	8007c0c <HAL_TIMEx_MasterConfigSynchronization>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001800:	f000 f94e 	bl	8001aa0 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001804:	2360      	movs	r3, #96	; 0x60
 8001806:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	2200      	movs	r2, #0
 8001818:	4619      	mov	r1, r3
 800181a:	4807      	ldr	r0, [pc, #28]	; (8001838 <MX_TIM3_Init+0xe4>)
 800181c:	f005 fd78 	bl	8007310 <HAL_TIM_PWM_ConfigChannel>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_TIM3_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8001826:	f000 f93b 	bl	8001aa0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 800182a:	4803      	ldr	r0, [pc, #12]	; (8001838 <MX_TIM3_Init+0xe4>)
 800182c:	f000 face 	bl	8001dcc <HAL_TIM_MspPostInit>

}
 8001830:	bf00      	nop
 8001832:	3738      	adds	r7, #56	; 0x38
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	200004ac 	.word	0x200004ac
 800183c:	40000400 	.word	0x40000400

08001840 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <MX_DMA_Init+0x4c>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a0f      	ldr	r2, [pc, #60]	; (800188c <MX_DMA_Init+0x4c>)
 8001850:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b0d      	ldr	r3, [pc, #52]	; (800188c <MX_DMA_Init+0x4c>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	2038      	movs	r0, #56	; 0x38
 8001868:	f002 fa3c 	bl	8003ce4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800186c:	2038      	movs	r0, #56	; 0x38
 800186e:	f002 fa55 	bl	8003d1c <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2100      	movs	r1, #0
 8001876:	203a      	movs	r0, #58	; 0x3a
 8001878:	f002 fa34 	bl	8003ce4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800187c:	203a      	movs	r0, #58	; 0x3a
 800187e:	f002 fa4d 	bl	8003d1c <HAL_NVIC_EnableIRQ>

}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40023800 	.word	0x40023800

08001890 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
 80018a4:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	613b      	str	r3, [r7, #16]
 80018aa:	4b4d      	ldr	r3, [pc, #308]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ae:	4a4c      	ldr	r2, [pc, #304]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018b0:	f043 0304 	orr.w	r3, r3, #4
 80018b4:	6313      	str	r3, [r2, #48]	; 0x30
 80018b6:	4b4a      	ldr	r3, [pc, #296]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	f003 0304 	and.w	r3, r3, #4
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]
 80018c6:	4b46      	ldr	r3, [pc, #280]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a45      	ldr	r2, [pc, #276]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a3e      	ldr	r2, [pc, #248]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b3c      	ldr	r3, [pc, #240]	; (80019e0 <MX_GPIO_Init+0x150>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4b38      	ldr	r3, [pc, #224]	; (80019e0 <MX_GPIO_Init+0x150>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a37      	ldr	r2, [pc, #220]	; (80019e0 <MX_GPIO_Init+0x150>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b35      	ldr	r3, [pc, #212]	; (80019e0 <MX_GPIO_Init+0x150>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001916:	2200      	movs	r2, #0
 8001918:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800191c:	4831      	ldr	r0, [pc, #196]	; (80019e4 <MX_GPIO_Init+0x154>)
 800191e:	f002 ff3d 	bl	800479c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, RST_Pin | DC_Pin | CS_Pin | M_IN1_Pin | M_IN2_Pin,
 8001922:	2200      	movs	r2, #0
 8001924:	212f      	movs	r1, #47	; 0x2f
 8001926:	4830      	ldr	r0, [pc, #192]	; (80019e8 <MX_GPIO_Init+0x158>)
 8001928:	f002 ff38 	bl	800479c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 800192c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001930:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001932:	2301      	movs	r3, #1
 8001934:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	4827      	ldr	r0, [pc, #156]	; (80019e4 <MX_GPIO_Init+0x154>)
 8001946:	f002 fda5 	bl	8004494 <HAL_GPIO_Init>

	/*Configure GPIO pin : BTN_Pin */
	GPIO_InitStruct.Pin = BTN_Pin;
 800194a:	2301      	movs	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800194e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001952:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001954:	2301      	movs	r3, #1
 8001956:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	4619      	mov	r1, r3
 800195e:	4823      	ldr	r0, [pc, #140]	; (80019ec <MX_GPIO_Init+0x15c>)
 8001960:	f002 fd98 	bl	8004494 <HAL_GPIO_Init>

	/*Configure GPIO pins : RST_Pin DC_Pin CS_Pin */
	GPIO_InitStruct.Pin = RST_Pin | DC_Pin | CS_Pin;
 8001964:	2307      	movs	r3, #7
 8001966:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001968:	2301      	movs	r3, #1
 800196a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001970:	2302      	movs	r3, #2
 8001972:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	481b      	ldr	r0, [pc, #108]	; (80019e8 <MX_GPIO_Init+0x158>)
 800197c:	f002 fd8a 	bl	8004494 <HAL_GPIO_Init>

	/*Configure GPIO pins : M_IN1_Pin M_IN2_Pin */
	GPIO_InitStruct.Pin = M_IN1_Pin | M_IN2_Pin;
 8001980:	2328      	movs	r3, #40	; 0x28
 8001982:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001984:	2301      	movs	r3, #1
 8001986:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001988:	2300      	movs	r3, #0
 800198a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	4619      	mov	r1, r3
 8001996:	4814      	ldr	r0, [pc, #80]	; (80019e8 <MX_GPIO_Init+0x158>)
 8001998:	f002 fd7c 	bl	8004494 <HAL_GPIO_Init>

	/*Configure GPIO pin : M_SPEED_Pin */
	GPIO_InitStruct.Pin = M_SPEED_Pin;
 800199c:	2340      	movs	r3, #64	; 0x40
 800199e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019a0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80019a4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(M_SPEED_GPIO_Port, &GPIO_InitStruct);
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	4619      	mov	r1, r3
 80019b0:	480d      	ldr	r0, [pc, #52]	; (80019e8 <MX_GPIO_Init+0x158>)
 80019b2:	f002 fd6f 	bl	8004494 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	2006      	movs	r0, #6
 80019bc:	f002 f992 	bl	8003ce4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80019c0:	2006      	movs	r0, #6
 80019c2:	f002 f9ab 	bl	8003d1c <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2100      	movs	r1, #0
 80019ca:	2017      	movs	r0, #23
 80019cc:	f002 f98a 	bl	8003ce4 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80019d0:	2017      	movs	r0, #23
 80019d2:	f002 f9a3 	bl	8003d1c <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80019d6:	bf00      	nop
 80019d8:	3728      	adds	r7, #40	; 0x28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40020800 	.word	0x40020800
 80019e8:	40020400 	.word	0x40020400
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	80fb      	strh	r3, [r7, #6]
//	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
	/* EXTI line interrupt detected */
	if (GPIO_Pin == BTN_Pin) // If The INT Source Is EXTI Line9 (A9 Pin)
 80019fa:	88fb      	ldrh	r3, [r7, #6]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d10c      	bne.n	8001a1a <HAL_GPIO_EXTI_Callback+0x2a>
	{

		if (setSpeedVal >= 100) {
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x48>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b63      	cmp	r3, #99	; 0x63
 8001a06:	d902      	bls.n	8001a0e <HAL_GPIO_EXTI_Callback+0x1e>
			setSpeedVal = 0;
 8001a08:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x48>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
		}
		setSpeedVal += 10;
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x48>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	330a      	adds	r3, #10
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_GPIO_EXTI_Callback+0x48>)
 8001a18:	701a      	strb	r2, [r3, #0]

	}
	if (GPIO_Pin == M_SPEED_Pin) // If The INT Source Is EXTI Line9 (A9 Pin)
 8001a1a:	88fb      	ldrh	r3, [r7, #6]
 8001a1c:	2b40      	cmp	r3, #64	; 0x40
 8001a1e:	d104      	bne.n	8001a2a <HAL_GPIO_EXTI_Callback+0x3a>
	{
		count++;
 8001a20:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	3301      	adds	r3, #1
 8001a26:	4a05      	ldr	r2, [pc, #20]	; (8001a3c <HAL_GPIO_EXTI_Callback+0x4c>)
 8001a28:	6013      	str	r3, [r2, #0]
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	}
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	20000515 	.word	0x20000515
 8001a3c:	20000510 	.word	0x20000510

08001a40 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a10      	ldr	r2, [pc, #64]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d101      	bne.n	8001a56 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001a52:	f001 fc49 	bl	80032e8 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM2) {
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a5e:	d113      	bne.n	8001a88 <HAL_TIM_PeriodElapsedCallback+0x48>
		if (count != 0) {
 8001a60:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00c      	beq.n	8001a82 <HAL_TIM_PeriodElapsedCallback+0x42>
			speed = (uint32_t) (count / 2) - f_timer * 2; // number of pulse minus pwm pulse
 8001a68:	4b0a      	ldr	r3, [pc, #40]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	085a      	lsrs	r2, r3, #1
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001a78:	6013      	str	r3, [r2, #0]
			count = 0; //
 8001a7a:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
			speed = 0;
		}

	}
	/* USER CODE END Callback 1 */
}
 8001a80:	e002      	b.n	8001a88 <HAL_TIM_PeriodElapsedCallback+0x48>
			speed = 0;
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}
 8001a90:	40010000 	.word	0x40010000
 8001a94:	20000510 	.word	0x20000510
 8001a98:	20000518 	.word	0x20000518
 8001a9c:	2000050c 	.word	0x2000050c

08001aa0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa4:	b672      	cpsid	i
}
 8001aa6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001aa8:	e7fe      	b.n	8001aa8 <Error_Handler+0x8>
	...

08001aac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	4b10      	ldr	r3, [pc, #64]	; (8001af8 <HAL_MspInit+0x4c>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	4a0f      	ldr	r2, [pc, #60]	; (8001af8 <HAL_MspInit+0x4c>)
 8001abc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <HAL_MspInit+0x4c>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	4b09      	ldr	r3, [pc, #36]	; (8001af8 <HAL_MspInit+0x4c>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a08      	ldr	r2, [pc, #32]	; (8001af8 <HAL_MspInit+0x4c>)
 8001ad8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_MspInit+0x4c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001aea:	bf00      	nop
 8001aec:	370c      	adds	r7, #12
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800

08001afc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b08a      	sub	sp, #40	; 0x28
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	605a      	str	r2, [r3, #4]
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	60da      	str	r2, [r3, #12]
 8001b12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a33      	ldr	r2, [pc, #204]	; (8001be8 <HAL_ADC_MspInit+0xec>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d15f      	bne.n	8001bde <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	4b32      	ldr	r3, [pc, #200]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b26:	4a31      	ldr	r2, [pc, #196]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2e:	4b2f      	ldr	r3, [pc, #188]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b36:	613b      	str	r3, [r7, #16]
 8001b38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	4b2b      	ldr	r3, [pc, #172]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	4a2a      	ldr	r2, [pc, #168]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6313      	str	r3, [r2, #48]	; 0x30
 8001b4a:	4b28      	ldr	r3, [pc, #160]	; (8001bec <HAL_ADC_MspInit+0xf0>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60fb      	str	r3, [r7, #12]
 8001b54:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 8001b56:	2342      	movs	r3, #66	; 0x42
 8001b58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	4821      	ldr	r0, [pc, #132]	; (8001bf0 <HAL_ADC_MspInit+0xf4>)
 8001b6a:	f002 fc93 	bl	8004494 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b6e:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b70:	4a21      	ldr	r2, [pc, #132]	; (8001bf8 <HAL_ADC_MspInit+0xfc>)
 8001b72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b74:	4b1f      	ldr	r3, [pc, #124]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b7a:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b80:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b86:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b8c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b8e:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b90:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b94:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b96:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001b98:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b9c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001b9e:	4b15      	ldr	r3, [pc, #84]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bac:	2204      	movs	r2, #4
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bb0:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001bbc:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bc2:	480c      	ldr	r0, [pc, #48]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bc4:	f002 f8d4 	bl	8003d70 <HAL_DMA_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <HAL_ADC_MspInit+0xd6>
    {
      Error_Handler();
 8001bce:	f7ff ff67 	bl	8001aa0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a07      	ldr	r2, [pc, #28]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bd6:	639a      	str	r2, [r3, #56]	; 0x38
 8001bd8:	4a06      	ldr	r2, [pc, #24]	; (8001bf4 <HAL_ADC_MspInit+0xf8>)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bde:	bf00      	nop
 8001be0:	3728      	adds	r7, #40	; 0x28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40012000 	.word	0x40012000
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	40020000 	.word	0x40020000
 8001bf4:	20000344 	.word	0x20000344
 8001bf8:	40026410 	.word	0x40026410

08001bfc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0b      	ldr	r2, [pc, #44]	; (8001c38 <HAL_CRC_MspInit+0x3c>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d10d      	bne.n	8001c2a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <HAL_CRC_MspInit+0x40>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a09      	ldr	r2, [pc, #36]	; (8001c3c <HAL_CRC_MspInit+0x40>)
 8001c18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b07      	ldr	r3, [pc, #28]	; (8001c3c <HAL_CRC_MspInit+0x40>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001c2a:	bf00      	nop
 8001c2c:	3714      	adds	r7, #20
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40023000 	.word	0x40023000
 8001c3c:	40023800 	.word	0x40023800

08001c40 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08a      	sub	sp, #40	; 0x28
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a38      	ldr	r2, [pc, #224]	; (8001d40 <HAL_SPI_MspInit+0x100>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d16a      	bne.n	8001d38 <HAL_SPI_MspInit+0xf8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	613b      	str	r3, [r7, #16]
 8001c66:	4b37      	ldr	r3, [pc, #220]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	4a36      	ldr	r2, [pc, #216]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c70:	6453      	str	r3, [r2, #68]	; 0x44
 8001c72:	4b34      	ldr	r3, [pc, #208]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c7a:	613b      	str	r3, [r7, #16]
 8001c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b30      	ldr	r3, [pc, #192]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a2f      	ldr	r2, [pc, #188]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b2d      	ldr	r3, [pc, #180]	; (8001d44 <HAL_SPI_MspInit+0x104>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c9a:	23a0      	movs	r3, #160	; 0xa0
 8001c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001caa:	2305      	movs	r3, #5
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4824      	ldr	r0, [pc, #144]	; (8001d48 <HAL_SPI_MspInit+0x108>)
 8001cb6:	f002 fbed 	bl	8004494 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001cba:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cbc:	4a24      	ldr	r2, [pc, #144]	; (8001d50 <HAL_SPI_MspInit+0x110>)
 8001cbe:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001cc0:	4b22      	ldr	r3, [pc, #136]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cc2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001cc6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cc8:	4b20      	ldr	r3, [pc, #128]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cca:	2240      	movs	r2, #64	; 0x40
 8001ccc:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cce:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cd4:	4b1d      	ldr	r3, [pc, #116]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cda:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001ce8:	4b18      	ldr	r3, [pc, #96]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001cf4:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cf6:	2204      	movs	r2, #4
 8001cf8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001cfa:	4b14      	ldr	r3, [pc, #80]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001cfc:	2203      	movs	r2, #3
 8001cfe:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001d0c:	480f      	ldr	r0, [pc, #60]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001d0e:	f002 f82f 	bl	8003d70 <HAL_DMA_Init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <HAL_SPI_MspInit+0xdc>
    {
      Error_Handler();
 8001d18:	f7ff fec2 	bl	8001aa0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4a0b      	ldr	r2, [pc, #44]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001d20:	649a      	str	r2, [r3, #72]	; 0x48
 8001d22:	4a0a      	ldr	r2, [pc, #40]	; (8001d4c <HAL_SPI_MspInit+0x10c>)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2023      	movs	r0, #35	; 0x23
 8001d2e:	f001 ffd9 	bl	8003ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001d32:	2023      	movs	r0, #35	; 0x23
 8001d34:	f001 fff2 	bl	8003d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	; 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40013000 	.word	0x40013000
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	20000404 	.word	0x20000404
 8001d50:	40026440 	.word	0x40026440

08001d54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d64:	d116      	bne.n	8001d94 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d66:	2300      	movs	r3, #0
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6e:	4a15      	ldr	r2, [pc, #84]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2100      	movs	r1, #0
 8001d86:	201c      	movs	r0, #28
 8001d88:	f001 ffac 	bl	8003ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d8c:	201c      	movs	r0, #28
 8001d8e:	f001 ffc5 	bl	8003d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d92:	e012      	b.n	8001dba <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a0b      	ldr	r2, [pc, #44]	; (8001dc8 <HAL_TIM_Base_MspInit+0x74>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d10d      	bne.n	8001dba <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
 8001da2:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	4a07      	ldr	r2, [pc, #28]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001da8:	f043 0302 	orr.w	r3, r3, #2
 8001dac:	6413      	str	r3, [r2, #64]	; 0x40
 8001dae:	4b05      	ldr	r3, [pc, #20]	; (8001dc4 <HAL_TIM_Base_MspInit+0x70>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
}
 8001dba:	bf00      	nop
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40000400 	.word	0x40000400

08001dcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 030c 	add.w	r3, r7, #12
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a12      	ldr	r2, [pc, #72]	; (8001e34 <HAL_TIM_MspPostInit+0x68>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d11d      	bne.n	8001e2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a10      	ldr	r2, [pc, #64]	; (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b0e      	ldr	r3, [pc, #56]	; (8001e38 <HAL_TIM_MspPostInit+0x6c>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = M_EN_Pin;
 8001e0a:	2310      	movs	r3, #16
 8001e0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(M_EN_GPIO_Port, &GPIO_InitStruct);
 8001e1e:	f107 030c 	add.w	r3, r7, #12
 8001e22:	4619      	mov	r1, r3
 8001e24:	4805      	ldr	r0, [pc, #20]	; (8001e3c <HAL_TIM_MspPostInit+0x70>)
 8001e26:	f002 fb35 	bl	8004494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3720      	adds	r7, #32
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40000400 	.word	0x40000400
 8001e38:	40023800 	.word	0x40023800
 8001e3c:	40020400 	.word	0x40020400

08001e40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08c      	sub	sp, #48	; 0x30
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
 8001e54:	4b2e      	ldr	r3, [pc, #184]	; (8001f10 <HAL_InitTick+0xd0>)
 8001e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e58:	4a2d      	ldr	r2, [pc, #180]	; (8001f10 <HAL_InitTick+0xd0>)
 8001e5a:	f043 0301 	orr.w	r3, r3, #1
 8001e5e:	6453      	str	r3, [r2, #68]	; 0x44
 8001e60:	4b2b      	ldr	r3, [pc, #172]	; (8001f10 <HAL_InitTick+0xd0>)
 8001e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e6c:	f107 020c 	add.w	r2, r7, #12
 8001e70:	f107 0310 	add.w	r3, r7, #16
 8001e74:	4611      	mov	r1, r2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f004 fb98 	bl	80065ac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e7c:	f004 fb82 	bl	8006584 <HAL_RCC_GetPCLK2Freq>
 8001e80:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e84:	4a23      	ldr	r2, [pc, #140]	; (8001f14 <HAL_InitTick+0xd4>)
 8001e86:	fba2 2303 	umull	r2, r3, r2, r3
 8001e8a:	0c9b      	lsrs	r3, r3, #18
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <HAL_InitTick+0xd8>)
 8001e92:	4a22      	ldr	r2, [pc, #136]	; (8001f1c <HAL_InitTick+0xdc>)
 8001e94:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e96:	4b20      	ldr	r3, [pc, #128]	; (8001f18 <HAL_InitTick+0xd8>)
 8001e98:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e9e:	4a1e      	ldr	r2, [pc, #120]	; (8001f18 <HAL_InitTick+0xd8>)
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_InitTick+0xd8>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_InitTick+0xd8>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eb0:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <HAL_InitTick+0xd8>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001eb6:	4818      	ldr	r0, [pc, #96]	; (8001f18 <HAL_InitTick+0xd8>)
 8001eb8:	f004 ff66 	bl	8006d88 <HAL_TIM_Base_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001ec2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d11b      	bne.n	8001f02 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001eca:	4813      	ldr	r0, [pc, #76]	; (8001f18 <HAL_InitTick+0xd8>)
 8001ecc:	f004 ffac 	bl	8006e28 <HAL_TIM_Base_Start_IT>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8001ed6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d111      	bne.n	8001f02 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ede:	2019      	movs	r0, #25
 8001ee0:	f001 ff1c 	bl	8003d1c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b0f      	cmp	r3, #15
 8001ee8:	d808      	bhi.n	8001efc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001eea:	2200      	movs	r2, #0
 8001eec:	6879      	ldr	r1, [r7, #4]
 8001eee:	2019      	movs	r0, #25
 8001ef0:	f001 fef8 	bl	8003ce4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ef4:	4a0a      	ldr	r2, [pc, #40]	; (8001f20 <HAL_InitTick+0xe0>)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	e002      	b.n	8001f02 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001f02:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3730      	adds	r7, #48	; 0x30
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800
 8001f14:	431bde83 	.word	0x431bde83
 8001f18:	20000520 	.word	0x20000520
 8001f1c:	40010000 	.word	0x40010000
 8001f20:	20000014 	.word	0x20000014

08001f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001f28:	e7fe      	b.n	8001f28 <NMI_Handler+0x4>

08001f2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f2e:	e7fe      	b.n	8001f2e <HardFault_Handler+0x4>

08001f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f34:	e7fe      	b.n	8001f34 <MemManage_Handler+0x4>

08001f36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <BusFault_Handler+0x4>

08001f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f40:	e7fe      	b.n	8001f40 <UsageFault_Handler+0x4>

08001f42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f62:	bf00      	nop
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f70:	bf00      	nop
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8001f7e:	2001      	movs	r0, #1
 8001f80:	f002 fc26 	bl	80047d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f84:	bf00      	nop
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M_SPEED_Pin);
 8001f8c:	2040      	movs	r0, #64	; 0x40
 8001f8e:	f002 fc1f 	bl	80047d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f9c:	4802      	ldr	r0, [pc, #8]	; (8001fa8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f9e:	f005 f8af 	bl	8007100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000520 	.word	0x20000520

08001fac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fb0:	4802      	ldr	r0, [pc, #8]	; (8001fbc <TIM2_IRQHandler+0x10>)
 8001fb2:	f005 f8a5 	bl	8007100 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	20000464 	.word	0x20000464

08001fc0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001fc4:	4802      	ldr	r0, [pc, #8]	; (8001fd0 <SPI1_IRQHandler+0x10>)
 8001fc6:	f004 fce9 	bl	800699c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200003ac 	.word	0x200003ac

08001fd4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fd8:	4802      	ldr	r0, [pc, #8]	; (8001fe4 <DMA2_Stream0_IRQHandler+0x10>)
 8001fda:	f001 fff1 	bl	8003fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000344 	.word	0x20000344

08001fe8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001fec:	4802      	ldr	r0, [pc, #8]	; (8001ff8 <DMA2_Stream2_IRQHandler+0x10>)
 8001fee:	f001 ffe7 	bl	8003fc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001ff2:	bf00      	nop
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000404 	.word	0x20000404

08001ffc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002000:	4802      	ldr	r0, [pc, #8]	; (800200c <OTG_FS_IRQHandler+0x10>)
 8002002:	f002 fd4d 	bl	8004aa0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	20001a98 	.word	0x20001a98

08002010 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002018:	4a14      	ldr	r2, [pc, #80]	; (800206c <_sbrk+0x5c>)
 800201a:	4b15      	ldr	r3, [pc, #84]	; (8002070 <_sbrk+0x60>)
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <_sbrk+0x64>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d102      	bne.n	8002032 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800202c:	4b11      	ldr	r3, [pc, #68]	; (8002074 <_sbrk+0x64>)
 800202e:	4a12      	ldr	r2, [pc, #72]	; (8002078 <_sbrk+0x68>)
 8002030:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002032:	4b10      	ldr	r3, [pc, #64]	; (8002074 <_sbrk+0x64>)
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	429a      	cmp	r2, r3
 800203e:	d207      	bcs.n	8002050 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002040:	f00a f9ac 	bl	800c39c <__errno>
 8002044:	4603      	mov	r3, r0
 8002046:	220c      	movs	r2, #12
 8002048:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800204a:	f04f 33ff 	mov.w	r3, #4294967295
 800204e:	e009      	b.n	8002064 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002050:	4b08      	ldr	r3, [pc, #32]	; (8002074 <_sbrk+0x64>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002056:	4b07      	ldr	r3, [pc, #28]	; (8002074 <_sbrk+0x64>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4413      	add	r3, r2
 800205e:	4a05      	ldr	r2, [pc, #20]	; (8002074 <_sbrk+0x64>)
 8002060:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002062:	68fb      	ldr	r3, [r7, #12]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20020000 	.word	0x20020000
 8002070:	00000800 	.word	0x00000800
 8002074:	20000568 	.word	0x20000568
 8002078:	200021d8 	.word	0x200021d8

0800207c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002080:	4b06      	ldr	r3, [pc, #24]	; (800209c <SystemInit+0x20>)
 8002082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002086:	4a05      	ldr	r2, [pc, #20]	; (800209c <SystemInit+0x20>)
 8002088:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800208c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80020a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020a4:	480d      	ldr	r0, [pc, #52]	; (80020dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020a6:	490e      	ldr	r1, [pc, #56]	; (80020e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020a8:	4a0e      	ldr	r2, [pc, #56]	; (80020e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020ac:	e002      	b.n	80020b4 <LoopCopyDataInit>

080020ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020b2:	3304      	adds	r3, #4

080020b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b8:	d3f9      	bcc.n	80020ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ba:	4a0b      	ldr	r2, [pc, #44]	; (80020e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020bc:	4c0b      	ldr	r4, [pc, #44]	; (80020ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80020be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020c0:	e001      	b.n	80020c6 <LoopFillZerobss>

080020c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020c4:	3204      	adds	r2, #4

080020c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c8:	d3fb      	bcc.n	80020c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020ca:	f7ff ffd7 	bl	800207c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80020ce:	f00a f96b 	bl	800c3a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020d2:	f7ff f903 	bl	80012dc <main>
  bx  lr    
 80020d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80020d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e0:	200002e0 	.word	0x200002e0
  ldr r2, =_sidata
 80020e4:	08014ca4 	.word	0x08014ca4
  ldr r2, =_sbss
 80020e8:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 80020ec:	200021d4 	.word	0x200021d4

080020f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020f0:	e7fe      	b.n	80020f0 <ADC_IRQHandler>
	...

080020f4 <ST7789_Init>:
	  
	  
//==============================================================================
//   
//==============================================================================
void ST7789_Init(void){
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	
	//    
	//          
	HAL_Delay(200);	
 80020f8:	20c8      	movs	r0, #200	; 0xc8
 80020fa:	f001 f915 	bl	8003328 <HAL_Delay>

	ST7789_Width = ST7789_WIDTH;
 80020fe:	4b09      	ldr	r3, [pc, #36]	; (8002124 <ST7789_Init+0x30>)
 8002100:	22f0      	movs	r2, #240	; 0xf0
 8002102:	801a      	strh	r2, [r3, #0]
	ST7789_Height = ST7789_HEIGHT;
 8002104:	4b08      	ldr	r3, [pc, #32]	; (8002128 <ST7789_Init+0x34>)
 8002106:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800210a:	801a      	strh	r2, [r3, #0]


    ST7789_Select();
 800210c:	f000 f810 	bl	8002130 <ST7789_Select>
	
    ST7789_HardReset(); 
 8002110:	f000 f870 	bl	80021f4 <ST7789_HardReset>
    ST7789_ExecuteCommandList(init_cmds);
 8002114:	4805      	ldr	r0, [pc, #20]	; (800212c <ST7789_Init+0x38>)
 8002116:	f000 f823 	bl	8002160 <ST7789_ExecuteCommandList>
	
    ST7789_Unselect();
 800211a:	f000 f815 	bl	8002148 <ST7789_Unselect>

}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000570 	.word	0x20000570
 8002128:	20000572 	.word	0x20000572
 800212c:	080147c4 	.word	0x080147c4

08002130 <ST7789_Select>:


//==============================================================================
//   SPI
//==============================================================================
void ST7789_Select(void) {
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	
    #ifdef CS_PORT
	
			//--     HAL ------------------	
			#ifdef ST7789_SPI_HAL
				HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002134:	2200      	movs	r2, #0
 8002136:	2104      	movs	r1, #4
 8002138:	4802      	ldr	r0, [pc, #8]	; (8002144 <ST7789_Select+0x14>)
 800213a:	f002 fb2f 	bl	800479c <HAL_GPIO_WritePin>
				CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
			#endif
			//-----------------------------------------------------
	#endif
	
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40020400 	.word	0x40020400

08002148 <ST7789_Unselect>:


//==============================================================================
//   SPI
//==============================================================================
void ST7789_Unselect(void) {
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	
    #ifdef CS_PORT
	
			//--     HAL ------------------	
			#ifdef ST7789_SPI_HAL
				HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800214c:	2201      	movs	r2, #1
 800214e:	2104      	movs	r1, #4
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <ST7789_Unselect+0x14>)
 8002152:	f002 fb23 	bl	800479c <HAL_GPIO_WritePin>
			#endif
			//-----------------------------------------------------
	
	#endif
	
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	40020400 	.word	0x40020400

08002160 <ST7789_ExecuteCommandList>:


//==============================================================================
//      
//==============================================================================
 void ST7789_ExecuteCommandList(const uint8_t *addr) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b084      	sub	sp, #16
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
	
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	1c5a      	adds	r2, r3, #1
 800216c:	607a      	str	r2, [r7, #4]
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8002172:	e034      	b.n	80021de <ST7789_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	1c5a      	adds	r2, r3, #1
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	72fb      	strb	r3, [r7, #11]
        ST7789_SendCmd(cmd);
 800217e:	7afb      	ldrb	r3, [r7, #11]
 8002180:	4618      	mov	r0, r3
 8002182:	f000 f84b 	bl	800221c <ST7789_SendCmd>

        numArgs = *addr++;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	1c5a      	adds	r2, r3, #1
 800218a:	607a      	str	r2, [r7, #4]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002190:	7abb      	ldrb	r3, [r7, #10]
 8002192:	b29b      	uxth	r3, r3
 8002194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002198:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800219a:	7abb      	ldrb	r3, [r7, #10]
 800219c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021a0:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 80021a2:	7abb      	ldrb	r3, [r7, #10]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <ST7789_ExecuteCommandList+0x5a>
            ST7789_SendDataMASS((uint8_t*)addr, numArgs);
 80021a8:	7abb      	ldrb	r3, [r7, #10]
 80021aa:	4619      	mov	r1, r3
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f875 	bl	800229c <ST7789_SendDataMASS>
            addr += numArgs;
 80021b2:	7abb      	ldrb	r3, [r7, #10]
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	4413      	add	r3, r2
 80021b8:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80021ba:	89bb      	ldrh	r3, [r7, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00e      	beq.n	80021de <ST7789_ExecuteCommandList+0x7e>
            ms = *addr++;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	1c5a      	adds	r2, r3, #1
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 80021ca:	89bb      	ldrh	r3, [r7, #12]
 80021cc:	2bff      	cmp	r3, #255	; 0xff
 80021ce:	d102      	bne.n	80021d6 <ST7789_ExecuteCommandList+0x76>
 80021d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80021d4:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 80021d6:	89bb      	ldrh	r3, [r7, #12]
 80021d8:	4618      	mov	r0, r3
 80021da:	f001 f8a5 	bl	8003328 <HAL_Delay>
    while(numCommands--) {
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	1e5a      	subs	r2, r3, #1
 80021e2:	73fa      	strb	r2, [r7, #15]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d1c5      	bne.n	8002174 <ST7789_ExecuteCommandList+0x14>
        }
    }
}
 80021e8:	bf00      	nop
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <ST7789_HardReset>:


//==============================================================================
//     ( RESET)
//==============================================================================
void ST7789_HardReset(void){
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80021f8:	2200      	movs	r2, #0
 80021fa:	2101      	movs	r1, #1
 80021fc:	4806      	ldr	r0, [pc, #24]	; (8002218 <ST7789_HardReset+0x24>)
 80021fe:	f002 facd 	bl	800479c <HAL_GPIO_WritePin>
	HAL_Delay(20);	
 8002202:	2014      	movs	r0, #20
 8002204:	f001 f890 	bl	8003328 <HAL_Delay>
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8002208:	2201      	movs	r2, #1
 800220a:	2101      	movs	r1, #1
 800220c:	4802      	ldr	r0, [pc, #8]	; (8002218 <ST7789_HardReset+0x24>)
 800220e:	f002 fac5 	bl	800479c <HAL_GPIO_WritePin>
	
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40020400 	.word	0x40020400

0800221c <ST7789_SendCmd>:


//==============================================================================
//     
//==============================================================================
__inline void ST7789_SendCmd(uint8_t Cmd){	
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
		
	//--     HAL ------------------	
	#ifdef ST7789_SPI_HAL
	
		 // pin DC LOW
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8002226:	2200      	movs	r2, #0
 8002228:	2102      	movs	r1, #2
 800222a:	480d      	ldr	r0, [pc, #52]	; (8002260 <ST7789_SendCmd+0x44>)
 800222c:	f002 fab6 	bl	800479c <HAL_GPIO_WritePin>
					 
		 HAL_SPI_Transmit(&ST7789_SPI_HAL, &Cmd, 1, HAL_MAX_DELAY);
 8002230:	1df9      	adds	r1, r7, #7
 8002232:	f04f 33ff 	mov.w	r3, #4294967295
 8002236:	2201      	movs	r2, #1
 8002238:	480a      	ldr	r0, [pc, #40]	; (8002264 <ST7789_SendCmd+0x48>)
 800223a:	f004 fa72 	bl	8006722 <HAL_SPI_Transmit>
		 while(HAL_SPI_GetState(&ST7789_SPI_HAL) != HAL_SPI_STATE_READY){};
 800223e:	bf00      	nop
 8002240:	4808      	ldr	r0, [pc, #32]	; (8002264 <ST7789_SendCmd+0x48>)
 8002242:	f004 fcb5 	bl	8006bb0 <HAL_SPI_GetState>
 8002246:	4603      	mov	r3, r0
 8002248:	2b01      	cmp	r3, #1
 800224a:	d1f9      	bne.n	8002240 <ST7789_SendCmd+0x24>
				
		 // pin DC HIGH
		 HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 800224c:	2201      	movs	r2, #1
 800224e:	2102      	movs	r1, #2
 8002250:	4803      	ldr	r0, [pc, #12]	; (8002260 <ST7789_SendCmd+0x44>)
 8002252:	f002 faa3 	bl	800479c <HAL_GPIO_WritePin>
		DC_GPIO_Port->BSRR = DC_Pin;
	
	#endif
	//-----------------------------------------------------------------------------------

}
 8002256:	bf00      	nop
 8002258:	3708      	adds	r7, #8
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40020400 	.word	0x40020400
 8002264:	200003ac 	.word	0x200003ac

08002268 <ST7789_SendData>:


//==============================================================================
//    ()   1 BYTE
//==============================================================================
__inline void ST7789_SendData(uint8_t Data ){
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
	
	//--     HAL ------------------
	#ifdef ST7789_SPI_HAL
	
		HAL_SPI_Transmit(&ST7789_SPI_HAL, &Data, 1, HAL_MAX_DELAY);
 8002272:	1df9      	adds	r1, r7, #7
 8002274:	f04f 33ff 	mov.w	r3, #4294967295
 8002278:	2201      	movs	r2, #1
 800227a:	4807      	ldr	r0, [pc, #28]	; (8002298 <ST7789_SendData+0x30>)
 800227c:	f004 fa51 	bl	8006722 <HAL_SPI_Transmit>
		while(HAL_SPI_GetState(&ST7789_SPI_HAL) != HAL_SPI_STATE_READY){};
 8002280:	bf00      	nop
 8002282:	4805      	ldr	r0, [pc, #20]	; (8002298 <ST7789_SendData+0x30>)
 8002284:	f004 fc94 	bl	8006bb0 <HAL_SPI_GetState>
 8002288:	4603      	mov	r3, r0
 800228a:	2b01      	cmp	r3, #1
 800228c:	d1f9      	bne.n	8002282 <ST7789_SendData+0x1a>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------

}
 800228e:	bf00      	nop
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	200003ac 	.word	0x200003ac

0800229c <ST7789_SendDataMASS>:


//==============================================================================
//    ()   MASS
//==============================================================================
__inline void ST7789_SendDataMASS(uint8_t* buff, size_t buff_size){
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
	
	//--     HAL ------------------
	#ifdef ST7789_SPI_HAL
		
		if( buff_size <= 0xFFFF ){
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ac:	d21a      	bcs.n	80022e4 <ST7789_SendDataMASS+0x48>
			HAL_SPI_Transmit(&ST7789_SPI_HAL, buff, buff_size, HAL_MAX_DELAY);
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	f04f 33ff 	mov.w	r3, #4294967295
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4816      	ldr	r0, [pc, #88]	; (8002314 <ST7789_SendDataMASS+0x78>)
 80022ba:	f004 fa32 	bl	8006722 <HAL_SPI_Transmit>
 80022be:	e01d      	b.n	80022fc <ST7789_SendDataMASS+0x60>
		}
		else{
			while( buff_size > 0xFFFF ){
				HAL_SPI_Transmit(&ST7789_SPI_HAL, buff, 0xFFFF, HAL_MAX_DELAY);
 80022c0:	f04f 33ff 	mov.w	r3, #4294967295
 80022c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4812      	ldr	r0, [pc, #72]	; (8002314 <ST7789_SendDataMASS+0x78>)
 80022cc:	f004 fa29 	bl	8006722 <HAL_SPI_Transmit>
				buff_size-=0xFFFF;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 80022d6:	3bff      	subs	r3, #255	; 0xff
 80022d8:	603b      	str	r3, [r7, #0]
				buff+=0xFFFF;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80022e0:	33ff      	adds	r3, #255	; 0xff
 80022e2:	607b      	str	r3, [r7, #4]
			while( buff_size > 0xFFFF ){
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ea:	d2e9      	bcs.n	80022c0 <ST7789_SendDataMASS+0x24>
			}
			HAL_SPI_Transmit(&ST7789_SPI_HAL, buff, buff_size, HAL_MAX_DELAY);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	f04f 33ff 	mov.w	r3, #4294967295
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4807      	ldr	r0, [pc, #28]	; (8002314 <ST7789_SendDataMASS+0x78>)
 80022f8:	f004 fa13 	bl	8006722 <HAL_SPI_Transmit>
		}
		
		while(HAL_SPI_GetState(&ST7789_SPI_HAL) != HAL_SPI_STATE_READY){};
 80022fc:	bf00      	nop
 80022fe:	4805      	ldr	r0, [pc, #20]	; (8002314 <ST7789_SendDataMASS+0x78>)
 8002300:	f004 fc56 	bl	8006bb0 <HAL_SPI_GetState>
 8002304:	4603      	mov	r3, r0
 8002306:	2b01      	cmp	r3, #1
 8002308:	d1f9      	bne.n	80022fe <ST7789_SendDataMASS+0x62>
*/		//================================================================================
		
	#endif
	//-----------------------------------------------------------------------------------

}
 800230a:	bf00      	nop
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	200003ac 	.word	0x200003ac

08002318 <ST7789_FillScreen>:


//==============================================================================
//     color
//==============================================================================
void ST7789_FillScreen(uint16_t color){
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af02      	add	r7, sp, #8
 800231e:	4603      	mov	r3, r0
 8002320:	80fb      	strh	r3, [r7, #6]
	
  ST7789_FillRect(0, 0,  ST7789_Width, ST7789_Height, color);
 8002322:	4b08      	ldr	r3, [pc, #32]	; (8002344 <ST7789_FillScreen+0x2c>)
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	b21a      	sxth	r2, r3
 8002328:	4b07      	ldr	r3, [pc, #28]	; (8002348 <ST7789_FillScreen+0x30>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	b219      	sxth	r1, r3
 800232e:	88fb      	ldrh	r3, [r7, #6]
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	460b      	mov	r3, r1
 8002334:	2100      	movs	r1, #0
 8002336:	2000      	movs	r0, #0
 8002338:	f000 f808 	bl	800234c <ST7789_FillRect>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000570 	.word	0x20000570
 8002348:	20000572 	.word	0x20000572

0800234c <ST7789_FillRect>:


//==============================================================================
//     color
//==============================================================================
void ST7789_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color){
 800234c:	b590      	push	{r4, r7, lr}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4604      	mov	r4, r0
 8002354:	4608      	mov	r0, r1
 8002356:	4611      	mov	r1, r2
 8002358:	461a      	mov	r2, r3
 800235a:	4623      	mov	r3, r4
 800235c:	80fb      	strh	r3, [r7, #6]
 800235e:	4603      	mov	r3, r0
 8002360:	80bb      	strh	r3, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	807b      	strh	r3, [r7, #2]
 8002366:	4613      	mov	r3, r2
 8002368:	803b      	strh	r3, [r7, #0]
	
  if ((x >= ST7789_Width) || (y >= ST7789_Height)){
 800236a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800236e:	4a24      	ldr	r2, [pc, #144]	; (8002400 <ST7789_FillRect+0xb4>)
 8002370:	8812      	ldrh	r2, [r2, #0]
 8002372:	4293      	cmp	r3, r2
 8002374:	da40      	bge.n	80023f8 <ST7789_FillRect+0xac>
 8002376:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800237a:	4a22      	ldr	r2, [pc, #136]	; (8002404 <ST7789_FillRect+0xb8>)
 800237c:	8812      	ldrh	r2, [r2, #0]
 800237e:	4293      	cmp	r3, r2
 8002380:	da3a      	bge.n	80023f8 <ST7789_FillRect+0xac>
	  return;
  }
  
  if ((x + w) > ST7789_Width){	  
 8002382:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002386:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800238a:	4413      	add	r3, r2
 800238c:	4a1c      	ldr	r2, [pc, #112]	; (8002400 <ST7789_FillRect+0xb4>)
 800238e:	8812      	ldrh	r2, [r2, #0]
 8002390:	4293      	cmp	r3, r2
 8002392:	dd05      	ble.n	80023a0 <ST7789_FillRect+0x54>
	  w = ST7789_Width - x;
 8002394:	4b1a      	ldr	r3, [pc, #104]	; (8002400 <ST7789_FillRect+0xb4>)
 8002396:	881a      	ldrh	r2, [r3, #0]
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	b29b      	uxth	r3, r3
 800239e:	807b      	strh	r3, [r7, #2]
  }
  
  if ((y + h) > ST7789_Height){
 80023a0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80023a4:	f9b7 3000 	ldrsh.w	r3, [r7]
 80023a8:	4413      	add	r3, r2
 80023aa:	4a16      	ldr	r2, [pc, #88]	; (8002404 <ST7789_FillRect+0xb8>)
 80023ac:	8812      	ldrh	r2, [r2, #0]
 80023ae:	4293      	cmp	r3, r2
 80023b0:	dd05      	ble.n	80023be <ST7789_FillRect+0x72>
	  h = ST7789_Height - y;
 80023b2:	4b14      	ldr	r3, [pc, #80]	; (8002404 <ST7789_FillRect+0xb8>)
 80023b4:	881a      	ldrh	r2, [r3, #0]
 80023b6:	88bb      	ldrh	r3, [r7, #4]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	803b      	strh	r3, [r7, #0]
  }
  
  ST7789_SetWindow(x, y, x + w - 1, y + h - 1);
 80023be:	88f8      	ldrh	r0, [r7, #6]
 80023c0:	88b9      	ldrh	r1, [r7, #4]
 80023c2:	88fa      	ldrh	r2, [r7, #6]
 80023c4:	887b      	ldrh	r3, [r7, #2]
 80023c6:	4413      	add	r3, r2
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	3b01      	subs	r3, #1
 80023cc:	b29c      	uxth	r4, r3
 80023ce:	88ba      	ldrh	r2, [r7, #4]
 80023d0:	883b      	ldrh	r3, [r7, #0]
 80023d2:	4413      	add	r3, r2
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	3b01      	subs	r3, #1
 80023d8:	b29b      	uxth	r3, r3
 80023da:	4622      	mov	r2, r4
 80023dc:	f000 f814 	bl	8002408 <ST7789_SetWindow>
  
//  for (uint32_t i = 0; i < (h * w); i++){
//	  ST7789_RamWrite(&color, 1);
//  }
		
  ST7789_RamWrite(&color, (h * w)); 
 80023e0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80023e4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80023e8:	fb02 f303 	mul.w	r3, r2, r3
 80023ec:	4619      	mov	r1, r3
 80023ee:	f107 0018 	add.w	r0, r7, #24
 80023f2:	f000 f82f 	bl	8002454 <ST7789_RamWrite>
 80023f6:	e000      	b.n	80023fa <ST7789_FillRect+0xae>
	  return;
 80023f8:	bf00      	nop
}
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd90      	pop	{r4, r7, pc}
 8002400:	20000570 	.word	0x20000570
 8002404:	20000572 	.word	0x20000572

08002408 <ST7789_SetWindow>:


//==============================================================================
//      
//==============================================================================
void ST7789_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1){
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4604      	mov	r4, r0
 8002410:	4608      	mov	r0, r1
 8002412:	4611      	mov	r1, r2
 8002414:	461a      	mov	r2, r3
 8002416:	4623      	mov	r3, r4
 8002418:	80fb      	strh	r3, [r7, #6]
 800241a:	4603      	mov	r3, r0
 800241c:	80bb      	strh	r3, [r7, #4]
 800241e:	460b      	mov	r3, r1
 8002420:	807b      	strh	r3, [r7, #2]
 8002422:	4613      	mov	r3, r2
 8002424:	803b      	strh	r3, [r7, #0]
	
	ST7789_Select();
 8002426:	f7ff fe83 	bl	8002130 <ST7789_Select>
	
	ST7789_ColumnSet(x0, x1);
 800242a:	887a      	ldrh	r2, [r7, #2]
 800242c:	88fb      	ldrh	r3, [r7, #6]
 800242e:	4611      	mov	r1, r2
 8002430:	4618      	mov	r0, r3
 8002432:	f000 f833 	bl	800249c <ST7789_ColumnSet>
	ST7789_RowSet(y0, y1);
 8002436:	883a      	ldrh	r2, [r7, #0]
 8002438:	88bb      	ldrh	r3, [r7, #4]
 800243a:	4611      	mov	r1, r2
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f86f 	bl	8002520 <ST7789_RowSet>
	
	// write to RAM
	ST7789_SendCmd(ST7789_RAMWR);
 8002442:	202c      	movs	r0, #44	; 0x2c
 8002444:	f7ff feea 	bl	800221c <ST7789_SendCmd>
	
	ST7789_Unselect();
 8002448:	f7ff fe7e 	bl	8002148 <ST7789_Unselect>
	
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	bd90      	pop	{r4, r7, pc}

08002454 <ST7789_RamWrite>:


//==============================================================================
//     
//==============================================================================
void ST7789_RamWrite(uint16_t *pBuff, uint32_t Len){
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
	
  ST7789_Select();
 800245e:	f7ff fe67 	bl	8002130 <ST7789_Select>
	
  uint8_t buff[2];
  buff[0] = *pBuff >> 8;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	0a1b      	lsrs	r3, r3, #8
 8002468:	b29b      	uxth	r3, r3
 800246a:	b2db      	uxtb	r3, r3
 800246c:	733b      	strb	r3, [r7, #12]
  buff[1] = *pBuff & 0xFF;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	737b      	strb	r3, [r7, #13]
	
  while (Len--){
 8002476:	e005      	b.n	8002484 <ST7789_RamWrite+0x30>
//    ST7789_SendData( buff[0] );  
//    ST7789_SendData( buff[1] );
	  ST7789_SendDataMASS( buff, 2);
 8002478:	f107 030c 	add.w	r3, r7, #12
 800247c:	2102      	movs	r1, #2
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff ff0c 	bl	800229c <ST7789_SendDataMASS>
  while (Len--){
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	1e5a      	subs	r2, r3, #1
 8002488:	603a      	str	r2, [r7, #0]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f4      	bne.n	8002478 <ST7789_RamWrite+0x24>
  } 
	
  ST7789_Unselect();
 800248e:	f7ff fe5b 	bl	8002148 <ST7789_Unselect>
}
 8002492:	bf00      	nop
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <ST7789_ColumnSet>:


//==============================================================================
//       
//==============================================================================
 void ST7789_ColumnSet(uint16_t ColumnStart, uint16_t ColumnEnd){
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	460a      	mov	r2, r1
 80024a6:	80fb      	strh	r3, [r7, #6]
 80024a8:	4613      	mov	r3, r2
 80024aa:	80bb      	strh	r3, [r7, #4]
	
  if (ColumnStart > ColumnEnd){
 80024ac:	88fa      	ldrh	r2, [r7, #6]
 80024ae:	88bb      	ldrh	r3, [r7, #4]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d82a      	bhi.n	800250a <ST7789_ColumnSet+0x6e>
    return;
  }
  
  if (ColumnEnd > ST7789_Width){
 80024b4:	4b18      	ldr	r3, [pc, #96]	; (8002518 <ST7789_ColumnSet+0x7c>)
 80024b6:	881b      	ldrh	r3, [r3, #0]
 80024b8:	88ba      	ldrh	r2, [r7, #4]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d827      	bhi.n	800250e <ST7789_ColumnSet+0x72>
    return;
  }
  
  ColumnStart += ST7789_X_Start;
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <ST7789_ColumnSet+0x80>)
 80024c0:	881a      	ldrh	r2, [r3, #0]
 80024c2:	88fb      	ldrh	r3, [r7, #6]
 80024c4:	4413      	add	r3, r2
 80024c6:	80fb      	strh	r3, [r7, #6]
  ColumnEnd += ST7789_X_Start;
 80024c8:	4b14      	ldr	r3, [pc, #80]	; (800251c <ST7789_ColumnSet+0x80>)
 80024ca:	881a      	ldrh	r2, [r3, #0]
 80024cc:	88bb      	ldrh	r3, [r7, #4]
 80024ce:	4413      	add	r3, r2
 80024d0:	80bb      	strh	r3, [r7, #4]
  
  ST7789_SendCmd(ST7789_CASET);
 80024d2:	202a      	movs	r0, #42	; 0x2a
 80024d4:	f7ff fea2 	bl	800221c <ST7789_SendCmd>
  ST7789_SendData(ColumnStart >> 8);  
 80024d8:	88fb      	ldrh	r3, [r7, #6]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	b29b      	uxth	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fec1 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(ColumnStart & 0xFF);  
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff febc 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(ColumnEnd >> 8);  
 80024f0:	88bb      	ldrh	r3, [r7, #4]
 80024f2:	0a1b      	lsrs	r3, r3, #8
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff feb5 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(ColumnEnd & 0xFF);  
 80024fe:	88bb      	ldrh	r3, [r7, #4]
 8002500:	b2db      	uxtb	r3, r3
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff feb0 	bl	8002268 <ST7789_SendData>
 8002508:	e002      	b.n	8002510 <ST7789_ColumnSet+0x74>
    return;
 800250a:	bf00      	nop
 800250c:	e000      	b.n	8002510 <ST7789_ColumnSet+0x74>
    return;
 800250e:	bf00      	nop
  
}
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000570 	.word	0x20000570
 800251c:	2000056c 	.word	0x2000056c

08002520 <ST7789_RowSet>:


//==============================================================================
//       
//==============================================================================
 void ST7789_RowSet(uint16_t RowStart, uint16_t RowEnd){
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	460a      	mov	r2, r1
 800252a:	80fb      	strh	r3, [r7, #6]
 800252c:	4613      	mov	r3, r2
 800252e:	80bb      	strh	r3, [r7, #4]
	
  if (RowStart > RowEnd){
 8002530:	88fa      	ldrh	r2, [r7, #6]
 8002532:	88bb      	ldrh	r3, [r7, #4]
 8002534:	429a      	cmp	r2, r3
 8002536:	d82a      	bhi.n	800258e <ST7789_RowSet+0x6e>
    return;
  }
  
  if (RowEnd > ST7789_Height){
 8002538:	4b18      	ldr	r3, [pc, #96]	; (800259c <ST7789_RowSet+0x7c>)
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	88ba      	ldrh	r2, [r7, #4]
 800253e:	429a      	cmp	r2, r3
 8002540:	d827      	bhi.n	8002592 <ST7789_RowSet+0x72>
    return;
  }
  
  RowStart += ST7789_Y_Start;
 8002542:	4b17      	ldr	r3, [pc, #92]	; (80025a0 <ST7789_RowSet+0x80>)
 8002544:	881a      	ldrh	r2, [r3, #0]
 8002546:	88fb      	ldrh	r3, [r7, #6]
 8002548:	4413      	add	r3, r2
 800254a:	80fb      	strh	r3, [r7, #6]
  RowEnd += ST7789_Y_Start;
 800254c:	4b14      	ldr	r3, [pc, #80]	; (80025a0 <ST7789_RowSet+0x80>)
 800254e:	881a      	ldrh	r2, [r3, #0]
 8002550:	88bb      	ldrh	r3, [r7, #4]
 8002552:	4413      	add	r3, r2
 8002554:	80bb      	strh	r3, [r7, #4]
 
  ST7789_SendCmd(ST7789_RASET);
 8002556:	202b      	movs	r0, #43	; 0x2b
 8002558:	f7ff fe60 	bl	800221c <ST7789_SendCmd>
  ST7789_SendData(RowStart >> 8);  
 800255c:	88fb      	ldrh	r3, [r7, #6]
 800255e:	0a1b      	lsrs	r3, r3, #8
 8002560:	b29b      	uxth	r3, r3
 8002562:	b2db      	uxtb	r3, r3
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fe7f 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(RowStart & 0xFF);  
 800256a:	88fb      	ldrh	r3, [r7, #6]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff fe7a 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(RowEnd >> 8);  
 8002574:	88bb      	ldrh	r3, [r7, #4]
 8002576:	0a1b      	lsrs	r3, r3, #8
 8002578:	b29b      	uxth	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fe73 	bl	8002268 <ST7789_SendData>
  ST7789_SendData(RowEnd & 0xFF);  
 8002582:	88bb      	ldrh	r3, [r7, #4]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff fe6e 	bl	8002268 <ST7789_SendData>
 800258c:	e002      	b.n	8002594 <ST7789_RowSet+0x74>
    return;
 800258e:	bf00      	nop
 8002590:	e000      	b.n	8002594 <ST7789_RowSet+0x74>
    return;
 8002592:	bf00      	nop

}
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000572 	.word	0x20000572
 80025a0:	2000056e 	.word	0x2000056e

080025a4 <SwapInt16Values>:


//==============================================================================
//    ---    (  )
//==============================================================================
 void SwapInt16Values(int16_t *pValue1, int16_t *pValue2){
 80025a4:	b480      	push	{r7}
 80025a6:	b085      	sub	sp, #20
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
	
  int16_t TempValue = *pValue1;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	881b      	ldrh	r3, [r3, #0]
 80025b2:	81fb      	strh	r3, [r7, #14]
  *pValue1 = *pValue2;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	801a      	strh	r2, [r3, #0]
  *pValue2 = TempValue;
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	89fa      	ldrh	r2, [r7, #14]
 80025c2:	801a      	strh	r2, [r3, #0]
}
 80025c4:	bf00      	nop
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <ST7789_DrawRectangleFilled>:


//==============================================================================
//    (  )
//==============================================================================
void ST7789_DrawRectangleFilled(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t fillcolor) {
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af02      	add	r7, sp, #8
 80025d6:	4604      	mov	r4, r0
 80025d8:	4608      	mov	r0, r1
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	4623      	mov	r3, r4
 80025e0:	80fb      	strh	r3, [r7, #6]
 80025e2:	4603      	mov	r3, r0
 80025e4:	80bb      	strh	r3, [r7, #4]
 80025e6:	460b      	mov	r3, r1
 80025e8:	807b      	strh	r3, [r7, #2]
 80025ea:	4613      	mov	r3, r2
 80025ec:	803b      	strh	r3, [r7, #0]
	
  if (x1 > x2){
 80025ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80025f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025f6:	429a      	cmp	r2, r3
 80025f8:	dd05      	ble.n	8002606 <ST7789_DrawRectangleFilled+0x36>
    SwapInt16Values(&x1, &x2);
 80025fa:	1cba      	adds	r2, r7, #2
 80025fc:	1dbb      	adds	r3, r7, #6
 80025fe:	4611      	mov	r1, r2
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff ffcf 	bl	80025a4 <SwapInt16Values>
  }
  
  if (y1 > y2){
 8002606:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800260a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800260e:	429a      	cmp	r2, r3
 8002610:	dd05      	ble.n	800261e <ST7789_DrawRectangleFilled+0x4e>
    SwapInt16Values(&y1, &y2);
 8002612:	463a      	mov	r2, r7
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ffc3 	bl	80025a4 <SwapInt16Values>
  }
  
  ST7789_FillRect(x1, y1, x2 - x1, y2 - y1, fillcolor);
 800261e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002622:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002626:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800262a:	b29a      	uxth	r2, r3
 800262c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002630:	b29b      	uxth	r3, r3
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	b29b      	uxth	r3, r3
 8002636:	b21c      	sxth	r4, r3
 8002638:	f9b7 3000 	ldrsh.w	r3, [r7]
 800263c:	b29a      	uxth	r2, r3
 800263e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002642:	b29b      	uxth	r3, r3
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	b29b      	uxth	r3, r3
 8002648:	b21a      	sxth	r2, r3
 800264a:	8b3b      	ldrh	r3, [r7, #24]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4613      	mov	r3, r2
 8002650:	4622      	mov	r2, r4
 8002652:	f7ff fe7b 	bl	800234c <ST7789_FillRect>
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bd90      	pop	{r4, r7, pc}

0800265e <ST7789_DrawLine_Slow>:


//==============================================================================
//    ---   
//==============================================================================
 void ST7789_DrawLine_Slow(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
 800265e:	b590      	push	{r4, r7, lr}
 8002660:	b087      	sub	sp, #28
 8002662:	af00      	add	r7, sp, #0
 8002664:	4604      	mov	r4, r0
 8002666:	4608      	mov	r0, r1
 8002668:	4611      	mov	r1, r2
 800266a:	461a      	mov	r2, r3
 800266c:	4623      	mov	r3, r4
 800266e:	80fb      	strh	r3, [r7, #6]
 8002670:	4603      	mov	r3, r0
 8002672:	80bb      	strh	r3, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
 8002678:	4613      	mov	r3, r2
 800267a:	803b      	strh	r3, [r7, #0]
	
  const int16_t deltaX = abs(x2 - x1);
 800267c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002680:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	bfb8      	it	lt
 800268a:	425b      	neglt	r3, r3
 800268c:	82bb      	strh	r3, [r7, #20]
  const int16_t deltaY = abs(y2 - y1);
 800268e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8002692:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	bfb8      	it	lt
 800269c:	425b      	neglt	r3, r3
 800269e:	827b      	strh	r3, [r7, #18]
  const int16_t signX = x1 < x2 ? 1 : -1;
 80026a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	da01      	bge.n	80026b0 <ST7789_DrawLine_Slow+0x52>
 80026ac:	2301      	movs	r3, #1
 80026ae:	e001      	b.n	80026b4 <ST7789_DrawLine_Slow+0x56>
 80026b0:	f04f 33ff 	mov.w	r3, #4294967295
 80026b4:	823b      	strh	r3, [r7, #16]
  const int16_t signY = y1 < y2 ? 1 : -1;
 80026b6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80026ba:	f9b7 3000 	ldrsh.w	r3, [r7]
 80026be:	429a      	cmp	r2, r3
 80026c0:	da01      	bge.n	80026c6 <ST7789_DrawLine_Slow+0x68>
 80026c2:	2301      	movs	r3, #1
 80026c4:	e001      	b.n	80026ca <ST7789_DrawLine_Slow+0x6c>
 80026c6:	f04f 33ff 	mov.w	r3, #4294967295
 80026ca:	81fb      	strh	r3, [r7, #14]

  int16_t error = deltaX - deltaY;
 80026cc:	8aba      	ldrh	r2, [r7, #20]
 80026ce:	8a7b      	ldrh	r3, [r7, #18]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	82fb      	strh	r3, [r7, #22]

  ST7789_DrawPixel(x2, y2, color);
 80026d6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80026d8:	f9b7 1000 	ldrsh.w	r1, [r7]
 80026dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 f8bd 	bl	8002860 <ST7789_DrawPixel>

  while (x1 != x2 || y1 != y2) {
 80026e6:	e02c      	b.n	8002742 <ST7789_DrawLine_Slow+0xe4>
	  
    ST7789_DrawPixel(x1, y1, color);
 80026e8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80026ea:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80026ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f000 f8b4 	bl	8002860 <ST7789_DrawPixel>
    const int16_t error2 = error * 2;
 80026f8:	8afb      	ldrh	r3, [r7, #22]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	81bb      	strh	r3, [r7, #12]
 
    if (error2 > -deltaY) {
 8002700:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002704:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002708:	425b      	negs	r3, r3
 800270a:	429a      	cmp	r2, r3
 800270c:	dd09      	ble.n	8002722 <ST7789_DrawLine_Slow+0xc4>
		
      error -= deltaY;
 800270e:	8afa      	ldrh	r2, [r7, #22]
 8002710:	8a7b      	ldrh	r3, [r7, #18]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	b29b      	uxth	r3, r3
 8002716:	82fb      	strh	r3, [r7, #22]
      x1 += signX;
 8002718:	88fa      	ldrh	r2, [r7, #6]
 800271a:	8a3b      	ldrh	r3, [r7, #16]
 800271c:	4413      	add	r3, r2
 800271e:	b29b      	uxth	r3, r3
 8002720:	80fb      	strh	r3, [r7, #6]
    }
    if (error2 < deltaX){
 8002722:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002726:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800272a:	429a      	cmp	r2, r3
 800272c:	da09      	bge.n	8002742 <ST7789_DrawLine_Slow+0xe4>
		
      error += deltaX;
 800272e:	8afa      	ldrh	r2, [r7, #22]
 8002730:	8abb      	ldrh	r3, [r7, #20]
 8002732:	4413      	add	r3, r2
 8002734:	b29b      	uxth	r3, r3
 8002736:	82fb      	strh	r3, [r7, #22]
      y1 += signY;
 8002738:	88ba      	ldrh	r2, [r7, #4]
 800273a:	89fb      	ldrh	r3, [r7, #14]
 800273c:	4413      	add	r3, r2
 800273e:	b29b      	uxth	r3, r3
 8002740:	80bb      	strh	r3, [r7, #4]
  while (x1 != x2 || y1 != y2) {
 8002742:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002746:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800274a:	429a      	cmp	r2, r3
 800274c:	d1cc      	bne.n	80026e8 <ST7789_DrawLine_Slow+0x8a>
 800274e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002752:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002756:	429a      	cmp	r2, r3
 8002758:	d1c6      	bne.n	80026e8 <ST7789_DrawLine_Slow+0x8a>
    }
  }
}
 800275a:	bf00      	nop
 800275c:	bf00      	nop
 800275e:	371c      	adds	r7, #28
 8002760:	46bd      	mov	sp, r7
 8002762:	bd90      	pop	{r4, r7, pc}

08002764 <ST7789_DrawLine>:


//==============================================================================
//   
//==============================================================================
void ST7789_DrawLine(int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color) {
 8002764:	b590      	push	{r4, r7, lr}
 8002766:	b085      	sub	sp, #20
 8002768:	af02      	add	r7, sp, #8
 800276a:	4604      	mov	r4, r0
 800276c:	4608      	mov	r0, r1
 800276e:	4611      	mov	r1, r2
 8002770:	461a      	mov	r2, r3
 8002772:	4623      	mov	r3, r4
 8002774:	80fb      	strh	r3, [r7, #6]
 8002776:	4603      	mov	r3, r0
 8002778:	80bb      	strh	r3, [r7, #4]
 800277a:	460b      	mov	r3, r1
 800277c:	807b      	strh	r3, [r7, #2]
 800277e:	4613      	mov	r3, r2
 8002780:	803b      	strh	r3, [r7, #0]

  if (x1 == x2){
 8002782:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002786:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800278a:	429a      	cmp	r2, r3
 800278c:	d129      	bne.n	80027e2 <ST7789_DrawLine+0x7e>

    if (y1 > y2){
 800278e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002792:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002796:	429a      	cmp	r2, r3
 8002798:	dd11      	ble.n	80027be <ST7789_DrawLine+0x5a>
      ST7789_FillRect(x1, y2, 1, y1 - y2 + 1, color);
 800279a:	88ba      	ldrh	r2, [r7, #4]
 800279c:	883b      	ldrh	r3, [r7, #0]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	b21a      	sxth	r2, r3
 80027a8:	f9b7 1000 	ldrsh.w	r1, [r7]
 80027ac:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80027b0:	8b3b      	ldrh	r3, [r7, #24]
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	2201      	movs	r2, #1
 80027b8:	f7ff fdc8 	bl	800234c <ST7789_FillRect>
	}
    else{
      ST7789_FillRect(x1, y1, 1, y2 - y1 + 1, color);
	}
	
    return;
 80027bc:	e04c      	b.n	8002858 <ST7789_DrawLine+0xf4>
      ST7789_FillRect(x1, y1, 1, y2 - y1 + 1, color);
 80027be:	883a      	ldrh	r2, [r7, #0]
 80027c0:	88bb      	ldrh	r3, [r7, #4]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	3301      	adds	r3, #1
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	b21a      	sxth	r2, r3
 80027cc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80027d0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80027d4:	8b3b      	ldrh	r3, [r7, #24]
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	4613      	mov	r3, r2
 80027da:	2201      	movs	r2, #1
 80027dc:	f7ff fdb6 	bl	800234c <ST7789_FillRect>
    return;
 80027e0:	e03a      	b.n	8002858 <ST7789_DrawLine+0xf4>
  }
  
  if (y1 == y2){
 80027e2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80027e6:	f9b7 3000 	ldrsh.w	r3, [r7]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d127      	bne.n	800283e <ST7789_DrawLine+0xda>
    
    if (x1 > x2){
 80027ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80027f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	dd10      	ble.n	800281c <ST7789_DrawLine+0xb8>
      ST7789_FillRect(x2, y1, x1 - x2 + 1, 1, color);
 80027fa:	88fa      	ldrh	r2, [r7, #6]
 80027fc:	887b      	ldrh	r3, [r7, #2]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	b29b      	uxth	r3, r3
 8002802:	3301      	adds	r3, #1
 8002804:	b29b      	uxth	r3, r3
 8002806:	b21a      	sxth	r2, r3
 8002808:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800280c:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8002810:	8b3b      	ldrh	r3, [r7, #24]
 8002812:	9300      	str	r3, [sp, #0]
 8002814:	2301      	movs	r3, #1
 8002816:	f7ff fd99 	bl	800234c <ST7789_FillRect>
	}
    else{
      ST7789_FillRect(x1, y1, x2 - x1 + 1, 1, color);
	}
	
    return;
 800281a:	e01d      	b.n	8002858 <ST7789_DrawLine+0xf4>
      ST7789_FillRect(x1, y1, x2 - x1 + 1, 1, color);
 800281c:	887a      	ldrh	r2, [r7, #2]
 800281e:	88fb      	ldrh	r3, [r7, #6]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	b29b      	uxth	r3, r3
 8002824:	3301      	adds	r3, #1
 8002826:	b29b      	uxth	r3, r3
 8002828:	b21a      	sxth	r2, r3
 800282a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800282e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002832:	8b3b      	ldrh	r3, [r7, #24]
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	2301      	movs	r3, #1
 8002838:	f7ff fd88 	bl	800234c <ST7789_FillRect>
    return;
 800283c:	e00c      	b.n	8002858 <ST7789_DrawLine+0xf4>
  }
  
  ST7789_DrawLine_Slow(x1, y1, x2, y2, color);
 800283e:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002842:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002846:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800284a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800284e:	8b3b      	ldrh	r3, [r7, #24]
 8002850:	9300      	str	r3, [sp, #0]
 8002852:	4623      	mov	r3, r4
 8002854:	f7ff ff03 	bl	800265e <ST7789_DrawLine_Slow>
}
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	bd90      	pop	{r4, r7, pc}
	...

08002860 <ST7789_DrawPixel>:


//==============================================================================
//   1  
//==============================================================================
void ST7789_DrawPixel(int16_t x, int16_t y, uint16_t color){
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	4603      	mov	r3, r0
 8002868:	80fb      	strh	r3, [r7, #6]
 800286a:	460b      	mov	r3, r1
 800286c:	80bb      	strh	r3, [r7, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	807b      	strh	r3, [r7, #2]
	
  if ((x < 0) ||(x >= ST7789_Width) || (y < 0) || (y >= ST7789_Height)){
 8002872:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002876:	2b00      	cmp	r3, #0
 8002878:	db1b      	blt.n	80028b2 <ST7789_DrawPixel+0x52>
 800287a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800287e:	4a0f      	ldr	r2, [pc, #60]	; (80028bc <ST7789_DrawPixel+0x5c>)
 8002880:	8812      	ldrh	r2, [r2, #0]
 8002882:	4293      	cmp	r3, r2
 8002884:	da15      	bge.n	80028b2 <ST7789_DrawPixel+0x52>
 8002886:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	db11      	blt.n	80028b2 <ST7789_DrawPixel+0x52>
 800288e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002892:	4a0b      	ldr	r2, [pc, #44]	; (80028c0 <ST7789_DrawPixel+0x60>)
 8002894:	8812      	ldrh	r2, [r2, #0]
 8002896:	4293      	cmp	r3, r2
 8002898:	da0b      	bge.n	80028b2 <ST7789_DrawPixel+0x52>
    return;
  }

  ST7789_SetWindow(x, y, x, y);
 800289a:	88f8      	ldrh	r0, [r7, #6]
 800289c:	88b9      	ldrh	r1, [r7, #4]
 800289e:	88fa      	ldrh	r2, [r7, #6]
 80028a0:	88bb      	ldrh	r3, [r7, #4]
 80028a2:	f7ff fdb1 	bl	8002408 <ST7789_SetWindow>
  ST7789_RamWrite(&color, 1);
 80028a6:	1cbb      	adds	r3, r7, #2
 80028a8:	2101      	movs	r1, #1
 80028aa:	4618      	mov	r0, r3
 80028ac:	f7ff fdd2 	bl	8002454 <ST7789_RamWrite>
 80028b0:	e000      	b.n	80028b4 <ST7789_DrawPixel+0x54>
    return;
 80028b2:	bf00      	nop
}
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000570 	.word	0x20000570
 80028c0:	20000572 	.word	0x20000572

080028c4 <ST7789_DrawCircleFilled>:


//==============================================================================
//    (  )
//==============================================================================
void ST7789_DrawCircleFilled(int16_t x0, int16_t y0, int16_t radius, uint16_t fillcolor) {
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b089      	sub	sp, #36	; 0x24
 80028c8:	af02      	add	r7, sp, #8
 80028ca:	4604      	mov	r4, r0
 80028cc:	4608      	mov	r0, r1
 80028ce:	4611      	mov	r1, r2
 80028d0:	461a      	mov	r2, r3
 80028d2:	4623      	mov	r3, r4
 80028d4:	80fb      	strh	r3, [r7, #6]
 80028d6:	4603      	mov	r3, r0
 80028d8:	80bb      	strh	r3, [r7, #4]
 80028da:	460b      	mov	r3, r1
 80028dc:	807b      	strh	r3, [r7, #2]
 80028de:	4613      	mov	r3, r2
 80028e0:	803b      	strh	r3, [r7, #0]
	
  int x = 0;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  int y = radius;
 80028e6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028ea:	613b      	str	r3, [r7, #16]
  int delta = 1 - 2 * radius;
 80028ec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	f1c3 0301 	rsb	r3, r3, #1
 80028f6:	60fb      	str	r3, [r7, #12]
  int error = 0;
 80028f8:	2300      	movs	r3, #0
 80028fa:	60bb      	str	r3, [r7, #8]

  while (y >= 0){
 80028fc:	e075      	b.n	80029ea <ST7789_DrawCircleFilled+0x126>
	  
    ST7789_DrawLine(x0 + x, y0 - y, x0 + x, y0 + y, fillcolor);
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	b29a      	uxth	r2, r3
 8002902:	88fb      	ldrh	r3, [r7, #6]
 8002904:	4413      	add	r3, r2
 8002906:	b29b      	uxth	r3, r3
 8002908:	b218      	sxth	r0, r3
 800290a:	88ba      	ldrh	r2, [r7, #4]
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	b29b      	uxth	r3, r3
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	b29b      	uxth	r3, r3
 8002914:	b219      	sxth	r1, r3
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	b29a      	uxth	r2, r3
 800291a:	88fb      	ldrh	r3, [r7, #6]
 800291c:	4413      	add	r3, r2
 800291e:	b29b      	uxth	r3, r3
 8002920:	b21c      	sxth	r4, r3
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	b29a      	uxth	r2, r3
 8002926:	88bb      	ldrh	r3, [r7, #4]
 8002928:	4413      	add	r3, r2
 800292a:	b29b      	uxth	r3, r3
 800292c:	b21a      	sxth	r2, r3
 800292e:	883b      	ldrh	r3, [r7, #0]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	4613      	mov	r3, r2
 8002934:	4622      	mov	r2, r4
 8002936:	f7ff ff15 	bl	8002764 <ST7789_DrawLine>
    ST7789_DrawLine(x0 - x, y0 - y, x0 - x, y0 + y, fillcolor);
 800293a:	88fa      	ldrh	r2, [r7, #6]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	b29b      	uxth	r3, r3
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	b29b      	uxth	r3, r3
 8002944:	b218      	sxth	r0, r3
 8002946:	88ba      	ldrh	r2, [r7, #4]
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	b29b      	uxth	r3, r3
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	b29b      	uxth	r3, r3
 8002950:	b219      	sxth	r1, r3
 8002952:	88fa      	ldrh	r2, [r7, #6]
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	b29b      	uxth	r3, r3
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	b29b      	uxth	r3, r3
 800295c:	b21c      	sxth	r4, r3
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	b29a      	uxth	r2, r3
 8002962:	88bb      	ldrh	r3, [r7, #4]
 8002964:	4413      	add	r3, r2
 8002966:	b29b      	uxth	r3, r3
 8002968:	b21a      	sxth	r2, r3
 800296a:	883b      	ldrh	r3, [r7, #0]
 800296c:	9300      	str	r3, [sp, #0]
 800296e:	4613      	mov	r3, r2
 8002970:	4622      	mov	r2, r4
 8002972:	f7ff fef7 	bl	8002764 <ST7789_DrawLine>
    error = 2 * (delta + y) - 1;
 8002976:	68fa      	ldr	r2, [r7, #12]
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4413      	add	r3, r2
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	3b01      	subs	r3, #1
 8002980:	60bb      	str	r3, [r7, #8]

    if (delta < 0 && error <= 0) {
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	da0c      	bge.n	80029a2 <ST7789_DrawCircleFilled+0xde>
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	dc09      	bgt.n	80029a2 <ST7789_DrawCircleFilled+0xde>
		
      ++x;
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	3301      	adds	r3, #1
 8002992:	617b      	str	r3, [r7, #20]
      delta += 2 * x + 1;
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	005b      	lsls	r3, r3, #1
 8002998:	3301      	adds	r3, #1
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	4413      	add	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]
      continue;
 80029a0:	e023      	b.n	80029ea <ST7789_DrawCircleFilled+0x126>
    }
	
    error = 2 * (delta - x) - 1;
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	3b01      	subs	r3, #1
 80029ac:	60bb      	str	r3, [r7, #8]
		
    if (delta > 0 && error > 0) {
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	dd0d      	ble.n	80029d0 <ST7789_DrawCircleFilled+0x10c>
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	dd0a      	ble.n	80029d0 <ST7789_DrawCircleFilled+0x10c>
		
      --y;
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	3b01      	subs	r3, #1
 80029be:	613b      	str	r3, [r7, #16]
      delta += 1 - 2 * y;
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	f1c3 0301 	rsb	r3, r3, #1
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4413      	add	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
      continue;
 80029ce:	e00c      	b.n	80029ea <ST7789_DrawCircleFilled+0x126>
    }
	
    ++x;
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	3301      	adds	r3, #1
 80029d4:	617b      	str	r3, [r7, #20]
    delta += 2 * (x - y);
 80029d6:	697a      	ldr	r2, [r7, #20]
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4413      	add	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
    --y;
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	613b      	str	r3, [r7, #16]
  while (y >= 0){
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	da86      	bge.n	80028fe <ST7789_DrawCircleFilled+0x3a>
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	371c      	adds	r7, #28
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd90      	pop	{r4, r7, pc}
	...

080029fc <ST7789_DrawChar>:


//==============================================================================
//    ( 1    )
//==============================================================================
void ST7789_DrawChar(uint16_t x, uint16_t y, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg, FontDef_t* Font, uint8_t multiplier, unsigned char ch){
 80029fc:	b590      	push	{r4, r7, lr}
 80029fe:	b089      	sub	sp, #36	; 0x24
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4604      	mov	r4, r0
 8002a04:	4608      	mov	r0, r1
 8002a06:	4611      	mov	r1, r2
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4623      	mov	r3, r4
 8002a0c:	80fb      	strh	r3, [r7, #6]
 8002a0e:	4603      	mov	r3, r0
 8002a10:	80bb      	strh	r3, [r7, #4]
 8002a12:	460b      	mov	r3, r1
 8002a14:	807b      	strh	r3, [r7, #2]
 8002a16:	4613      	mov	r3, r2
 8002a18:	803b      	strh	r3, [r7, #0]
	
	uint32_t i, b, j;
	
	uint32_t X = x, Y = y;
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	88bb      	ldrh	r3, [r7, #4]
 8002a20:	60fb      	str	r3, [r7, #12]
	
	uint8_t xx, yy;
	
	if( multiplier < 1 ){
 8002a22:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <ST7789_DrawChar+0x34>
		multiplier = 1;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	}

	/* Check available space in LCD */
	if (ST7789_Width >= ( x + Font->FontWidth) || ST7789_Height >= ( y + Font->FontHeight)){
 8002a30:	4b90      	ldr	r3, [pc, #576]	; (8002c74 <ST7789_DrawChar+0x278>)
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	4619      	mov	r1, r3
 8002a36:	88fb      	ldrh	r3, [r7, #6]
 8002a38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a3a:	7812      	ldrb	r2, [r2, #0]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	4299      	cmp	r1, r3
 8002a40:	da09      	bge.n	8002a56 <ST7789_DrawChar+0x5a>
 8002a42:	4b8d      	ldr	r3, [pc, #564]	; (8002c78 <ST7789_DrawChar+0x27c>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	4619      	mov	r1, r3
 8002a48:	88bb      	ldrh	r3, [r7, #4]
 8002a4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a4c:	7852      	ldrb	r2, [r2, #1]
 8002a4e:	4413      	add	r3, r2
 8002a50:	4299      	cmp	r1, r3
 8002a52:	f2c0 8154 	blt.w	8002cfe <ST7789_DrawChar+0x302>

	
			/* Go through font */
			for (i = 0; i < Font->FontHeight; i++) {		
 8002a56:	2300      	movs	r3, #0
 8002a58:	61fb      	str	r3, [r7, #28]
 8002a5a:	e149      	b.n	8002cf0 <ST7789_DrawChar+0x2f4>
				
				if( ch < 127 ){			
 8002a5c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a60:	2b7e      	cmp	r3, #126	; 0x7e
 8002a62:	d810      	bhi.n	8002a86 <ST7789_DrawChar+0x8a>
					b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a66:	685a      	ldr	r2, [r3, #4]
 8002a68:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a6c:	3b20      	subs	r3, #32
 8002a6e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a70:	7849      	ldrb	r1, [r1, #1]
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	4619      	mov	r1, r3
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	440b      	add	r3, r1
 8002a7c:	005b      	lsls	r3, r3, #1
 8002a7e:	4413      	add	r3, r2
 8002a80:	881b      	ldrh	r3, [r3, #0]
 8002a82:	61bb      	str	r3, [r7, #24]
 8002a84:	e0b8      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch > 191 ){
 8002a86:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a8a:	2bbf      	cmp	r3, #191	; 0xbf
 8002a8c:	d910      	bls.n	8002ab0 <ST7789_DrawChar+0xb4>
					// +96           96 
					//              
					//      95   
					//     +96  
					b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 8002a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002a96:	3b60      	subs	r3, #96	; 0x60
 8002a98:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a9a:	7849      	ldrb	r1, [r1, #1]
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	440b      	add	r3, r1
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4413      	add	r3, r2
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	61bb      	str	r3, [r7, #24]
 8002aae:	e0a3      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch == 168 ){	// 168   ASCII - 
 8002ab0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002ab4:	2ba8      	cmp	r3, #168	; 0xa8
 8002ab6:	d110      	bne.n	8002ada <ST7789_DrawChar+0xde>
					// 160  (   ) 
					b = Font->data[( 160 ) * Font->FontHeight + i];
 8002ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002abe:	785b      	ldrb	r3, [r3, #1]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	440b      	add	r3, r1
 8002ac8:	015b      	lsls	r3, r3, #5
 8002aca:	4619      	mov	r1, r3
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	440b      	add	r3, r1
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	4413      	add	r3, r2
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	61bb      	str	r3, [r7, #24]
 8002ad8:	e08e      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				
				else if( (uint8_t) ch == 184 ){	// 184   ASCII - 
 8002ada:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002ade:	2bb8      	cmp	r3, #184	; 0xb8
 8002ae0:	d111      	bne.n	8002b06 <ST7789_DrawChar+0x10a>
					// 161   (   ) 
					b = Font->data[( 161 ) * Font->FontHeight + i];
 8002ae2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ae4:	6859      	ldr	r1, [r3, #4]
 8002ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ae8:	785b      	ldrb	r3, [r3, #1]
 8002aea:	461a      	mov	r2, r3
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	015b      	lsls	r3, r3, #5
 8002af4:	4413      	add	r3, r2
 8002af6:	461a      	mov	r2, r3
 8002af8:	69fb      	ldr	r3, [r7, #28]
 8002afa:	4413      	add	r3, r2
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	440b      	add	r3, r1
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	61bb      	str	r3, [r7, #24]
 8002b04:	e078      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				//-------------------------------------------------------------------
				
				//----    ----------------------------------------------------
				else if( (uint8_t) ch == 170 ){	// 168   ASCII - 
 8002b06:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002b0a:	2baa      	cmp	r3, #170	; 0xaa
 8002b0c:	d10f      	bne.n	8002b2e <ST7789_DrawChar+0x132>
					// 162  (   )
					b = Font->data[( 162 ) * Font->FontHeight + i];
 8002b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b14:	785b      	ldrb	r3, [r3, #1]
 8002b16:	4619      	mov	r1, r3
 8002b18:	23a2      	movs	r3, #162	; 0xa2
 8002b1a:	fb01 f303 	mul.w	r3, r1, r3
 8002b1e:	4619      	mov	r1, r3
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	440b      	add	r3, r1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	4413      	add	r3, r2
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	61bb      	str	r3, [r7, #24]
 8002b2c:	e064      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 175 ){	// 184   ASCII - 
 8002b2e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002b32:	2baf      	cmp	r3, #175	; 0xaf
 8002b34:	d10f      	bne.n	8002b56 <ST7789_DrawChar+0x15a>
					// 163   (   )
					b = Font->data[( 163 ) * Font->FontHeight + i];
 8002b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b3c:	785b      	ldrb	r3, [r3, #1]
 8002b3e:	4619      	mov	r1, r3
 8002b40:	23a3      	movs	r3, #163	; 0xa3
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	4619      	mov	r1, r3
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	440b      	add	r3, r1
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	881b      	ldrh	r3, [r3, #0]
 8002b52:	61bb      	str	r3, [r7, #24]
 8002b54:	e050      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 178 ){	// 168   ASCII - 
 8002b56:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002b5a:	2bb2      	cmp	r3, #178	; 0xb2
 8002b5c:	d10f      	bne.n	8002b7e <ST7789_DrawChar+0x182>
					// 164  (   )
					b = Font->data[( 164 ) * Font->FontHeight + i];
 8002b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b64:	785b      	ldrb	r3, [r3, #1]
 8002b66:	4619      	mov	r1, r3
 8002b68:	23a4      	movs	r3, #164	; 0xa4
 8002b6a:	fb01 f303 	mul.w	r3, r1, r3
 8002b6e:	4619      	mov	r1, r3
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	440b      	add	r3, r1
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	61bb      	str	r3, [r7, #24]
 8002b7c:	e03c      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 179 ){	// 184   ASCII - 
 8002b7e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002b82:	2bb3      	cmp	r3, #179	; 0xb3
 8002b84:	d111      	bne.n	8002baa <ST7789_DrawChar+0x1ae>
					// 165   (   )
					b = Font->data[( 165 ) * Font->FontHeight + i];
 8002b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b8c:	785b      	ldrb	r3, [r3, #1]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	460b      	mov	r3, r1
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	0159      	lsls	r1, r3, #5
 8002b98:	440b      	add	r3, r1
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	440b      	add	r3, r1
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	881b      	ldrh	r3, [r3, #0]
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	e026      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 186 ){	// 184   ASCII - 
 8002baa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002bae:	2bba      	cmp	r3, #186	; 0xba
 8002bb0:	d10f      	bne.n	8002bd2 <ST7789_DrawChar+0x1d6>
					// 166   (   )
					b = Font->data[( 166 ) * Font->FontHeight + i];
 8002bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bb4:	685a      	ldr	r2, [r3, #4]
 8002bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bb8:	785b      	ldrb	r3, [r3, #1]
 8002bba:	4619      	mov	r1, r3
 8002bbc:	23a6      	movs	r3, #166	; 0xa6
 8002bbe:	fb01 f303 	mul.w	r3, r1, r3
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	440b      	add	r3, r1
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	4413      	add	r3, r2
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	e012      	b.n	8002bf8 <ST7789_DrawChar+0x1fc>
				}
				else if( (uint8_t) ch == 191 ){	// 168   ASCII - 
 8002bd2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002bd6:	2bbf      	cmp	r3, #191	; 0xbf
 8002bd8:	d10e      	bne.n	8002bf8 <ST7789_DrawChar+0x1fc>
					// 167  (   )
					b = Font->data[( 167 ) * Font->FontHeight + i];
 8002bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be0:	785b      	ldrb	r3, [r3, #1]
 8002be2:	4619      	mov	r1, r3
 8002be4:	23a7      	movs	r3, #167	; 0xa7
 8002be6:	fb01 f303 	mul.w	r3, r1, r3
 8002bea:	4619      	mov	r1, r3
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	440b      	add	r3, r1
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	61bb      	str	r3, [r7, #24]
				}
				//-----------------------------------------------------------------------------
			
				for (j = 0; j < Font->FontWidth; j++) {
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	617b      	str	r3, [r7, #20]
 8002bfc:	e068      	b.n	8002cd0 <ST7789_DrawChar+0x2d4>
					
					if ((b << j) & 0x8000) {
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d028      	beq.n	8002c60 <ST7789_DrawChar+0x264>
						
						for (yy = 0; yy < multiplier; yy++){
 8002c0e:	2300      	movs	r3, #0
 8002c10:	72bb      	strb	r3, [r7, #10]
 8002c12:	e01f      	b.n	8002c54 <ST7789_DrawChar+0x258>
							for (xx = 0; xx < multiplier; xx++){
 8002c14:	2300      	movs	r3, #0
 8002c16:	72fb      	strb	r3, [r7, #11]
 8002c18:	e014      	b.n	8002c44 <ST7789_DrawChar+0x248>
									ST7789_DrawPixel(X+xx, Y+yy, TextColor);
 8002c1a:	7afb      	ldrb	r3, [r7, #11]
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	4413      	add	r3, r2
 8002c24:	b29b      	uxth	r3, r3
 8002c26:	b218      	sxth	r0, r3
 8002c28:	7abb      	ldrb	r3, [r7, #10]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	4413      	add	r3, r2
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	b21b      	sxth	r3, r3
 8002c36:	887a      	ldrh	r2, [r7, #2]
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f7ff fe11 	bl	8002860 <ST7789_DrawPixel>
							for (xx = 0; xx < multiplier; xx++){
 8002c3e:	7afb      	ldrb	r3, [r7, #11]
 8002c40:	3301      	adds	r3, #1
 8002c42:	72fb      	strb	r3, [r7, #11]
 8002c44:	7afa      	ldrb	r2, [r7, #11]
 8002c46:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d3e5      	bcc.n	8002c1a <ST7789_DrawChar+0x21e>
						for (yy = 0; yy < multiplier; yy++){
 8002c4e:	7abb      	ldrb	r3, [r7, #10]
 8002c50:	3301      	adds	r3, #1
 8002c52:	72bb      	strb	r3, [r7, #10]
 8002c54:	7aba      	ldrb	r2, [r7, #10]
 8002c56:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d3da      	bcc.n	8002c14 <ST7789_DrawChar+0x218>
 8002c5e:	e02f      	b.n	8002cc0 <ST7789_DrawChar+0x2c4>
							}
						}
						
					} 
					else if( TransparentBg ){
 8002c60:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d02b      	beq.n	8002cc0 <ST7789_DrawChar+0x2c4>
						
						for (yy = 0; yy < multiplier; yy++){
 8002c68:	2300      	movs	r3, #0
 8002c6a:	72bb      	strb	r3, [r7, #10]
 8002c6c:	e023      	b.n	8002cb6 <ST7789_DrawChar+0x2ba>
							for (xx = 0; xx < multiplier; xx++){
 8002c6e:	2300      	movs	r3, #0
 8002c70:	72fb      	strb	r3, [r7, #11]
 8002c72:	e018      	b.n	8002ca6 <ST7789_DrawChar+0x2aa>
 8002c74:	20000570 	.word	0x20000570
 8002c78:	20000572 	.word	0x20000572
									ST7789_DrawPixel(X+xx, Y+yy, BgColor);
 8002c7c:	7afb      	ldrb	r3, [r7, #11]
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	4413      	add	r3, r2
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	b218      	sxth	r0, r3
 8002c8a:	7abb      	ldrb	r3, [r7, #10]
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	4413      	add	r3, r2
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	b21b      	sxth	r3, r3
 8002c98:	883a      	ldrh	r2, [r7, #0]
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	f7ff fde0 	bl	8002860 <ST7789_DrawPixel>
							for (xx = 0; xx < multiplier; xx++){
 8002ca0:	7afb      	ldrb	r3, [r7, #11]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	72fb      	strb	r3, [r7, #11]
 8002ca6:	7afa      	ldrb	r2, [r7, #11]
 8002ca8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d3e5      	bcc.n	8002c7c <ST7789_DrawChar+0x280>
						for (yy = 0; yy < multiplier; yy++){
 8002cb0:	7abb      	ldrb	r3, [r7, #10]
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	72bb      	strb	r3, [r7, #10]
 8002cb6:	7aba      	ldrb	r2, [r7, #10]
 8002cb8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d3d6      	bcc.n	8002c6e <ST7789_DrawChar+0x272>
							}
						}
						
					}
					X = X + multiplier;
 8002cc0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
				for (j = 0; j < Font->FontWidth; j++) {
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d390      	bcc.n	8002bfe <ST7789_DrawChar+0x202>
				}
				X = x;
 8002cdc:	88fb      	ldrh	r3, [r7, #6]
 8002cde:	613b      	str	r3, [r7, #16]
				Y = Y + multiplier;
 8002ce0:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	60fb      	str	r3, [r7, #12]
			for (i = 0; i < Font->FontHeight; i++) {		
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3301      	adds	r3, #1
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf2:	785b      	ldrb	r3, [r3, #1]
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	f4ff aeaf 	bcc.w	8002a5c <ST7789_DrawChar+0x60>
			}
	}
}
 8002cfe:	bf00      	nop
 8002d00:	3724      	adds	r7, #36	; 0x24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd90      	pop	{r4, r7, pc}
 8002d06:	bf00      	nop

08002d08 <ST7789_print>:


//==============================================================================
//   
//==============================================================================
void ST7789_print(uint16_t x, uint16_t y, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg, FontDef_t* Font, uint8_t multiplier, char *str){	
 8002d08:	b590      	push	{r4, r7, lr}
 8002d0a:	b089      	sub	sp, #36	; 0x24
 8002d0c:	af04      	add	r7, sp, #16
 8002d0e:	4604      	mov	r4, r0
 8002d10:	4608      	mov	r0, r1
 8002d12:	4611      	mov	r1, r2
 8002d14:	461a      	mov	r2, r3
 8002d16:	4623      	mov	r3, r4
 8002d18:	80fb      	strh	r3, [r7, #6]
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	80bb      	strh	r3, [r7, #4]
 8002d1e:	460b      	mov	r3, r1
 8002d20:	807b      	strh	r3, [r7, #2]
 8002d22:	4613      	mov	r3, r2
 8002d24:	803b      	strh	r3, [r7, #0]
	
	if( multiplier < 1 ){
 8002d26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d102      	bne.n	8002d34 <ST7789_print+0x2c>
		multiplier = 1;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	}
	
	unsigned char buff_char;
	
	uint16_t len = strlen(str);
 8002d34:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d36:	f7fd fa53 	bl	80001e0 <strlen>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	81bb      	strh	r3, [r7, #12]
	
	while (len--) {
 8002d3e:	e09c      	b.n	8002e7a <ST7789_print+0x172>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ){	//  0xC0    'A'  ASCII Win-1251
 8002d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	2bbf      	cmp	r3, #191	; 0xbf
 8002d46:	d977      	bls.n	8002e38 <ST7789_print+0x130>
			
			//      0xD0  0xD1---------------------------------------------
			switch ((uint8_t)*str) {
 8002d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2bd0      	cmp	r3, #208	; 0xd0
 8002d4e:	d002      	beq.n	8002d56 <ST7789_print+0x4e>
 8002d50:	2bd1      	cmp	r3, #209	; 0xd1
 8002d52:	d02c      	beq.n	8002dae <ST7789_print+0xa6>
 8002d54:	e05b      	b.n	8002e0e <ST7789_print+0x106>
				case 0xD0: {
					//        
					str++;
 8002d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d58:	3301      	adds	r3, #1
 8002d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
					//      
					if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF){ buff_char = (*str) + 0x30; }	//   ... ...     +48
 8002d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b8f      	cmp	r3, #143	; 0x8f
 8002d62:	d908      	bls.n	8002d76 <ST7789_print+0x6e>
 8002d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2bbf      	cmp	r3, #191	; 0xbf
 8002d6a:	d804      	bhi.n	8002d76 <ST7789_print+0x6e>
 8002d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	3330      	adds	r3, #48	; 0x30
 8002d72:	73fb      	strb	r3, [r7, #15]
					else if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
					break;
 8002d74:	e048      	b.n	8002e08 <ST7789_print+0x100>
					else if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 8002d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	2b81      	cmp	r3, #129	; 0x81
 8002d7c:	d102      	bne.n	8002d84 <ST7789_print+0x7c>
 8002d7e:	23a8      	movs	r3, #168	; 0xa8
 8002d80:	73fb      	strb	r3, [r7, #15]
 8002d82:	e044      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 8002d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	2b84      	cmp	r3, #132	; 0x84
 8002d8a:	d102      	bne.n	8002d92 <ST7789_print+0x8a>
 8002d8c:	23aa      	movs	r3, #170	; 0xaa
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	e03d      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 8002d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	2b86      	cmp	r3, #134	; 0x86
 8002d98:	d102      	bne.n	8002da0 <ST7789_print+0x98>
 8002d9a:	23b2      	movs	r3, #178	; 0xb2
 8002d9c:	73fb      	strb	r3, [r7, #15]
 8002d9e:	e036      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 8002da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da2:	781b      	ldrb	r3, [r3, #0]
 8002da4:	2b87      	cmp	r3, #135	; 0x87
 8002da6:	d12f      	bne.n	8002e08 <ST7789_print+0x100>
 8002da8:	23af      	movs	r3, #175	; 0xaf
 8002daa:	73fb      	strb	r3, [r7, #15]
 8002dac:	e02f      	b.n	8002e0e <ST7789_print+0x106>
				}
				case 0xD1: {
					//        
					str++;
 8002dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db0:	3301      	adds	r3, #1
 8002db2:	62fb      	str	r3, [r7, #44]	; 0x2c
					//      
					if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F){ buff_char = (*str) + 0x70; }	//   ...	   +112
 8002db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	b25b      	sxtb	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	da08      	bge.n	8002dd0 <ST7789_print+0xc8>
 8002dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b8f      	cmp	r3, #143	; 0x8f
 8002dc4:	d804      	bhi.n	8002dd0 <ST7789_print+0xc8>
 8002dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	3370      	adds	r3, #112	; 0x70
 8002dcc:	73fb      	strb	r3, [r7, #15]
					else if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
					break;
 8002dce:	e01d      	b.n	8002e0c <ST7789_print+0x104>
					else if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 8002dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b91      	cmp	r3, #145	; 0x91
 8002dd6:	d102      	bne.n	8002dde <ST7789_print+0xd6>
 8002dd8:	23b8      	movs	r3, #184	; 0xb8
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e017      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8002dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b94      	cmp	r3, #148	; 0x94
 8002de4:	d102      	bne.n	8002dec <ST7789_print+0xe4>
 8002de6:	23ba      	movs	r3, #186	; 0xba
 8002de8:	73fb      	strb	r3, [r7, #15]
 8002dea:	e010      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8002dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	2b96      	cmp	r3, #150	; 0x96
 8002df2:	d102      	bne.n	8002dfa <ST7789_print+0xf2>
 8002df4:	23b3      	movs	r3, #179	; 0xb3
 8002df6:	73fb      	strb	r3, [r7, #15]
 8002df8:	e009      	b.n	8002e0e <ST7789_print+0x106>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8002dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfc:	781b      	ldrb	r3, [r3, #0]
 8002dfe:	2b97      	cmp	r3, #151	; 0x97
 8002e00:	d104      	bne.n	8002e0c <ST7789_print+0x104>
 8002e02:	23bf      	movs	r3, #191	; 0xbf
 8002e04:	73fb      	strb	r3, [r7, #15]
 8002e06:	e002      	b.n	8002e0e <ST7789_print+0x106>
					break;
 8002e08:	bf00      	nop
 8002e0a:	e000      	b.n	8002e0e <ST7789_print+0x106>
					break;
 8002e0c:	bf00      	nop
				}
			}
			//------------------------------------------------------------------------------------------------
			//       2   
			len--;
 8002e0e:	89bb      	ldrh	r3, [r7, #12]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	81bb      	strh	r3, [r7, #12]
			
			ST7789_DrawChar(x, y, TextColor, BgColor, TransparentBg, Font, multiplier, buff_char);
 8002e14:	883c      	ldrh	r4, [r7, #0]
 8002e16:	887a      	ldrh	r2, [r7, #2]
 8002e18:	88b9      	ldrh	r1, [r7, #4]
 8002e1a:	88f8      	ldrh	r0, [r7, #6]
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	9303      	str	r3, [sp, #12]
 8002e20:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002e24:	9302      	str	r3, [sp, #8]
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	9301      	str	r3, [sp, #4]
 8002e2a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e2e:	9300      	str	r3, [sp, #0]
 8002e30:	4623      	mov	r3, r4
 8002e32:	f7ff fde3 	bl	80029fc <ST7789_DrawChar>
 8002e36:	e011      	b.n	8002e5c <ST7789_print+0x154>
		}
		//---------------------------------------------------------------------
		else{
			ST7789_DrawChar(x, y, TextColor, BgColor, TransparentBg, Font, multiplier, *str);
 8002e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	883c      	ldrh	r4, [r7, #0]
 8002e3e:	887a      	ldrh	r2, [r7, #2]
 8002e40:	88b9      	ldrh	r1, [r7, #4]
 8002e42:	88f8      	ldrh	r0, [r7, #6]
 8002e44:	9303      	str	r3, [sp, #12]
 8002e46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002e4a:	9302      	str	r3, [sp, #8]
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	9301      	str	r3, [sp, #4]
 8002e50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	4623      	mov	r3, r4
 8002e58:	f7ff fdd0 	bl	80029fc <ST7789_DrawChar>
		}
		
		x = x + (Font->FontWidth * multiplier);
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	fb12 f303 	smulbb	r3, r2, r3
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	88fb      	ldrh	r3, [r7, #6]
 8002e70:	4413      	add	r3, r2
 8002e72:	80fb      	strh	r3, [r7, #6]
		/* Increase string pointer */
		str++;
 8002e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e76:	3301      	adds	r3, #1
 8002e78:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (len--) {
 8002e7a:	89bb      	ldrh	r3, [r7, #12]
 8002e7c:	1e5a      	subs	r2, r3, #1
 8002e7e:	81ba      	strh	r2, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f47f af5d 	bne.w	8002d40 <ST7789_print+0x38>
	}
}
 8002e86:	bf00      	nop
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd90      	pop	{r4, r7, pc}

08002e90 <ST7789_rotation>:

//==============================================================================
//   (  ) 
//==============================================================================
//   1  (  1, 2, 3, 4 )
void ST7789_rotation( uint8_t rotation ){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	71fb      	strb	r3, [r7, #7]
	
	ST7789_Select();
 8002e9a:	f7ff f949 	bl	8002130 <ST7789_Select>
	
	ST7789_SendCmd(ST7789_MADCTL);
 8002e9e:	2036      	movs	r0, #54	; 0x36
 8002ea0:	f7ff f9bc 	bl	800221c <ST7789_SendCmd>

	//     320  240 (    )
	//         

	  switch (rotation) {
 8002ea4:	79fb      	ldrb	r3, [r7, #7]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	2b03      	cmp	r3, #3
 8002eaa:	d85b      	bhi.n	8002f64 <ST7789_rotation+0xd4>
 8002eac:	a201      	add	r2, pc, #4	; (adr r2, 8002eb4 <ST7789_rotation+0x24>)
 8002eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eb2:	bf00      	nop
 8002eb4:	08002ec5 	.word	0x08002ec5
 8002eb8:	08002eed 	.word	0x08002eed
 8002ebc:	08002f15 	.word	0x08002f15
 8002ec0:	08002f3d 	.word	0x08002f3d
			#endif
			//==========================================================================
			
			//== 2" 240 x 320 ST7789 =================================================
			#ifdef ST7789_IS_240X320
				ST7789_SendData(ST7789_MADCTL_RGB);
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f7ff f9cf 	bl	8002268 <ST7789_SendData>
				ST7789_Width = 240;
 8002eca:	4b2a      	ldr	r3, [pc, #168]	; (8002f74 <ST7789_rotation+0xe4>)
 8002ecc:	22f0      	movs	r2, #240	; 0xf0
 8002ece:	801a      	strh	r2, [r3, #0]
				ST7789_Height = 320;
 8002ed0:	4b29      	ldr	r3, [pc, #164]	; (8002f78 <ST7789_rotation+0xe8>)
 8002ed2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002ed6:	801a      	strh	r2, [r3, #0]
				ST7789_X_Start = 0;
 8002ed8:	4b28      	ldr	r3, [pc, #160]	; (8002f7c <ST7789_rotation+0xec>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	801a      	strh	r2, [r3, #0]
				ST7789_Y_Start = 0;
 8002ede:	4b28      	ldr	r3, [pc, #160]	; (8002f80 <ST7789_rotation+0xf0>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	801a      	strh	r2, [r3, #0]
				ST7789_FillScreen(0);
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	f7ff fa17 	bl	8002318 <ST7789_FillScreen>
			#endif
			//==========================================================================
		 break;
 8002eea:	e03c      	b.n	8002f66 <ST7789_rotation+0xd6>
			#endif
			//==========================================================================
			
			//== 2" 240 x 320 ST7789 =================================================
			#ifdef ST7789_IS_240X320
				ST7789_SendData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8002eec:	2060      	movs	r0, #96	; 0x60
 8002eee:	f7ff f9bb 	bl	8002268 <ST7789_SendData>
				ST7789_Width = 320;
 8002ef2:	4b20      	ldr	r3, [pc, #128]	; (8002f74 <ST7789_rotation+0xe4>)
 8002ef4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002ef8:	801a      	strh	r2, [r3, #0]
				ST7789_Height = 240;		
 8002efa:	4b1f      	ldr	r3, [pc, #124]	; (8002f78 <ST7789_rotation+0xe8>)
 8002efc:	22f0      	movs	r2, #240	; 0xf0
 8002efe:	801a      	strh	r2, [r3, #0]
				ST7789_X_Start = 0;
 8002f00:	4b1e      	ldr	r3, [pc, #120]	; (8002f7c <ST7789_rotation+0xec>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	801a      	strh	r2, [r3, #0]
				ST7789_Y_Start = 0;
 8002f06:	4b1e      	ldr	r3, [pc, #120]	; (8002f80 <ST7789_rotation+0xf0>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	801a      	strh	r2, [r3, #0]
				ST7789_FillScreen(0);
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	f7ff fa03 	bl	8002318 <ST7789_FillScreen>
			#endif
			//==========================================================================
		 break;
 8002f12:	e028      	b.n	8002f66 <ST7789_rotation+0xd6>
			#endif
			//==========================================================================
	   
			//== 2" 240 x 320 ST7789 =================================================
			#ifdef ST7789_IS_240X320
				ST7789_SendData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8002f14:	20c0      	movs	r0, #192	; 0xc0
 8002f16:	f7ff f9a7 	bl	8002268 <ST7789_SendData>
				ST7789_Width = 240;
 8002f1a:	4b16      	ldr	r3, [pc, #88]	; (8002f74 <ST7789_rotation+0xe4>)
 8002f1c:	22f0      	movs	r2, #240	; 0xf0
 8002f1e:	801a      	strh	r2, [r3, #0]
				ST7789_Height = 320;
 8002f20:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <ST7789_rotation+0xe8>)
 8002f22:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002f26:	801a      	strh	r2, [r3, #0]
				ST7789_X_Start = 0;
 8002f28:	4b14      	ldr	r3, [pc, #80]	; (8002f7c <ST7789_rotation+0xec>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	801a      	strh	r2, [r3, #0]
				ST7789_Y_Start = 0;
 8002f2e:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <ST7789_rotation+0xf0>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	801a      	strh	r2, [r3, #0]
				ST7789_FillScreen(0);
 8002f34:	2000      	movs	r0, #0
 8002f36:	f7ff f9ef 	bl	8002318 <ST7789_FillScreen>
			#endif
			//==========================================================================
			
		 break;
 8002f3a:	e014      	b.n	8002f66 <ST7789_rotation+0xd6>
			#endif
			//==========================================================================
	   
			//== 2" 240 x 320 ST7789 =================================================
			#ifdef ST7789_IS_240X320
				ST7789_SendData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8002f3c:	20a0      	movs	r0, #160	; 0xa0
 8002f3e:	f7ff f993 	bl	8002268 <ST7789_SendData>
				ST7789_Width = 320;
 8002f42:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <ST7789_rotation+0xe4>)
 8002f44:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002f48:	801a      	strh	r2, [r3, #0]
				ST7789_Height = 240;
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <ST7789_rotation+0xe8>)
 8002f4c:	22f0      	movs	r2, #240	; 0xf0
 8002f4e:	801a      	strh	r2, [r3, #0]
				ST7789_X_Start = 0;
 8002f50:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <ST7789_rotation+0xec>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	801a      	strh	r2, [r3, #0]
				ST7789_Y_Start = 0;
 8002f56:	4b0a      	ldr	r3, [pc, #40]	; (8002f80 <ST7789_rotation+0xf0>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	801a      	strh	r2, [r3, #0]
				ST7789_FillScreen(0);
 8002f5c:	2000      	movs	r0, #0
 8002f5e:	f7ff f9db 	bl	8002318 <ST7789_FillScreen>
			#endif
			//==========================================================================
		 break;
 8002f62:	e000      	b.n	8002f66 <ST7789_rotation+0xd6>
	   
	   default:
		 break;
 8002f64:	bf00      	nop
	  }
	  
	  ST7789_Unselect();
 8002f66:	f7ff f8ef 	bl	8002148 <ST7789_Unselect>
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	20000570 	.word	0x20000570
 8002f78:	20000572 	.word	0x20000572
 8002f7c:	2000056c 	.word	0x2000056c
 8002f80:	2000056e 	.word	0x2000056e

08002f84 <ST7789_DrawFillRoundRect>:


//==============================================================================
//       (  )
//==============================================================================
void ST7789_DrawFillRoundRect(int16_t x, int16_t y, uint16_t width, uint16_t height, int16_t cornerRadius, uint16_t color) {
 8002f84:	b590      	push	{r4, r7, lr}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	4604      	mov	r4, r0
 8002f8c:	4608      	mov	r0, r1
 8002f8e:	4611      	mov	r1, r2
 8002f90:	461a      	mov	r2, r3
 8002f92:	4623      	mov	r3, r4
 8002f94:	80fb      	strh	r3, [r7, #6]
 8002f96:	4603      	mov	r3, r0
 8002f98:	80bb      	strh	r3, [r7, #4]
 8002f9a:	460b      	mov	r3, r1
 8002f9c:	807b      	strh	r3, [r7, #2]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	803b      	strh	r3, [r7, #0]
	
	int16_t max_radius = ((width < height) ? width : height) / 2; // 1/2 minor axis
 8002fa2:	883a      	ldrh	r2, [r7, #0]
 8002fa4:	887b      	ldrh	r3, [r7, #2]
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	bf28      	it	cs
 8002faa:	4613      	movcs	r3, r2
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	0fda      	lsrs	r2, r3, #31
 8002fb0:	4413      	add	r3, r2
 8002fb2:	105b      	asrs	r3, r3, #1
 8002fb4:	81fb      	strh	r3, [r7, #14]
  if (cornerRadius > max_radius){
 8002fb6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8002fba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	dd01      	ble.n	8002fc6 <ST7789_DrawFillRoundRect+0x42>
    cornerRadius = max_radius;
 8002fc2:	89fb      	ldrh	r3, [r7, #14]
 8002fc4:	843b      	strh	r3, [r7, #32]
	}
	
  ST7789_DrawRectangleFilled(x + cornerRadius, y, x + cornerRadius + width - 2 * cornerRadius, y + height, color);
 8002fc6:	88fa      	ldrh	r2, [r7, #6]
 8002fc8:	8c3b      	ldrh	r3, [r7, #32]
 8002fca:	4413      	add	r3, r2
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	b218      	sxth	r0, r3
 8002fd0:	88fa      	ldrh	r2, [r7, #6]
 8002fd2:	8c3b      	ldrh	r3, [r7, #32]
 8002fd4:	4413      	add	r3, r2
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	887b      	ldrh	r3, [r7, #2]
 8002fda:	4413      	add	r3, r2
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	8c3b      	ldrh	r3, [r7, #32]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	b21c      	sxth	r4, r3
 8002fea:	88ba      	ldrh	r2, [r7, #4]
 8002fec:	883b      	ldrh	r3, [r7, #0]
 8002fee:	4413      	add	r3, r2
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	b21a      	sxth	r2, r3
 8002ff4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002ff8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	4622      	mov	r2, r4
 8003000:	f7ff fae6 	bl	80025d0 <ST7789_DrawRectangleFilled>
  // draw four corners
  ST7789_DrawFillCircleHelper(x + width - cornerRadius - 1, y + cornerRadius, cornerRadius, 1, height - 2 * cornerRadius - 1, color);
 8003004:	88fa      	ldrh	r2, [r7, #6]
 8003006:	887b      	ldrh	r3, [r7, #2]
 8003008:	4413      	add	r3, r2
 800300a:	b29a      	uxth	r2, r3
 800300c:	8c3b      	ldrh	r3, [r7, #32]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29b      	uxth	r3, r3
 8003016:	b218      	sxth	r0, r3
 8003018:	88ba      	ldrh	r2, [r7, #4]
 800301a:	8c3b      	ldrh	r3, [r7, #32]
 800301c:	4413      	add	r3, r2
 800301e:	b29b      	uxth	r3, r3
 8003020:	b219      	sxth	r1, r3
 8003022:	8c3b      	ldrh	r3, [r7, #32]
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	b29b      	uxth	r3, r3
 8003028:	883a      	ldrh	r2, [r7, #0]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	b29b      	uxth	r3, r3
 800302e:	3b01      	subs	r3, #1
 8003030:	b29b      	uxth	r3, r3
 8003032:	b21b      	sxth	r3, r3
 8003034:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8003038:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800303a:	9201      	str	r2, [sp, #4]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	2301      	movs	r3, #1
 8003040:	4622      	mov	r2, r4
 8003042:	f000 f820 	bl	8003086 <ST7789_DrawFillCircleHelper>
  ST7789_DrawFillCircleHelper(x + cornerRadius, y + cornerRadius, cornerRadius, 2, height - 2 * cornerRadius - 1, color);
 8003046:	88fa      	ldrh	r2, [r7, #6]
 8003048:	8c3b      	ldrh	r3, [r7, #32]
 800304a:	4413      	add	r3, r2
 800304c:	b29b      	uxth	r3, r3
 800304e:	b218      	sxth	r0, r3
 8003050:	88ba      	ldrh	r2, [r7, #4]
 8003052:	8c3b      	ldrh	r3, [r7, #32]
 8003054:	4413      	add	r3, r2
 8003056:	b29b      	uxth	r3, r3
 8003058:	b219      	sxth	r1, r3
 800305a:	8c3b      	ldrh	r3, [r7, #32]
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	b29b      	uxth	r3, r3
 8003060:	883a      	ldrh	r2, [r7, #0]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	b29b      	uxth	r3, r3
 8003066:	3b01      	subs	r3, #1
 8003068:	b29b      	uxth	r3, r3
 800306a:	b21b      	sxth	r3, r3
 800306c:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8003070:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003072:	9201      	str	r2, [sp, #4]
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	2302      	movs	r3, #2
 8003078:	4622      	mov	r2, r4
 800307a:	f000 f804 	bl	8003086 <ST7789_DrawFillCircleHelper>
}
 800307e:	bf00      	nop
 8003080:	3714      	adds	r7, #20
 8003082:	46bd      	mov	sp, r7
 8003084:	bd90      	pop	{r4, r7, pc}

08003086 <ST7789_DrawFillCircleHelper>:
//==============================================================================

//==============================================================================
//     (    ) (  )
//==============================================================================
void ST7789_DrawFillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t corners, int16_t delta, uint16_t color) {
 8003086:	b590      	push	{r4, r7, lr}
 8003088:	b089      	sub	sp, #36	; 0x24
 800308a:	af02      	add	r7, sp, #8
 800308c:	4604      	mov	r4, r0
 800308e:	4608      	mov	r0, r1
 8003090:	4611      	mov	r1, r2
 8003092:	461a      	mov	r2, r3
 8003094:	4623      	mov	r3, r4
 8003096:	80fb      	strh	r3, [r7, #6]
 8003098:	4603      	mov	r3, r0
 800309a:	80bb      	strh	r3, [r7, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	807b      	strh	r3, [r7, #2]
 80030a0:	4613      	mov	r3, r2
 80030a2:	707b      	strb	r3, [r7, #1]

  int16_t f = 1 - r;
 80030a4:	887b      	ldrh	r3, [r7, #2]
 80030a6:	f1c3 0301 	rsb	r3, r3, #1
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 80030ae:	2301      	movs	r3, #1
 80030b0:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 80030b2:	887b      	ldrh	r3, [r7, #2]
 80030b4:	461a      	mov	r2, r3
 80030b6:	03d2      	lsls	r2, r2, #15
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	b29b      	uxth	r3, r3
 80030be:	827b      	strh	r3, [r7, #18]
  int16_t x = 0;
 80030c0:	2300      	movs	r3, #0
 80030c2:	823b      	strh	r3, [r7, #16]
  int16_t y = r;
 80030c4:	887b      	ldrh	r3, [r7, #2]
 80030c6:	81fb      	strh	r3, [r7, #14]
  int16_t px = x;
 80030c8:	8a3b      	ldrh	r3, [r7, #16]
 80030ca:	81bb      	strh	r3, [r7, #12]
  int16_t py = y;
 80030cc:	89fb      	ldrh	r3, [r7, #14]
 80030ce:	817b      	strh	r3, [r7, #10]

  delta++; // Avoid some +1's in the loop
 80030d0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	3301      	adds	r3, #1
 80030d8:	b29b      	uxth	r3, r3
 80030da:	853b      	strh	r3, [r7, #40]	; 0x28

  while (x < y) {
 80030dc:	e0d5      	b.n	800328a <ST7789_DrawFillCircleHelper+0x204>
    if (f >= 0) {
 80030de:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	db0e      	blt.n	8003104 <ST7789_DrawFillCircleHelper+0x7e>
      y--;
 80030e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 80030f2:	8a7b      	ldrh	r3, [r7, #18]
 80030f4:	3302      	adds	r3, #2
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	827b      	strh	r3, [r7, #18]
      f += ddF_y;
 80030fa:	8afa      	ldrh	r2, [r7, #22]
 80030fc:	8a7b      	ldrh	r3, [r7, #18]
 80030fe:	4413      	add	r3, r2
 8003100:	b29b      	uxth	r3, r3
 8003102:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8003104:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003108:	b29b      	uxth	r3, r3
 800310a:	3301      	adds	r3, #1
 800310c:	b29b      	uxth	r3, r3
 800310e:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 8003110:	8abb      	ldrh	r3, [r7, #20]
 8003112:	3302      	adds	r3, #2
 8003114:	b29b      	uxth	r3, r3
 8003116:	82bb      	strh	r3, [r7, #20]
    f += ddF_x;
 8003118:	8afa      	ldrh	r2, [r7, #22]
 800311a:	8abb      	ldrh	r3, [r7, #20]
 800311c:	4413      	add	r3, r2
 800311e:	b29b      	uxth	r3, r3
 8003120:	82fb      	strh	r3, [r7, #22]

    if (x < (y + 1)) {
 8003122:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003126:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800312a:	429a      	cmp	r2, r3
 800312c:	db51      	blt.n	80031d2 <ST7789_DrawFillCircleHelper+0x14c>
      if (corners & 1){
 800312e:	787b      	ldrb	r3, [r7, #1]
 8003130:	f003 0301 	and.w	r3, r3, #1
 8003134:	2b00      	cmp	r3, #0
 8003136:	d023      	beq.n	8003180 <ST7789_DrawFillCircleHelper+0xfa>
        ST7789_DrawLine(x0 + x, y0 - y, x0 + x, y0 - y - 1 + 2 * y + delta, color);
 8003138:	88fa      	ldrh	r2, [r7, #6]
 800313a:	8a3b      	ldrh	r3, [r7, #16]
 800313c:	4413      	add	r3, r2
 800313e:	b29b      	uxth	r3, r3
 8003140:	b218      	sxth	r0, r3
 8003142:	88ba      	ldrh	r2, [r7, #4]
 8003144:	89fb      	ldrh	r3, [r7, #14]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	b29b      	uxth	r3, r3
 800314a:	b219      	sxth	r1, r3
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	8a3b      	ldrh	r3, [r7, #16]
 8003150:	4413      	add	r3, r2
 8003152:	b29b      	uxth	r3, r3
 8003154:	b21c      	sxth	r4, r3
 8003156:	88ba      	ldrh	r2, [r7, #4]
 8003158:	89fb      	ldrh	r3, [r7, #14]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	b29a      	uxth	r2, r3
 800315e:	89fb      	ldrh	r3, [r7, #14]
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	b29b      	uxth	r3, r3
 8003164:	4413      	add	r3, r2
 8003166:	b29a      	uxth	r2, r3
 8003168:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800316a:	4413      	add	r3, r2
 800316c:	b29b      	uxth	r3, r3
 800316e:	3b01      	subs	r3, #1
 8003170:	b29b      	uxth	r3, r3
 8003172:	b21a      	sxth	r2, r3
 8003174:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003176:	9300      	str	r3, [sp, #0]
 8003178:	4613      	mov	r3, r2
 800317a:	4622      	mov	r2, r4
 800317c:	f7ff faf2 	bl	8002764 <ST7789_DrawLine>
			}
      if (corners & 2){
 8003180:	787b      	ldrb	r3, [r7, #1]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d023      	beq.n	80031d2 <ST7789_DrawFillCircleHelper+0x14c>
        ST7789_DrawLine(x0 - x, y0 - y, x0 - x, y0 - y - 1 + 2 * y + delta, color);
 800318a:	88fa      	ldrh	r2, [r7, #6]
 800318c:	8a3b      	ldrh	r3, [r7, #16]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	b29b      	uxth	r3, r3
 8003192:	b218      	sxth	r0, r3
 8003194:	88ba      	ldrh	r2, [r7, #4]
 8003196:	89fb      	ldrh	r3, [r7, #14]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	b29b      	uxth	r3, r3
 800319c:	b219      	sxth	r1, r3
 800319e:	88fa      	ldrh	r2, [r7, #6]
 80031a0:	8a3b      	ldrh	r3, [r7, #16]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	b29b      	uxth	r3, r3
 80031a6:	b21c      	sxth	r4, r3
 80031a8:	88ba      	ldrh	r2, [r7, #4]
 80031aa:	89fb      	ldrh	r3, [r7, #14]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	89fb      	ldrh	r3, [r7, #14]
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	4413      	add	r3, r2
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80031bc:	4413      	add	r3, r2
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	b21a      	sxth	r2, r3
 80031c6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80031c8:	9300      	str	r3, [sp, #0]
 80031ca:	4613      	mov	r3, r2
 80031cc:	4622      	mov	r2, r4
 80031ce:	f7ff fac9 	bl	8002764 <ST7789_DrawLine>
			}
    }
    if (y != py) {
 80031d2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80031d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d053      	beq.n	8003286 <ST7789_DrawFillCircleHelper+0x200>
      if (corners & 1){
 80031de:	787b      	ldrb	r3, [r7, #1]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d023      	beq.n	8003230 <ST7789_DrawFillCircleHelper+0x1aa>
        ST7789_DrawLine(x0 + py, y0 - px, x0 + py, y0 - px - 1 + 2 * px + delta, color);
 80031e8:	88fa      	ldrh	r2, [r7, #6]
 80031ea:	897b      	ldrh	r3, [r7, #10]
 80031ec:	4413      	add	r3, r2
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	b218      	sxth	r0, r3
 80031f2:	88ba      	ldrh	r2, [r7, #4]
 80031f4:	89bb      	ldrh	r3, [r7, #12]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	b219      	sxth	r1, r3
 80031fc:	88fa      	ldrh	r2, [r7, #6]
 80031fe:	897b      	ldrh	r3, [r7, #10]
 8003200:	4413      	add	r3, r2
 8003202:	b29b      	uxth	r3, r3
 8003204:	b21c      	sxth	r4, r3
 8003206:	88ba      	ldrh	r2, [r7, #4]
 8003208:	89bb      	ldrh	r3, [r7, #12]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	b29a      	uxth	r2, r3
 800320e:	89bb      	ldrh	r3, [r7, #12]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	b29b      	uxth	r3, r3
 8003214:	4413      	add	r3, r2
 8003216:	b29a      	uxth	r2, r3
 8003218:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800321a:	4413      	add	r3, r2
 800321c:	b29b      	uxth	r3, r3
 800321e:	3b01      	subs	r3, #1
 8003220:	b29b      	uxth	r3, r3
 8003222:	b21a      	sxth	r2, r3
 8003224:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	4622      	mov	r2, r4
 800322c:	f7ff fa9a 	bl	8002764 <ST7789_DrawLine>
			}
      if (corners & 2){
 8003230:	787b      	ldrb	r3, [r7, #1]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d023      	beq.n	8003282 <ST7789_DrawFillCircleHelper+0x1fc>
        ST7789_DrawLine(x0 - py, y0 - px, x0 - py, y0 - px - 1 + 2 * px + delta, color);
 800323a:	88fa      	ldrh	r2, [r7, #6]
 800323c:	897b      	ldrh	r3, [r7, #10]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	b29b      	uxth	r3, r3
 8003242:	b218      	sxth	r0, r3
 8003244:	88ba      	ldrh	r2, [r7, #4]
 8003246:	89bb      	ldrh	r3, [r7, #12]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	b29b      	uxth	r3, r3
 800324c:	b219      	sxth	r1, r3
 800324e:	88fa      	ldrh	r2, [r7, #6]
 8003250:	897b      	ldrh	r3, [r7, #10]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	b29b      	uxth	r3, r3
 8003256:	b21c      	sxth	r4, r3
 8003258:	88ba      	ldrh	r2, [r7, #4]
 800325a:	89bb      	ldrh	r3, [r7, #12]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	b29a      	uxth	r2, r3
 8003260:	89bb      	ldrh	r3, [r7, #12]
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	b29b      	uxth	r3, r3
 8003266:	4413      	add	r3, r2
 8003268:	b29a      	uxth	r2, r3
 800326a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800326c:	4413      	add	r3, r2
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29b      	uxth	r3, r3
 8003274:	b21a      	sxth	r2, r3
 8003276:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	4613      	mov	r3, r2
 800327c:	4622      	mov	r2, r4
 800327e:	f7ff fa71 	bl	8002764 <ST7789_DrawLine>
			}
			py = y;
 8003282:	89fb      	ldrh	r3, [r7, #14]
 8003284:	817b      	strh	r3, [r7, #10]
    }
    px = x;
 8003286:	8a3b      	ldrh	r3, [r7, #16]
 8003288:	81bb      	strh	r3, [r7, #12]
  while (x < y) {
 800328a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800328e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003292:	429a      	cmp	r2, r3
 8003294:	f6ff af23 	blt.w	80030de <ST7789_DrawFillCircleHelper+0x58>
  }
}
 8003298:	bf00      	nop
 800329a:	bf00      	nop
 800329c:	371c      	adds	r7, #28
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd90      	pop	{r4, r7, pc}
	...

080032a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032a8:	4b0e      	ldr	r3, [pc, #56]	; (80032e4 <HAL_Init+0x40>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <HAL_Init+0x40>)
 80032ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032b4:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <HAL_Init+0x40>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <HAL_Init+0x40>)
 80032ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <HAL_Init+0x40>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <HAL_Init+0x40>)
 80032c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032cc:	2003      	movs	r0, #3
 80032ce:	f000 fcfe 	bl	8003cce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032d2:	200f      	movs	r0, #15
 80032d4:	f7fe fdb4 	bl	8001e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032d8:	f7fe fbe8 	bl	8001aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	40023c00 	.word	0x40023c00

080032e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032ec:	4b06      	ldr	r3, [pc, #24]	; (8003308 <HAL_IncTick+0x20>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_IncTick+0x24>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4413      	add	r3, r2
 80032f8:	4a04      	ldr	r2, [pc, #16]	; (800330c <HAL_IncTick+0x24>)
 80032fa:	6013      	str	r3, [r2, #0]
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	20000018 	.word	0x20000018
 800330c:	20000574 	.word	0x20000574

08003310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return uwTick;
 8003314:	4b03      	ldr	r3, [pc, #12]	; (8003324 <HAL_GetTick+0x14>)
 8003316:	681b      	ldr	r3, [r3, #0]
}
 8003318:	4618      	mov	r0, r3
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000574 	.word	0x20000574

08003328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003330:	f7ff ffee 	bl	8003310 <HAL_GetTick>
 8003334:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003340:	d005      	beq.n	800334e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003342:	4b0a      	ldr	r3, [pc, #40]	; (800336c <HAL_Delay+0x44>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	461a      	mov	r2, r3
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	4413      	add	r3, r2
 800334c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800334e:	bf00      	nop
 8003350:	f7ff ffde 	bl	8003310 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	429a      	cmp	r2, r3
 800335e:	d8f7      	bhi.n	8003350 <HAL_Delay+0x28>
  {
  }
}
 8003360:	bf00      	nop
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000018 	.word	0x20000018

08003370 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003378:	2300      	movs	r3, #0
 800337a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e033      	b.n	80033ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f7fe fbb4 	bl	8001afc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	f003 0310 	and.w	r3, r3, #16
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d118      	bne.n	80033e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033b6:	f023 0302 	bic.w	r3, r3, #2
 80033ba:	f043 0202 	orr.w	r2, r3, #2
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f000 fa58 	bl	8003878 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d2:	f023 0303 	bic.w	r3, r3, #3
 80033d6:	f043 0201 	orr.w	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	641a      	str	r2, [r3, #64]	; 0x40
 80033de:	e001      	b.n	80033e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
	...

080033f8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b086      	sub	sp, #24
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_ADC_Start_DMA+0x1e>
 8003412:	2302      	movs	r3, #2
 8003414:	e0ce      	b.n	80035b4 <HAL_ADC_Start_DMA+0x1bc>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2201      	movs	r2, #1
 800341a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b01      	cmp	r3, #1
 800342a:	d018      	beq.n	800345e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689a      	ldr	r2, [r3, #8]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f042 0201 	orr.w	r2, r2, #1
 800343a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800343c:	4b5f      	ldr	r3, [pc, #380]	; (80035bc <HAL_ADC_Start_DMA+0x1c4>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a5f      	ldr	r2, [pc, #380]	; (80035c0 <HAL_ADC_Start_DMA+0x1c8>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	0c9a      	lsrs	r2, r3, #18
 8003448:	4613      	mov	r3, r2
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	4413      	add	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003450:	e002      	b.n	8003458 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	3b01      	subs	r3, #1
 8003456:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f9      	bne.n	8003452 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003468:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800346c:	d107      	bne.n	800347e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	689a      	ldr	r2, [r3, #8]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800347c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b01      	cmp	r3, #1
 800348a:	f040 8086 	bne.w	800359a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003492:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003496:	f023 0301 	bic.w	r3, r3, #1
 800349a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d007      	beq.n	80034c0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034cc:	d106      	bne.n	80034dc <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	f023 0206 	bic.w	r2, r3, #6
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	645a      	str	r2, [r3, #68]	; 0x44
 80034da:	e002      	b.n	80034e2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034ea:	4b36      	ldr	r3, [pc, #216]	; (80035c4 <HAL_ADC_Start_DMA+0x1cc>)
 80034ec:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	4a35      	ldr	r2, [pc, #212]	; (80035c8 <HAL_ADC_Start_DMA+0x1d0>)
 80034f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fa:	4a34      	ldr	r2, [pc, #208]	; (80035cc <HAL_ADC_Start_DMA+0x1d4>)
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003502:	4a33      	ldr	r2, [pc, #204]	; (80035d0 <HAL_ADC_Start_DMA+0x1d8>)
 8003504:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800350e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	685a      	ldr	r2, [r3, #4]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800351e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689a      	ldr	r2, [r3, #8]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800352e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	334c      	adds	r3, #76	; 0x4c
 800353a:	4619      	mov	r1, r3
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	f000 fcc4 	bl	8003ecc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10f      	bne.n	8003570 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d129      	bne.n	80035b2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689a      	ldr	r2, [r3, #8]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800356c:	609a      	str	r2, [r3, #8]
 800356e:	e020      	b.n	80035b2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a17      	ldr	r2, [pc, #92]	; (80035d4 <HAL_ADC_Start_DMA+0x1dc>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d11b      	bne.n	80035b2 <HAL_ADC_Start_DMA+0x1ba>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d114      	bne.n	80035b2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003596:	609a      	str	r2, [r3, #8]
 8003598:	e00b      	b.n	80035b2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f043 0210 	orr.w	r2, r3, #16
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f043 0201 	orr.w	r2, r3, #1
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	20000010 	.word	0x20000010
 80035c0:	431bde83 	.word	0x431bde83
 80035c4:	40012300 	.word	0x40012300
 80035c8:	08003a71 	.word	0x08003a71
 80035cc:	08003b2b 	.word	0x08003b2b
 80035d0:	08003b47 	.word	0x08003b47
 80035d4:	40012000 	.word	0x40012000

080035d8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80035f4:	bf00      	nop
 80035f6:	370c      	adds	r7, #12
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr

08003600 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	370c      	adds	r7, #12
 800360c:	46bd      	mov	sp, r7
 800360e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003612:	4770      	bx	lr

08003614 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800361e:	2300      	movs	r3, #0
 8003620:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003628:	2b01      	cmp	r3, #1
 800362a:	d101      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x1c>
 800362c:	2302      	movs	r3, #2
 800362e:	e113      	b.n	8003858 <HAL_ADC_ConfigChannel+0x244>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	2b09      	cmp	r3, #9
 800363e:	d925      	bls.n	800368c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68d9      	ldr	r1, [r3, #12]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	b29b      	uxth	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	3b1e      	subs	r3, #30
 8003656:	2207      	movs	r2, #7
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43da      	mvns	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	400a      	ands	r2, r1
 8003664:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68d9      	ldr	r1, [r3, #12]
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	b29b      	uxth	r3, r3
 8003676:	4618      	mov	r0, r3
 8003678:	4603      	mov	r3, r0
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4403      	add	r3, r0
 800367e:	3b1e      	subs	r3, #30
 8003680:	409a      	lsls	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	60da      	str	r2, [r3, #12]
 800368a:	e022      	b.n	80036d2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6919      	ldr	r1, [r3, #16]
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	b29b      	uxth	r3, r3
 8003698:	461a      	mov	r2, r3
 800369a:	4613      	mov	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	4413      	add	r3, r2
 80036a0:	2207      	movs	r2, #7
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43da      	mvns	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	400a      	ands	r2, r1
 80036ae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6919      	ldr	r1, [r3, #16]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	689a      	ldr	r2, [r3, #8]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	b29b      	uxth	r3, r3
 80036c0:	4618      	mov	r0, r3
 80036c2:	4603      	mov	r3, r0
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4403      	add	r3, r0
 80036c8:	409a      	lsls	r2, r3
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b06      	cmp	r3, #6
 80036d8:	d824      	bhi.n	8003724 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	3b05      	subs	r3, #5
 80036ec:	221f      	movs	r2, #31
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43da      	mvns	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	400a      	ands	r2, r1
 80036fa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	4618      	mov	r0, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	3b05      	subs	r3, #5
 8003716:	fa00 f203 	lsl.w	r2, r0, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	635a      	str	r2, [r3, #52]	; 0x34
 8003722:	e04c      	b.n	80037be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	2b0c      	cmp	r3, #12
 800372a:	d824      	bhi.n	8003776 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685a      	ldr	r2, [r3, #4]
 8003736:	4613      	mov	r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	4413      	add	r3, r2
 800373c:	3b23      	subs	r3, #35	; 0x23
 800373e:	221f      	movs	r2, #31
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43da      	mvns	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	400a      	ands	r2, r1
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	b29b      	uxth	r3, r3
 800375a:	4618      	mov	r0, r3
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	3b23      	subs	r3, #35	; 0x23
 8003768:	fa00 f203 	lsl.w	r2, r0, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	631a      	str	r2, [r3, #48]	; 0x30
 8003774:	e023      	b.n	80037be <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	3b41      	subs	r3, #65	; 0x41
 8003788:	221f      	movs	r2, #31
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43da      	mvns	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	400a      	ands	r2, r1
 8003796:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	4618      	mov	r0, r3
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	4613      	mov	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4413      	add	r3, r2
 80037b0:	3b41      	subs	r3, #65	; 0x41
 80037b2:	fa00 f203 	lsl.w	r2, r0, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	430a      	orrs	r2, r1
 80037bc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037be:	4b29      	ldr	r3, [pc, #164]	; (8003864 <HAL_ADC_ConfigChannel+0x250>)
 80037c0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a28      	ldr	r2, [pc, #160]	; (8003868 <HAL_ADC_ConfigChannel+0x254>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d10f      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x1d8>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b12      	cmp	r3, #18
 80037d2:	d10b      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a1d      	ldr	r2, [pc, #116]	; (8003868 <HAL_ADC_ConfigChannel+0x254>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d12b      	bne.n	800384e <HAL_ADC_ConfigChannel+0x23a>
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a1c      	ldr	r2, [pc, #112]	; (800386c <HAL_ADC_ConfigChannel+0x258>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d003      	beq.n	8003808 <HAL_ADC_ConfigChannel+0x1f4>
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2b11      	cmp	r3, #17
 8003806:	d122      	bne.n	800384e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a11      	ldr	r2, [pc, #68]	; (800386c <HAL_ADC_ConfigChannel+0x258>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d111      	bne.n	800384e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800382a:	4b11      	ldr	r3, [pc, #68]	; (8003870 <HAL_ADC_ConfigChannel+0x25c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a11      	ldr	r2, [pc, #68]	; (8003874 <HAL_ADC_ConfigChannel+0x260>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	0c9a      	lsrs	r2, r3, #18
 8003836:	4613      	mov	r3, r2
 8003838:	009b      	lsls	r3, r3, #2
 800383a:	4413      	add	r3, r2
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003840:	e002      	b.n	8003848 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	3b01      	subs	r3, #1
 8003846:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d1f9      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	40012300 	.word	0x40012300
 8003868:	40012000 	.word	0x40012000
 800386c:	10000012 	.word	0x10000012
 8003870:	20000010 	.word	0x20000010
 8003874:	431bde83 	.word	0x431bde83

08003878 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003880:	4b79      	ldr	r3, [pc, #484]	; (8003a68 <ADC_Init+0x1f0>)
 8003882:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	685a      	ldr	r2, [r3, #4]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	431a      	orrs	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80038ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6859      	ldr	r1, [r3, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	021a      	lsls	r2, r3, #8
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685a      	ldr	r2, [r3, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80038d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	6859      	ldr	r1, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	689a      	ldr	r2, [r3, #8]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	430a      	orrs	r2, r1
 80038e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689a      	ldr	r2, [r3, #8]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6899      	ldr	r1, [r3, #8]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68da      	ldr	r2, [r3, #12]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800390a:	4a58      	ldr	r2, [pc, #352]	; (8003a6c <ADC_Init+0x1f4>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d022      	beq.n	8003956 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800391e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6899      	ldr	r1, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003940:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6899      	ldr	r1, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	609a      	str	r2, [r3, #8]
 8003954:	e00f      	b.n	8003976 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003964:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003974:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689a      	ldr	r2, [r3, #8]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0202 	bic.w	r2, r2, #2
 8003984:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6899      	ldr	r1, [r3, #8]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	7e1b      	ldrb	r3, [r3, #24]
 8003990:	005a      	lsls	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	430a      	orrs	r2, r1
 8003998:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d01b      	beq.n	80039dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685a      	ldr	r2, [r3, #4]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80039c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6859      	ldr	r1, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	3b01      	subs	r3, #1
 80039d0:	035a      	lsls	r2, r3, #13
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	430a      	orrs	r2, r1
 80039d8:	605a      	str	r2, [r3, #4]
 80039da:	e007      	b.n	80039ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	685a      	ldr	r2, [r3, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80039fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	3b01      	subs	r3, #1
 8003a08:	051a      	lsls	r2, r3, #20
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689a      	ldr	r2, [r3, #8]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003a20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	6899      	ldr	r1, [r3, #8]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a2e:	025a      	lsls	r2, r3, #9
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689a      	ldr	r2, [r3, #8]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6899      	ldr	r1, [r3, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	029a      	lsls	r2, r3, #10
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	609a      	str	r2, [r3, #8]
}
 8003a5c:	bf00      	nop
 8003a5e:	3714      	adds	r7, #20
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	40012300 	.word	0x40012300
 8003a6c:	0f000001 	.word	0x0f000001

08003a70 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a7c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a82:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d13c      	bne.n	8003b04 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d12b      	bne.n	8003afc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d127      	bne.n	8003afc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d006      	beq.n	8003ac8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d119      	bne.n	8003afc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f022 0220 	bic.w	r2, r2, #32
 8003ad6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	f043 0201 	orr.w	r2, r3, #1
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003afc:	68f8      	ldr	r0, [r7, #12]
 8003afe:	f7ff fd6b 	bl	80035d8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b02:	e00e      	b.n	8003b22 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b08:	f003 0310 	and.w	r3, r3, #16
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f7ff fd75 	bl	8003600 <HAL_ADC_ErrorCallback>
}
 8003b16:	e004      	b.n	8003b22 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	4798      	blx	r3
}
 8003b22:	bf00      	nop
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b36:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f7ff fd57 	bl	80035ec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b3e:	bf00      	nop
 8003b40:	3710      	adds	r7, #16
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b084      	sub	sp, #16
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2240      	movs	r2, #64	; 0x40
 8003b58:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b5e:	f043 0204 	orr.w	r2, r3, #4
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f7ff fd4a 	bl	8003600 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b6c:	bf00      	nop
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b84:	4b0c      	ldr	r3, [pc, #48]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b90:	4013      	ands	r3, r2
 8003b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ba6:	4a04      	ldr	r2, [pc, #16]	; (8003bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	60d3      	str	r3, [r2, #12]
}
 8003bac:	bf00      	nop
 8003bae:	3714      	adds	r7, #20
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	e000ed00 	.word	0xe000ed00

08003bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc0:	4b04      	ldr	r3, [pc, #16]	; (8003bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	0a1b      	lsrs	r3, r3, #8
 8003bc6:	f003 0307 	and.w	r3, r3, #7
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000ed00 	.word	0xe000ed00

08003bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	db0b      	blt.n	8003c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bea:	79fb      	ldrb	r3, [r7, #7]
 8003bec:	f003 021f 	and.w	r2, r3, #31
 8003bf0:	4907      	ldr	r1, [pc, #28]	; (8003c10 <__NVIC_EnableIRQ+0x38>)
 8003bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf6:	095b      	lsrs	r3, r3, #5
 8003bf8:	2001      	movs	r0, #1
 8003bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8003bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	e000e100 	.word	0xe000e100

08003c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	6039      	str	r1, [r7, #0]
 8003c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	db0a      	blt.n	8003c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	490c      	ldr	r1, [pc, #48]	; (8003c60 <__NVIC_SetPriority+0x4c>)
 8003c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	b2d2      	uxtb	r2, r2
 8003c36:	440b      	add	r3, r1
 8003c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c3c:	e00a      	b.n	8003c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	b2da      	uxtb	r2, r3
 8003c42:	4908      	ldr	r1, [pc, #32]	; (8003c64 <__NVIC_SetPriority+0x50>)
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	3b04      	subs	r3, #4
 8003c4c:	0112      	lsls	r2, r2, #4
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	440b      	add	r3, r1
 8003c52:	761a      	strb	r2, [r3, #24]
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr
 8003c60:	e000e100 	.word	0xe000e100
 8003c64:	e000ed00 	.word	0xe000ed00

08003c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b089      	sub	sp, #36	; 0x24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f1c3 0307 	rsb	r3, r3, #7
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf28      	it	cs
 8003c86:	2304      	movcs	r3, #4
 8003c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	3304      	adds	r3, #4
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	d902      	bls.n	8003c98 <NVIC_EncodePriority+0x30>
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	3b03      	subs	r3, #3
 8003c96:	e000      	b.n	8003c9a <NVIC_EncodePriority+0x32>
 8003c98:	2300      	movs	r3, #0
 8003c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca6:	43da      	mvns	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	401a      	ands	r2, r3
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	43d9      	mvns	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc0:	4313      	orrs	r3, r2
         );
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3724      	adds	r7, #36	; 0x24
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b082      	sub	sp, #8
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7ff ff4c 	bl	8003b74 <__NVIC_SetPriorityGrouping>
}
 8003cdc:	bf00      	nop
 8003cde:	3708      	adds	r7, #8
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	4603      	mov	r3, r0
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
 8003cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf6:	f7ff ff61 	bl	8003bbc <__NVIC_GetPriorityGrouping>
 8003cfa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfc:	687a      	ldr	r2, [r7, #4]
 8003cfe:	68b9      	ldr	r1, [r7, #8]
 8003d00:	6978      	ldr	r0, [r7, #20]
 8003d02:	f7ff ffb1 	bl	8003c68 <NVIC_EncodePriority>
 8003d06:	4602      	mov	r2, r0
 8003d08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff ff80 	bl	8003c14 <__NVIC_SetPriority>
}
 8003d14:	bf00      	nop
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	4603      	mov	r3, r0
 8003d24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff ff54 	bl	8003bd8 <__NVIC_EnableIRQ>
}
 8003d30:	bf00      	nop
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00e      	b.n	8003d68 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	795b      	ldrb	r3, [r3, #5]
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d105      	bne.n	8003d60 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f7fd ff4e 	bl	8001bfc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b086      	sub	sp, #24
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d7c:	f7ff fac8 	bl	8003310 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e099      	b.n	8003ec0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dac:	e00f      	b.n	8003dce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003dae:	f7ff faaf 	bl	8003310 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b05      	cmp	r3, #5
 8003dba:	d908      	bls.n	8003dce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2220      	movs	r2, #32
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e078      	b.n	8003ec0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e8      	bne.n	8003dae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003de4:	697a      	ldr	r2, [r7, #20]
 8003de6:	4b38      	ldr	r3, [pc, #224]	; (8003ec8 <HAL_DMA_Init+0x158>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	2b04      	cmp	r3, #4
 8003e26:	d107      	bne.n	8003e38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e30:	4313      	orrs	r3, r2
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f023 0307 	bic.w	r3, r3, #7
 8003e4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5e:	2b04      	cmp	r3, #4
 8003e60:	d117      	bne.n	8003e92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00e      	beq.n	8003e92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 fa91 	bl	800439c <DMA_CheckFifoParam>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d008      	beq.n	8003e92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2240      	movs	r2, #64	; 0x40
 8003e84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e016      	b.n	8003ec0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fa48 	bl	8004330 <DMA_CalcBaseAndBitshift>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea8:	223f      	movs	r2, #63	; 0x3f
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3718      	adds	r7, #24
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	f010803f 	.word	0xf010803f

08003ecc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b086      	sub	sp, #24
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
 8003ed8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eda:	2300      	movs	r3, #0
 8003edc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <HAL_DMA_Start_IT+0x26>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	e040      	b.n	8003f74 <HAL_DMA_Start_IT+0xa8>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d12f      	bne.n	8003f66 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2202      	movs	r2, #2
 8003f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	68b9      	ldr	r1, [r7, #8]
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f9da 	bl	80042d4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f24:	223f      	movs	r2, #63	; 0x3f
 8003f26:	409a      	lsls	r2, r3
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f042 0216 	orr.w	r2, r2, #22
 8003f3a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d007      	beq.n	8003f54 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f042 0208 	orr.w	r2, r2, #8
 8003f52:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]
 8003f64:	e005      	b.n	8003f72 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003f6e:	2302      	movs	r3, #2
 8003f70:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d004      	beq.n	8003f9a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2280      	movs	r2, #128	; 0x80
 8003f94:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e00c      	b.n	8003fb4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2205      	movs	r2, #5
 8003f9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
}
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003fcc:	4b8e      	ldr	r3, [pc, #568]	; (8004208 <HAL_DMA_IRQHandler+0x248>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a8e      	ldr	r2, [pc, #568]	; (800420c <HAL_DMA_IRQHandler+0x24c>)
 8003fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd6:	0a9b      	lsrs	r3, r3, #10
 8003fd8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fde:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fea:	2208      	movs	r2, #8
 8003fec:	409a      	lsls	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d01a      	beq.n	800402c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	d013      	beq.n	800402c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f022 0204 	bic.w	r2, r2, #4
 8004012:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004018:	2208      	movs	r2, #8
 800401a:	409a      	lsls	r2, r3
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004024:	f043 0201 	orr.w	r2, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004030:	2201      	movs	r2, #1
 8004032:	409a      	lsls	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4013      	ands	r3, r2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d012      	beq.n	8004062 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00b      	beq.n	8004062 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800404e:	2201      	movs	r2, #1
 8004050:	409a      	lsls	r2, r3
 8004052:	693b      	ldr	r3, [r7, #16]
 8004054:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800405a:	f043 0202 	orr.w	r2, r3, #2
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004066:	2204      	movs	r2, #4
 8004068:	409a      	lsls	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4013      	ands	r3, r2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d012      	beq.n	8004098 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00b      	beq.n	8004098 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004084:	2204      	movs	r2, #4
 8004086:	409a      	lsls	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800409c:	2210      	movs	r2, #16
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d043      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0308 	and.w	r3, r3, #8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d03c      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ba:	2210      	movs	r2, #16
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d018      	beq.n	8004102 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d108      	bne.n	80040f0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d024      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	4798      	blx	r3
 80040ee:	e01f      	b.n	8004130 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d01b      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	4798      	blx	r3
 8004100:	e016      	b.n	8004130 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d107      	bne.n	8004120 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f022 0208 	bic.w	r2, r2, #8
 800411e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004134:	2220      	movs	r2, #32
 8004136:	409a      	lsls	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4013      	ands	r3, r2
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 808f 	beq.w	8004260 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0310 	and.w	r3, r3, #16
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 8087 	beq.w	8004260 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004156:	2220      	movs	r2, #32
 8004158:	409a      	lsls	r2, r3
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004164:	b2db      	uxtb	r3, r3
 8004166:	2b05      	cmp	r3, #5
 8004168:	d136      	bne.n	80041d8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 0216 	bic.w	r2, r2, #22
 8004178:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	695a      	ldr	r2, [r3, #20]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004188:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	2b00      	cmp	r3, #0
 8004190:	d103      	bne.n	800419a <HAL_DMA_IRQHandler+0x1da>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004196:	2b00      	cmp	r3, #0
 8004198:	d007      	beq.n	80041aa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f022 0208 	bic.w	r2, r2, #8
 80041a8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ae:	223f      	movs	r2, #63	; 0x3f
 80041b0:	409a      	lsls	r2, r3
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d07e      	beq.n	80042cc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	4798      	blx	r3
        }
        return;
 80041d6:	e079      	b.n	80042cc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d01d      	beq.n	8004222 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10d      	bne.n	8004210 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d031      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	4798      	blx	r3
 8004204:	e02c      	b.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
 8004206:	bf00      	nop
 8004208:	20000010 	.word	0x20000010
 800420c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004214:	2b00      	cmp	r3, #0
 8004216:	d023      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	4798      	blx	r3
 8004220:	e01e      	b.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10f      	bne.n	8004250 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0210 	bic.w	r2, r2, #16
 800423e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004264:	2b00      	cmp	r3, #0
 8004266:	d032      	beq.n	80042ce <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d022      	beq.n	80042ba <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2205      	movs	r2, #5
 8004278:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0201 	bic.w	r2, r2, #1
 800428a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	3301      	adds	r3, #1
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	429a      	cmp	r2, r3
 8004296:	d307      	bcc.n	80042a8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f2      	bne.n	800428c <HAL_DMA_IRQHandler+0x2cc>
 80042a6:	e000      	b.n	80042aa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80042a8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d005      	beq.n	80042ce <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	4798      	blx	r3
 80042ca:	e000      	b.n	80042ce <HAL_DMA_IRQHandler+0x30e>
        return;
 80042cc:	bf00      	nop
    }
  }
}
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042f0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b40      	cmp	r3, #64	; 0x40
 8004300:	d108      	bne.n	8004314 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004312:	e007      	b.n	8004324 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	60da      	str	r2, [r3, #12]
}
 8004324:	bf00      	nop
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	b2db      	uxtb	r3, r3
 800433e:	3b10      	subs	r3, #16
 8004340:	4a14      	ldr	r2, [pc, #80]	; (8004394 <DMA_CalcBaseAndBitshift+0x64>)
 8004342:	fba2 2303 	umull	r2, r3, r2, r3
 8004346:	091b      	lsrs	r3, r3, #4
 8004348:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800434a:	4a13      	ldr	r2, [pc, #76]	; (8004398 <DMA_CalcBaseAndBitshift+0x68>)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4413      	add	r3, r2
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2b03      	cmp	r3, #3
 800435c:	d909      	bls.n	8004372 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004366:	f023 0303 	bic.w	r3, r3, #3
 800436a:	1d1a      	adds	r2, r3, #4
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	659a      	str	r2, [r3, #88]	; 0x58
 8004370:	e007      	b.n	8004382 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800437a:	f023 0303 	bic.w	r3, r3, #3
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	aaaaaaab 	.word	0xaaaaaaab
 8004398:	080147e8 	.word	0x080147e8

0800439c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	699b      	ldr	r3, [r3, #24]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d11f      	bne.n	80043f6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	2b03      	cmp	r3, #3
 80043ba:	d856      	bhi.n	800446a <DMA_CheckFifoParam+0xce>
 80043bc:	a201      	add	r2, pc, #4	; (adr r2, 80043c4 <DMA_CheckFifoParam+0x28>)
 80043be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c2:	bf00      	nop
 80043c4:	080043d5 	.word	0x080043d5
 80043c8:	080043e7 	.word	0x080043e7
 80043cc:	080043d5 	.word	0x080043d5
 80043d0:	0800446b 	.word	0x0800446b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d046      	beq.n	800446e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e4:	e043      	b.n	800446e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80043ee:	d140      	bne.n	8004472 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f4:	e03d      	b.n	8004472 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fe:	d121      	bne.n	8004444 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d837      	bhi.n	8004476 <DMA_CheckFifoParam+0xda>
 8004406:	a201      	add	r2, pc, #4	; (adr r2, 800440c <DMA_CheckFifoParam+0x70>)
 8004408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440c:	0800441d 	.word	0x0800441d
 8004410:	08004423 	.word	0x08004423
 8004414:	0800441d 	.word	0x0800441d
 8004418:	08004435 	.word	0x08004435
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
      break;
 8004420:	e030      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004426:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d025      	beq.n	800447a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004432:	e022      	b.n	800447a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004438:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800443c:	d11f      	bne.n	800447e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004442:	e01c      	b.n	800447e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d903      	bls.n	8004452 <DMA_CheckFifoParam+0xb6>
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	2b03      	cmp	r3, #3
 800444e:	d003      	beq.n	8004458 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004450:	e018      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	73fb      	strb	r3, [r7, #15]
      break;
 8004456:	e015      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800445c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00e      	beq.n	8004482 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
      break;
 8004468:	e00b      	b.n	8004482 <DMA_CheckFifoParam+0xe6>
      break;
 800446a:	bf00      	nop
 800446c:	e00a      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 800446e:	bf00      	nop
 8004470:	e008      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004472:	bf00      	nop
 8004474:	e006      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004476:	bf00      	nop
 8004478:	e004      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 800447a:	bf00      	nop
 800447c:	e002      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;   
 800447e:	bf00      	nop
 8004480:	e000      	b.n	8004484 <DMA_CheckFifoParam+0xe8>
      break;
 8004482:	bf00      	nop
    }
  } 
  
  return status; 
 8004484:	7bfb      	ldrb	r3, [r7, #15]
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop

08004494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004494:	b480      	push	{r7}
 8004496:	b089      	sub	sp, #36	; 0x24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80044a6:	2300      	movs	r3, #0
 80044a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044aa:	2300      	movs	r3, #0
 80044ac:	61fb      	str	r3, [r7, #28]
 80044ae:	e159      	b.n	8004764 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80044b0:	2201      	movs	r2, #1
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	fa02 f303 	lsl.w	r3, r2, r3
 80044b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4013      	ands	r3, r2
 80044c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	f040 8148 	bne.w	800475e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d005      	beq.n	80044e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d130      	bne.n	8004548 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	2203      	movs	r2, #3
 80044f2:	fa02 f303 	lsl.w	r3, r2, r3
 80044f6:	43db      	mvns	r3, r3
 80044f8:	69ba      	ldr	r2, [r7, #24]
 80044fa:	4013      	ands	r3, r2
 80044fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	68da      	ldr	r2, [r3, #12]
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	69ba      	ldr	r2, [r7, #24]
 800450c:	4313      	orrs	r3, r2
 800450e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	69ba      	ldr	r2, [r7, #24]
 8004514:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800451c:	2201      	movs	r2, #1
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	091b      	lsrs	r3, r3, #4
 8004532:	f003 0201 	and.w	r2, r3, #1
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	2b03      	cmp	r3, #3
 8004552:	d017      	beq.n	8004584 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	2203      	movs	r2, #3
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	43db      	mvns	r3, r3
 8004566:	69ba      	ldr	r2, [r7, #24]
 8004568:	4013      	ands	r3, r2
 800456a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	689a      	ldr	r2, [r3, #8]
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4313      	orrs	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69ba      	ldr	r2, [r7, #24]
 8004582:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d123      	bne.n	80045d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	08da      	lsrs	r2, r3, #3
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3208      	adds	r2, #8
 8004598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800459c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	220f      	movs	r2, #15
 80045a8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ac:	43db      	mvns	r3, r3
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	4013      	ands	r3, r2
 80045b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	691a      	ldr	r2, [r3, #16]
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	fa02 f303 	lsl.w	r3, r2, r3
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	08da      	lsrs	r2, r3, #3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3208      	adds	r2, #8
 80045d2:	69b9      	ldr	r1, [r7, #24]
 80045d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	2203      	movs	r2, #3
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	43db      	mvns	r3, r3
 80045ea:	69ba      	ldr	r2, [r7, #24]
 80045ec:	4013      	ands	r3, r2
 80045ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f003 0203 	and.w	r2, r3, #3
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4313      	orrs	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80a2 	beq.w	800475e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800461a:	2300      	movs	r3, #0
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	4b57      	ldr	r3, [pc, #348]	; (800477c <HAL_GPIO_Init+0x2e8>)
 8004620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004622:	4a56      	ldr	r2, [pc, #344]	; (800477c <HAL_GPIO_Init+0x2e8>)
 8004624:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004628:	6453      	str	r3, [r2, #68]	; 0x44
 800462a:	4b54      	ldr	r3, [pc, #336]	; (800477c <HAL_GPIO_Init+0x2e8>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004636:	4a52      	ldr	r2, [pc, #328]	; (8004780 <HAL_GPIO_Init+0x2ec>)
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	089b      	lsrs	r3, r3, #2
 800463c:	3302      	adds	r3, #2
 800463e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004642:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	f003 0303 	and.w	r3, r3, #3
 800464a:	009b      	lsls	r3, r3, #2
 800464c:	220f      	movs	r2, #15
 800464e:	fa02 f303 	lsl.w	r3, r2, r3
 8004652:	43db      	mvns	r3, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4013      	ands	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a49      	ldr	r2, [pc, #292]	; (8004784 <HAL_GPIO_Init+0x2f0>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d019      	beq.n	8004696 <HAL_GPIO_Init+0x202>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a48      	ldr	r2, [pc, #288]	; (8004788 <HAL_GPIO_Init+0x2f4>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d013      	beq.n	8004692 <HAL_GPIO_Init+0x1fe>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a47      	ldr	r2, [pc, #284]	; (800478c <HAL_GPIO_Init+0x2f8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d00d      	beq.n	800468e <HAL_GPIO_Init+0x1fa>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a46      	ldr	r2, [pc, #280]	; (8004790 <HAL_GPIO_Init+0x2fc>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d007      	beq.n	800468a <HAL_GPIO_Init+0x1f6>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a45      	ldr	r2, [pc, #276]	; (8004794 <HAL_GPIO_Init+0x300>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d101      	bne.n	8004686 <HAL_GPIO_Init+0x1f2>
 8004682:	2304      	movs	r3, #4
 8004684:	e008      	b.n	8004698 <HAL_GPIO_Init+0x204>
 8004686:	2307      	movs	r3, #7
 8004688:	e006      	b.n	8004698 <HAL_GPIO_Init+0x204>
 800468a:	2303      	movs	r3, #3
 800468c:	e004      	b.n	8004698 <HAL_GPIO_Init+0x204>
 800468e:	2302      	movs	r3, #2
 8004690:	e002      	b.n	8004698 <HAL_GPIO_Init+0x204>
 8004692:	2301      	movs	r3, #1
 8004694:	e000      	b.n	8004698 <HAL_GPIO_Init+0x204>
 8004696:	2300      	movs	r3, #0
 8004698:	69fa      	ldr	r2, [r7, #28]
 800469a:	f002 0203 	and.w	r2, r2, #3
 800469e:	0092      	lsls	r2, r2, #2
 80046a0:	4093      	lsls	r3, r2
 80046a2:	69ba      	ldr	r2, [r7, #24]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80046a8:	4935      	ldr	r1, [pc, #212]	; (8004780 <HAL_GPIO_Init+0x2ec>)
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	089b      	lsrs	r3, r3, #2
 80046ae:	3302      	adds	r3, #2
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046b6:	4b38      	ldr	r3, [pc, #224]	; (8004798 <HAL_GPIO_Init+0x304>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	43db      	mvns	r3, r3
 80046c0:	69ba      	ldr	r2, [r7, #24]
 80046c2:	4013      	ands	r3, r2
 80046c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046da:	4a2f      	ldr	r2, [pc, #188]	; (8004798 <HAL_GPIO_Init+0x304>)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046e0:	4b2d      	ldr	r3, [pc, #180]	; (8004798 <HAL_GPIO_Init+0x304>)
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	43db      	mvns	r3, r3
 80046ea:	69ba      	ldr	r2, [r7, #24]
 80046ec:	4013      	ands	r3, r2
 80046ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d003      	beq.n	8004704 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	4313      	orrs	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004704:	4a24      	ldr	r2, [pc, #144]	; (8004798 <HAL_GPIO_Init+0x304>)
 8004706:	69bb      	ldr	r3, [r7, #24]
 8004708:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800470a:	4b23      	ldr	r3, [pc, #140]	; (8004798 <HAL_GPIO_Init+0x304>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	43db      	mvns	r3, r3
 8004714:	69ba      	ldr	r2, [r7, #24]
 8004716:	4013      	ands	r3, r2
 8004718:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4313      	orrs	r3, r2
 800472c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800472e:	4a1a      	ldr	r2, [pc, #104]	; (8004798 <HAL_GPIO_Init+0x304>)
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004734:	4b18      	ldr	r3, [pc, #96]	; (8004798 <HAL_GPIO_Init+0x304>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	43db      	mvns	r3, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4013      	ands	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004758:	4a0f      	ldr	r2, [pc, #60]	; (8004798 <HAL_GPIO_Init+0x304>)
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800475e:	69fb      	ldr	r3, [r7, #28]
 8004760:	3301      	adds	r3, #1
 8004762:	61fb      	str	r3, [r7, #28]
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	2b0f      	cmp	r3, #15
 8004768:	f67f aea2 	bls.w	80044b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800476c:	bf00      	nop
 800476e:	bf00      	nop
 8004770:	3724      	adds	r7, #36	; 0x24
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40023800 	.word	0x40023800
 8004780:	40013800 	.word	0x40013800
 8004784:	40020000 	.word	0x40020000
 8004788:	40020400 	.word	0x40020400
 800478c:	40020800 	.word	0x40020800
 8004790:	40020c00 	.word	0x40020c00
 8004794:	40021000 	.word	0x40021000
 8004798:	40013c00 	.word	0x40013c00

0800479c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800479c:	b480      	push	{r7}
 800479e:	b083      	sub	sp, #12
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	807b      	strh	r3, [r7, #2]
 80047a8:	4613      	mov	r3, r2
 80047aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047ac:	787b      	ldrb	r3, [r7, #1]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047b2:	887a      	ldrh	r2, [r7, #2]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047b8:	e003      	b.n	80047c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047ba:	887b      	ldrh	r3, [r7, #2]
 80047bc:	041a      	lsls	r2, r3, #16
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	619a      	str	r2, [r3, #24]
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
	...

080047d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	4603      	mov	r3, r0
 80047d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80047da:	4b08      	ldr	r3, [pc, #32]	; (80047fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047dc:	695a      	ldr	r2, [r3, #20]
 80047de:	88fb      	ldrh	r3, [r7, #6]
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d006      	beq.n	80047f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047e6:	4a05      	ldr	r2, [pc, #20]	; (80047fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047e8:	88fb      	ldrh	r3, [r7, #6]
 80047ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047ec:	88fb      	ldrh	r3, [r7, #6]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fd f8fe 	bl	80019f0 <HAL_GPIO_EXTI_Callback>
  }
}
 80047f4:	bf00      	nop
 80047f6:	3708      	adds	r7, #8
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	40013c00 	.word	0x40013c00

08004800 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004802:	b08f      	sub	sp, #60	; 0x3c
 8004804:	af0a      	add	r7, sp, #40	; 0x28
 8004806:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e10f      	b.n	8004a32 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b00      	cmp	r3, #0
 8004822:	d106      	bne.n	8004832 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f007 f8a1 	bl	800b974 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2203      	movs	r2, #3
 8004836:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	2b00      	cmp	r3, #0
 8004844:	d102      	bne.n	800484c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4618      	mov	r0, r3
 8004852:	f003 fb72 	bl	8007f3a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	603b      	str	r3, [r7, #0]
 800485c:	687e      	ldr	r6, [r7, #4]
 800485e:	466d      	mov	r5, sp
 8004860:	f106 0410 	add.w	r4, r6, #16
 8004864:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004866:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004868:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800486a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800486c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004870:	e885 0003 	stmia.w	r5, {r0, r1}
 8004874:	1d33      	adds	r3, r6, #4
 8004876:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004878:	6838      	ldr	r0, [r7, #0]
 800487a:	f003 fa49 	bl	8007d10 <USB_CoreInit>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d005      	beq.n	8004890 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e0d0      	b.n	8004a32 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f003 fb60 	bl	8007f5c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800489c:	2300      	movs	r3, #0
 800489e:	73fb      	strb	r3, [r7, #15]
 80048a0:	e04a      	b.n	8004938 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80048a2:	7bfa      	ldrb	r2, [r7, #15]
 80048a4:	6879      	ldr	r1, [r7, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	4413      	add	r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	440b      	add	r3, r1
 80048b0:	333d      	adds	r3, #61	; 0x3d
 80048b2:	2201      	movs	r2, #1
 80048b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80048b6:	7bfa      	ldrb	r2, [r7, #15]
 80048b8:	6879      	ldr	r1, [r7, #4]
 80048ba:	4613      	mov	r3, r2
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	4413      	add	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	440b      	add	r3, r1
 80048c4:	333c      	adds	r3, #60	; 0x3c
 80048c6:	7bfa      	ldrb	r2, [r7, #15]
 80048c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80048ca:	7bfa      	ldrb	r2, [r7, #15]
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	b298      	uxth	r0, r3
 80048d0:	6879      	ldr	r1, [r7, #4]
 80048d2:	4613      	mov	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	3344      	adds	r3, #68	; 0x44
 80048de:	4602      	mov	r2, r0
 80048e0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80048e2:	7bfa      	ldrb	r2, [r7, #15]
 80048e4:	6879      	ldr	r1, [r7, #4]
 80048e6:	4613      	mov	r3, r2
 80048e8:	00db      	lsls	r3, r3, #3
 80048ea:	4413      	add	r3, r2
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	440b      	add	r3, r1
 80048f0:	3340      	adds	r3, #64	; 0x40
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80048f6:	7bfa      	ldrb	r2, [r7, #15]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	3348      	adds	r3, #72	; 0x48
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800490a:	7bfa      	ldrb	r2, [r7, #15]
 800490c:	6879      	ldr	r1, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	00db      	lsls	r3, r3, #3
 8004912:	4413      	add	r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	440b      	add	r3, r1
 8004918:	334c      	adds	r3, #76	; 0x4c
 800491a:	2200      	movs	r2, #0
 800491c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800491e:	7bfa      	ldrb	r2, [r7, #15]
 8004920:	6879      	ldr	r1, [r7, #4]
 8004922:	4613      	mov	r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	4413      	add	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	3354      	adds	r3, #84	; 0x54
 800492e:	2200      	movs	r2, #0
 8004930:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	3301      	adds	r3, #1
 8004936:	73fb      	strb	r3, [r7, #15]
 8004938:	7bfa      	ldrb	r2, [r7, #15]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	429a      	cmp	r2, r3
 8004940:	d3af      	bcc.n	80048a2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004942:	2300      	movs	r3, #0
 8004944:	73fb      	strb	r3, [r7, #15]
 8004946:	e044      	b.n	80049d2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004948:	7bfa      	ldrb	r2, [r7, #15]
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	4613      	mov	r3, r2
 800494e:	00db      	lsls	r3, r3, #3
 8004950:	4413      	add	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	440b      	add	r3, r1
 8004956:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800495a:	2200      	movs	r2, #0
 800495c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800495e:	7bfa      	ldrb	r2, [r7, #15]
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	00db      	lsls	r3, r3, #3
 8004966:	4413      	add	r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	440b      	add	r3, r1
 800496c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004970:	7bfa      	ldrb	r2, [r7, #15]
 8004972:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004974:	7bfa      	ldrb	r2, [r7, #15]
 8004976:	6879      	ldr	r1, [r7, #4]
 8004978:	4613      	mov	r3, r2
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4413      	add	r3, r2
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004986:	2200      	movs	r2, #0
 8004988:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800498a:	7bfa      	ldrb	r2, [r7, #15]
 800498c:	6879      	ldr	r1, [r7, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	4413      	add	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	440b      	add	r3, r1
 8004998:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80049a0:	7bfa      	ldrb	r2, [r7, #15]
 80049a2:	6879      	ldr	r1, [r7, #4]
 80049a4:	4613      	mov	r3, r2
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	4413      	add	r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80049b2:	2200      	movs	r2, #0
 80049b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80049b6:	7bfa      	ldrb	r2, [r7, #15]
 80049b8:	6879      	ldr	r1, [r7, #4]
 80049ba:	4613      	mov	r3, r2
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	4413      	add	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	440b      	add	r3, r1
 80049c4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80049cc:	7bfb      	ldrb	r3, [r7, #15]
 80049ce:	3301      	adds	r3, #1
 80049d0:	73fb      	strb	r3, [r7, #15]
 80049d2:	7bfa      	ldrb	r2, [r7, #15]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d3b5      	bcc.n	8004948 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	603b      	str	r3, [r7, #0]
 80049e2:	687e      	ldr	r6, [r7, #4]
 80049e4:	466d      	mov	r5, sp
 80049e6:	f106 0410 	add.w	r4, r6, #16
 80049ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80049f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80049f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80049f6:	e885 0003 	stmia.w	r5, {r0, r1}
 80049fa:	1d33      	adds	r3, r6, #4
 80049fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80049fe:	6838      	ldr	r0, [r7, #0]
 8004a00:	f003 faf8 	bl	8007ff4 <USB_DevInit>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d005      	beq.n	8004a16 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2202      	movs	r2, #2
 8004a0e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e00d      	b.n	8004a32 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2201      	movs	r2, #1
 8004a22:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f004 fc47 	bl	80092be <USB_DevDisconnect>

  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3714      	adds	r7, #20
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004a3a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b084      	sub	sp, #16
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_PCD_Start+0x1c>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e020      	b.n	8004a98 <HAL_PCD_Start+0x5e>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d109      	bne.n	8004a7a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d005      	beq.n	8004a7a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a72:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f003 fa4a 	bl	8007f18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f004 fbf7 	bl	800927c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004aa0:	b590      	push	{r4, r7, lr}
 8004aa2:	b08d      	sub	sp, #52	; 0x34
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f004 fcb5 	bl	8009426 <USB_GetMode>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f040 848a 	bne.w	80053d8 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f004 fc19 	bl	8009300 <USB_ReadInterrupts>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 8480 	beq.w	80053d6 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	0a1b      	lsrs	r3, r3, #8
 8004ae0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4618      	mov	r0, r3
 8004af0:	f004 fc06 	bl	8009300 <USB_ReadInterrupts>
 8004af4:	4603      	mov	r3, r0
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d107      	bne.n	8004b0e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	695a      	ldr	r2, [r3, #20]
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f002 0202 	and.w	r2, r2, #2
 8004b0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4618      	mov	r0, r3
 8004b14:	f004 fbf4 	bl	8009300 <USB_ReadInterrupts>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f003 0310 	and.w	r3, r3, #16
 8004b1e:	2b10      	cmp	r3, #16
 8004b20:	d161      	bne.n	8004be6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	699a      	ldr	r2, [r3, #24]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0210 	bic.w	r2, r2, #16
 8004b30:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	6a1b      	ldr	r3, [r3, #32]
 8004b36:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	f003 020f 	and.w	r2, r3, #15
 8004b3e:	4613      	mov	r3, r2
 8004b40:	00db      	lsls	r3, r3, #3
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	3304      	adds	r3, #4
 8004b50:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	0c5b      	lsrs	r3, r3, #17
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d124      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004b5e:	69ba      	ldr	r2, [r7, #24]
 8004b60:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004b64:	4013      	ands	r3, r2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d035      	beq.n	8004bd6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004b6e:	69bb      	ldr	r3, [r7, #24]
 8004b70:	091b      	lsrs	r3, r3, #4
 8004b72:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004b74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	6a38      	ldr	r0, [r7, #32]
 8004b7e:	f004 fa2b 	bl	8008fd8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	691a      	ldr	r2, [r3, #16]
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	091b      	lsrs	r3, r3, #4
 8004b8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b8e:	441a      	add	r2, r3
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	6a1a      	ldr	r2, [r3, #32]
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	091b      	lsrs	r3, r3, #4
 8004b9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ba0:	441a      	add	r2, r3
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	621a      	str	r2, [r3, #32]
 8004ba6:	e016      	b.n	8004bd6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	0c5b      	lsrs	r3, r3, #17
 8004bac:	f003 030f 	and.w	r3, r3, #15
 8004bb0:	2b06      	cmp	r3, #6
 8004bb2:	d110      	bne.n	8004bd6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004bba:	2208      	movs	r2, #8
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	6a38      	ldr	r0, [r7, #32]
 8004bc0:	f004 fa0a 	bl	8008fd8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	6a1a      	ldr	r2, [r3, #32]
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	091b      	lsrs	r3, r3, #4
 8004bcc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004bd0:	441a      	add	r2, r3
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699a      	ldr	r2, [r3, #24]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f042 0210 	orr.w	r2, r2, #16
 8004be4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f004 fb88 	bl	8009300 <USB_ReadInterrupts>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bf6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004bfa:	f040 80a7 	bne.w	8004d4c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f004 fb8d 	bl	8009326 <USB_ReadDevAllOutEpInterrupt>
 8004c0c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004c0e:	e099      	b.n	8004d44 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 808e 	beq.w	8004d38 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	4611      	mov	r1, r2
 8004c26:	4618      	mov	r0, r3
 8004c28:	f004 fbb1 	bl	800938e <USB_ReadDevOutEPInterrupt>
 8004c2c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00c      	beq.n	8004c52 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3a:	015a      	lsls	r2, r3, #5
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	4413      	add	r3, r2
 8004c40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c44:	461a      	mov	r2, r3
 8004c46:	2301      	movs	r3, #1
 8004c48:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004c4a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f000 fec3 	bl	80059d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	f003 0308 	and.w	r3, r3, #8
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00c      	beq.n	8004c76 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5e:	015a      	lsls	r2, r3, #5
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	4413      	add	r3, r2
 8004c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c68:	461a      	mov	r2, r3
 8004c6a:	2308      	movs	r3, #8
 8004c6c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004c6e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 ff99 	bl	8005ba8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	015a      	lsls	r2, r3, #5
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	4413      	add	r3, r2
 8004c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	2310      	movs	r3, #16
 8004c90:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004c92:	693b      	ldr	r3, [r7, #16]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d030      	beq.n	8004cfe <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004c9c:	6a3b      	ldr	r3, [r7, #32]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ca4:	2b80      	cmp	r3, #128	; 0x80
 8004ca6:	d109      	bne.n	8004cbc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	69fa      	ldr	r2, [r7, #28]
 8004cb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004cba:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004cbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	4413      	add	r3, r2
 8004cce:	3304      	adds	r3, #4
 8004cd0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	78db      	ldrb	r3, [r3, #3]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d108      	bne.n	8004cec <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f006 ff40 	bl	800bb6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cee:	015a      	lsls	r2, r3, #5
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	4413      	add	r3, r2
 8004cf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	f003 0320 	and.w	r3, r3, #32
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	015a      	lsls	r2, r3, #5
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	4413      	add	r3, r2
 8004d10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d14:	461a      	mov	r2, r3
 8004d16:	2320      	movs	r3, #32
 8004d18:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d009      	beq.n	8004d38 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d30:	461a      	mov	r2, r3
 8004d32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d36:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d40:	085b      	lsrs	r3, r3, #1
 8004d42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f47f af62 	bne.w	8004c10 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4618      	mov	r0, r3
 8004d52:	f004 fad5 	bl	8009300 <USB_ReadInterrupts>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d5c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004d60:	f040 80db 	bne.w	8004f1a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f004 faf6 	bl	800935a <USB_ReadDevAllInEpInterrupt>
 8004d6e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004d74:	e0cd      	b.n	8004f12 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 80c2 	beq.w	8004f06 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d88:	b2d2      	uxtb	r2, r2
 8004d8a:	4611      	mov	r1, r2
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f004 fb1c 	bl	80093ca <USB_ReadDevInEPInterrupt>
 8004d92:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d057      	beq.n	8004e4e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	f003 030f 	and.w	r3, r3, #15
 8004da4:	2201      	movs	r2, #1
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004db2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	43db      	mvns	r3, r3
 8004db8:	69f9      	ldr	r1, [r7, #28]
 8004dba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dc4:	015a      	lsls	r2, r3, #5
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dce:	461a      	mov	r2, r3
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	691b      	ldr	r3, [r3, #16]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d132      	bne.n	8004e42 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de0:	4613      	mov	r3, r2
 8004de2:	00db      	lsls	r3, r3, #3
 8004de4:	4413      	add	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	440b      	add	r3, r1
 8004dea:	334c      	adds	r3, #76	; 0x4c
 8004dec:	6819      	ldr	r1, [r3, #0]
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004df2:	4613      	mov	r3, r2
 8004df4:	00db      	lsls	r3, r3, #3
 8004df6:	4413      	add	r3, r2
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4403      	add	r3, r0
 8004dfc:	3348      	adds	r3, #72	; 0x48
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4419      	add	r1, r3
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e06:	4613      	mov	r3, r2
 8004e08:	00db      	lsls	r3, r3, #3
 8004e0a:	4413      	add	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4403      	add	r3, r0
 8004e10:	334c      	adds	r3, #76	; 0x4c
 8004e12:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d113      	bne.n	8004e42 <HAL_PCD_IRQHandler+0x3a2>
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e1e:	4613      	mov	r3, r2
 8004e20:	00db      	lsls	r3, r3, #3
 8004e22:	4413      	add	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3354      	adds	r3, #84	; 0x54
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d108      	bne.n	8004e42 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6818      	ldr	r0, [r3, #0]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	2101      	movs	r1, #1
 8004e3e:	f004 fb23 	bl	8009488 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	b2db      	uxtb	r3, r3
 8004e46:	4619      	mov	r1, r3
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f006 fe14 	bl	800ba76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f003 0308 	and.w	r3, r3, #8
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d008      	beq.n	8004e6a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e64:	461a      	mov	r2, r3
 8004e66:	2308      	movs	r3, #8
 8004e68:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004e6a:	693b      	ldr	r3, [r7, #16]
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d008      	beq.n	8004e86 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e80:	461a      	mov	r2, r3
 8004e82:	2310      	movs	r3, #16
 8004e84:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d008      	beq.n	8004ea2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e92:	015a      	lsls	r2, r3, #5
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	4413      	add	r3, r2
 8004e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	2340      	movs	r3, #64	; 0x40
 8004ea0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d023      	beq.n	8004ef4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004eac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004eae:	6a38      	ldr	r0, [r7, #32]
 8004eb0:	f003 fa04 	bl	80082bc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	3338      	adds	r3, #56	; 0x38
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	78db      	ldrb	r3, [r3, #3]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d108      	bne.n	8004ee2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	4619      	mov	r1, r3
 8004edc:	6878      	ldr	r0, [r7, #4]
 8004ede:	f006 fe57 	bl	800bb90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	015a      	lsls	r2, r3, #5
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eee:	461a      	mov	r2, r3
 8004ef0:	2302      	movs	r3, #2
 8004ef2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004ef4:	693b      	ldr	r3, [r7, #16]
 8004ef6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004efe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 fcdb 	bl	80058bc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	3301      	adds	r3, #1
 8004f0a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	085b      	lsrs	r3, r3, #1
 8004f10:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	f47f af2e 	bne.w	8004d76 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f004 f9ee 	bl	8009300 <USB_ReadInterrupts>
 8004f24:	4603      	mov	r3, r0
 8004f26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f2e:	d122      	bne.n	8004f76 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	69fa      	ldr	r2, [r7, #28]
 8004f3a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f3e:	f023 0301 	bic.w	r3, r3, #1
 8004f42:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d108      	bne.n	8004f60 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004f56:	2100      	movs	r1, #0
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 fec3 	bl	8005ce4 <HAL_PCDEx_LPM_Callback>
 8004f5e:	e002      	b.n	8004f66 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f006 fdf5 	bl	800bb50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695a      	ldr	r2, [r3, #20]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	f004 f9c0 	bl	8009300 <USB_ReadInterrupts>
 8004f80:	4603      	mov	r3, r0
 8004f82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f8a:	d112      	bne.n	8004fb2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004f8c:	69fb      	ldr	r3, [r7, #28]
 8004f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d102      	bne.n	8004fa2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f006 fdb1 	bl	800bb04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695a      	ldr	r2, [r3, #20]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004fb0:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f004 f9a2 	bl	8009300 <USB_ReadInterrupts>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fc6:	f040 80b7 	bne.w	8005138 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	69fa      	ldr	r2, [r7, #28]
 8004fd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2110      	movs	r1, #16
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f003 f969 	bl	80082bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fea:	2300      	movs	r3, #0
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fee:	e046      	b.n	800507e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004ff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005002:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	4413      	add	r3, r2
 800500c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005014:	0151      	lsls	r1, r2, #5
 8005016:	69fa      	ldr	r2, [r7, #28]
 8005018:	440a      	add	r2, r1
 800501a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800501e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005022:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005026:	015a      	lsls	r2, r3, #5
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	4413      	add	r3, r2
 800502c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005030:	461a      	mov	r2, r3
 8005032:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005036:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800503a:	015a      	lsls	r2, r3, #5
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	4413      	add	r3, r2
 8005040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005048:	0151      	lsls	r1, r2, #5
 800504a:	69fa      	ldr	r2, [r7, #28]
 800504c:	440a      	add	r2, r1
 800504e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005052:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005056:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800505a:	015a      	lsls	r2, r3, #5
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	4413      	add	r3, r2
 8005060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005068:	0151      	lsls	r1, r2, #5
 800506a:	69fa      	ldr	r2, [r7, #28]
 800506c:	440a      	add	r2, r1
 800506e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005072:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005076:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800507a:	3301      	adds	r3, #1
 800507c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005084:	429a      	cmp	r2, r3
 8005086:	d3b3      	bcc.n	8004ff0 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800508e:	69db      	ldr	r3, [r3, #28]
 8005090:	69fa      	ldr	r2, [r7, #28]
 8005092:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005096:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800509a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d016      	beq.n	80050d2 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050ae:	69fa      	ldr	r2, [r7, #28]
 80050b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050b4:	f043 030b 	orr.w	r3, r3, #11
 80050b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050c4:	69fa      	ldr	r2, [r7, #28]
 80050c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050ca:	f043 030b 	orr.w	r3, r3, #11
 80050ce:	6453      	str	r3, [r2, #68]	; 0x44
 80050d0:	e015      	b.n	80050fe <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	69fa      	ldr	r2, [r7, #28]
 80050dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80050e4:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80050e8:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	69fa      	ldr	r2, [r7, #28]
 80050f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80050f8:	f043 030b 	orr.w	r3, r3, #11
 80050fc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	69fa      	ldr	r2, [r7, #28]
 8005108:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800510c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005110:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6818      	ldr	r0, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005122:	461a      	mov	r2, r3
 8005124:	f004 f9b0 	bl	8009488 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	695a      	ldr	r2, [r3, #20]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005136:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f004 f8df 	bl	8009300 <USB_ReadInterrupts>
 8005142:	4603      	mov	r3, r0
 8005144:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005148:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800514c:	d124      	bne.n	8005198 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4618      	mov	r0, r3
 8005154:	f004 f975 	bl	8009442 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4618      	mov	r0, r3
 800515e:	f003 f92a 	bl	80083b6 <USB_GetDevSpeed>
 8005162:	4603      	mov	r3, r0
 8005164:	461a      	mov	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681c      	ldr	r4, [r3, #0]
 800516e:	f001 f9e9 	bl	8006544 <HAL_RCC_GetHCLKFreq>
 8005172:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005178:	b2db      	uxtb	r3, r3
 800517a:	461a      	mov	r2, r3
 800517c:	4620      	mov	r0, r4
 800517e:	f002 fe29 	bl	8007dd4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f006 fc9f 	bl	800bac6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695a      	ldr	r2, [r3, #20]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005196:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4618      	mov	r0, r3
 800519e:	f004 f8af 	bl	8009300 <USB_ReadInterrupts>
 80051a2:	4603      	mov	r3, r0
 80051a4:	f003 0308 	and.w	r3, r3, #8
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d10a      	bne.n	80051c2 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f006 fc7c 	bl	800baaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	695a      	ldr	r2, [r3, #20]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f002 0208 	and.w	r2, r2, #8
 80051c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4618      	mov	r0, r3
 80051c8:	f004 f89a 	bl	8009300 <USB_ReadInterrupts>
 80051cc:	4603      	mov	r3, r0
 80051ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051d2:	2b80      	cmp	r3, #128	; 0x80
 80051d4:	d122      	bne.n	800521c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	699b      	ldr	r3, [r3, #24]
 80051da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051e2:	2301      	movs	r3, #1
 80051e4:	627b      	str	r3, [r7, #36]	; 0x24
 80051e6:	e014      	b.n	8005212 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80051e8:	6879      	ldr	r1, [r7, #4]
 80051ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051ec:	4613      	mov	r3, r2
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	4413      	add	r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	440b      	add	r3, r1
 80051f6:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d105      	bne.n	800520c <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005202:	b2db      	uxtb	r3, r3
 8005204:	4619      	mov	r1, r3
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fb27 	bl	800585a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800520c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520e:	3301      	adds	r3, #1
 8005210:	627b      	str	r3, [r7, #36]	; 0x24
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005218:	429a      	cmp	r2, r3
 800521a:	d3e5      	bcc.n	80051e8 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4618      	mov	r0, r3
 8005222:	f004 f86d 	bl	8009300 <USB_ReadInterrupts>
 8005226:	4603      	mov	r3, r0
 8005228:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800522c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005230:	d13b      	bne.n	80052aa <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005232:	2301      	movs	r3, #1
 8005234:	627b      	str	r3, [r7, #36]	; 0x24
 8005236:	e02b      	b.n	8005290 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	4413      	add	r3, r2
 8005240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800524c:	4613      	mov	r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	3340      	adds	r3, #64	; 0x40
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	2b01      	cmp	r3, #1
 800525c:	d115      	bne.n	800528a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800525e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005260:	2b00      	cmp	r3, #0
 8005262:	da12      	bge.n	800528a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005264:	6879      	ldr	r1, [r7, #4]
 8005266:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005268:	4613      	mov	r3, r2
 800526a:	00db      	lsls	r3, r3, #3
 800526c:	4413      	add	r3, r2
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	440b      	add	r3, r1
 8005272:	333f      	adds	r3, #63	; 0x3f
 8005274:	2201      	movs	r2, #1
 8005276:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527a:	b2db      	uxtb	r3, r3
 800527c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005280:	b2db      	uxtb	r3, r3
 8005282:	4619      	mov	r1, r3
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 fae8 	bl	800585a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800528a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800528c:	3301      	adds	r3, #1
 800528e:	627b      	str	r3, [r7, #36]	; 0x24
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005296:	429a      	cmp	r2, r3
 8005298:	d3ce      	bcc.n	8005238 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	695a      	ldr	r2, [r3, #20]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80052a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f004 f826 	bl	8009300 <USB_ReadInterrupts>
 80052b4:	4603      	mov	r3, r0
 80052b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052be:	d155      	bne.n	800536c <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052c0:	2301      	movs	r3, #1
 80052c2:	627b      	str	r3, [r7, #36]	; 0x24
 80052c4:	e045      	b.n	8005352 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80052c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c8:	015a      	lsls	r2, r3, #5
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	4413      	add	r3, r2
 80052ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052da:	4613      	mov	r3, r2
 80052dc:	00db      	lsls	r3, r3, #3
 80052de:	4413      	add	r3, r2
 80052e0:	009b      	lsls	r3, r3, #2
 80052e2:	440b      	add	r3, r1
 80052e4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d12e      	bne.n	800534c <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80052ee:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	da2b      	bge.n	800534c <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005300:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005304:	429a      	cmp	r2, r3
 8005306:	d121      	bne.n	800534c <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005308:	6879      	ldr	r1, [r7, #4]
 800530a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800530c:	4613      	mov	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4413      	add	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	440b      	add	r3, r1
 8005316:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800531a:	2201      	movs	r2, #1
 800531c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005326:	6a3b      	ldr	r3, [r7, #32]
 8005328:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800532a:	6a3b      	ldr	r3, [r7, #32]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10a      	bne.n	800534c <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005336:	69fb      	ldr	r3, [r7, #28]
 8005338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	69fa      	ldr	r2, [r7, #28]
 8005340:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005344:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005348:	6053      	str	r3, [r2, #4]
            break;
 800534a:	e007      	b.n	800535c <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800534c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534e:	3301      	adds	r3, #1
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005358:	429a      	cmp	r2, r3
 800535a:	d3b4      	bcc.n	80052c6 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695a      	ldr	r2, [r3, #20]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800536a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4618      	mov	r0, r3
 8005372:	f003 ffc5 	bl	8009300 <USB_ReadInterrupts>
 8005376:	4603      	mov	r3, r0
 8005378:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800537c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005380:	d10a      	bne.n	8005398 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f006 fc16 	bl	800bbb4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	695a      	ldr	r2, [r3, #20]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005396:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f003 ffaf 	bl	8009300 <USB_ReadInterrupts>
 80053a2:	4603      	mov	r3, r0
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d115      	bne.n	80053d8 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f006 fc06 	bl	800bbd0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6859      	ldr	r1, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	605a      	str	r2, [r3, #4]
 80053d4:	e000      	b.n	80053d8 <HAL_PCD_IRQHandler+0x938>
      return;
 80053d6:	bf00      	nop
    }
  }
}
 80053d8:	3734      	adds	r7, #52	; 0x34
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd90      	pop	{r4, r7, pc}

080053de <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b082      	sub	sp, #8
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
 80053e6:	460b      	mov	r3, r1
 80053e8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_PCD_SetAddress+0x1a>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e013      	b.n	8005420 <HAL_PCD_SetAddress+0x42>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	78fa      	ldrb	r2, [r7, #3]
 8005404:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	78fa      	ldrb	r2, [r7, #3]
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f003 ff0d 	bl	8009230 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3708      	adds	r7, #8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	4608      	mov	r0, r1
 8005432:	4611      	mov	r1, r2
 8005434:	461a      	mov	r2, r3
 8005436:	4603      	mov	r3, r0
 8005438:	70fb      	strb	r3, [r7, #3]
 800543a:	460b      	mov	r3, r1
 800543c:	803b      	strh	r3, [r7, #0]
 800543e:	4613      	mov	r3, r2
 8005440:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005446:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800544a:	2b00      	cmp	r3, #0
 800544c:	da0f      	bge.n	800546e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	f003 020f 	and.w	r2, r3, #15
 8005454:	4613      	mov	r3, r2
 8005456:	00db      	lsls	r3, r3, #3
 8005458:	4413      	add	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	3338      	adds	r3, #56	; 0x38
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	3304      	adds	r3, #4
 8005464:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2201      	movs	r2, #1
 800546a:	705a      	strb	r2, [r3, #1]
 800546c:	e00f      	b.n	800548e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800546e:	78fb      	ldrb	r3, [r7, #3]
 8005470:	f003 020f 	and.w	r2, r3, #15
 8005474:	4613      	mov	r3, r2
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	4413      	add	r3, r2
 8005484:	3304      	adds	r3, #4
 8005486:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800548e:	78fb      	ldrb	r3, [r7, #3]
 8005490:	f003 030f 	and.w	r3, r3, #15
 8005494:	b2da      	uxtb	r2, r3
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800549a:	883a      	ldrh	r2, [r7, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	78ba      	ldrb	r2, [r7, #2]
 80054a4:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	785b      	ldrb	r3, [r3, #1]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d004      	beq.n	80054b8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	781b      	ldrb	r3, [r3, #0]
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80054b8:	78bb      	ldrb	r3, [r7, #2]
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d102      	bne.n	80054c4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d101      	bne.n	80054d2 <HAL_PCD_EP_Open+0xaa>
 80054ce:	2302      	movs	r3, #2
 80054d0:	e00e      	b.n	80054f0 <HAL_PCD_EP_Open+0xc8>
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68f9      	ldr	r1, [r7, #12]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f002 ff8d 	bl	8008400 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80054ee:	7afb      	ldrb	r3, [r7, #11]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	460b      	mov	r3, r1
 8005502:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005504:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005508:	2b00      	cmp	r3, #0
 800550a:	da0f      	bge.n	800552c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800550c:	78fb      	ldrb	r3, [r7, #3]
 800550e:	f003 020f 	and.w	r2, r3, #15
 8005512:	4613      	mov	r3, r2
 8005514:	00db      	lsls	r3, r3, #3
 8005516:	4413      	add	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	3338      	adds	r3, #56	; 0x38
 800551c:	687a      	ldr	r2, [r7, #4]
 800551e:	4413      	add	r3, r2
 8005520:	3304      	adds	r3, #4
 8005522:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2201      	movs	r2, #1
 8005528:	705a      	strb	r2, [r3, #1]
 800552a:	e00f      	b.n	800554c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800552c:	78fb      	ldrb	r3, [r7, #3]
 800552e:	f003 020f 	and.w	r2, r3, #15
 8005532:	4613      	mov	r3, r2
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	4413      	add	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	4413      	add	r3, r2
 8005542:	3304      	adds	r3, #4
 8005544:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	f003 030f 	and.w	r3, r3, #15
 8005552:	b2da      	uxtb	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800555e:	2b01      	cmp	r3, #1
 8005560:	d101      	bne.n	8005566 <HAL_PCD_EP_Close+0x6e>
 8005562:	2302      	movs	r3, #2
 8005564:	e00e      	b.n	8005584 <HAL_PCD_EP_Close+0x8c>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68f9      	ldr	r1, [r7, #12]
 8005574:	4618      	mov	r0, r3
 8005576:	f002 ffcb 	bl	8008510 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	460b      	mov	r3, r1
 800559a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800559c:	7afb      	ldrb	r3, [r7, #11]
 800559e:	f003 020f 	and.w	r2, r3, #15
 80055a2:	4613      	mov	r3, r2
 80055a4:	00db      	lsls	r3, r3, #3
 80055a6:	4413      	add	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4413      	add	r3, r2
 80055b2:	3304      	adds	r3, #4
 80055b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2200      	movs	r2, #0
 80055c6:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	2200      	movs	r2, #0
 80055cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055ce:	7afb      	ldrb	r3, [r7, #11]
 80055d0:	f003 030f 	and.w	r3, r3, #15
 80055d4:	b2da      	uxtb	r2, r3
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d102      	bne.n	80055e8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80055e8:	7afb      	ldrb	r3, [r7, #11]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d109      	bne.n	8005606 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6818      	ldr	r0, [r3, #0]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	461a      	mov	r2, r3
 80055fe:	6979      	ldr	r1, [r7, #20]
 8005600:	f003 faaa 	bl	8008b58 <USB_EP0StartXfer>
 8005604:	e008      	b.n	8005618 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6818      	ldr	r0, [r3, #0]
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	b2db      	uxtb	r3, r3
 8005610:	461a      	mov	r2, r3
 8005612:	6979      	ldr	r1, [r7, #20]
 8005614:	f003 f858 	bl	80086c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3718      	adds	r7, #24
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005622:	b480      	push	{r7}
 8005624:	b083      	sub	sp, #12
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
 800562a:	460b      	mov	r3, r1
 800562c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800562e:	78fb      	ldrb	r3, [r7, #3]
 8005630:	f003 020f 	and.w	r2, r3, #15
 8005634:	6879      	ldr	r1, [r7, #4]
 8005636:	4613      	mov	r3, r2
 8005638:	00db      	lsls	r3, r3, #3
 800563a:	4413      	add	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	440b      	add	r3, r1
 8005640:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8005644:	681b      	ldr	r3, [r3, #0]
}
 8005646:	4618      	mov	r0, r3
 8005648:	370c      	adds	r7, #12
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
 800565e:	460b      	mov	r3, r1
 8005660:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005662:	7afb      	ldrb	r3, [r7, #11]
 8005664:	f003 020f 	and.w	r2, r3, #15
 8005668:	4613      	mov	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	4413      	add	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	3338      	adds	r3, #56	; 0x38
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4413      	add	r3, r2
 8005676:	3304      	adds	r3, #4
 8005678:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2200      	movs	r2, #0
 800568a:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2201      	movs	r2, #1
 8005690:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005692:	7afb      	ldrb	r3, [r7, #11]
 8005694:	f003 030f 	and.w	r3, r3, #15
 8005698:	b2da      	uxtb	r2, r3
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056ac:	7afb      	ldrb	r3, [r7, #11]
 80056ae:	f003 030f 	and.w	r3, r3, #15
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d109      	bne.n	80056ca <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6818      	ldr	r0, [r3, #0]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	6979      	ldr	r1, [r7, #20]
 80056c4:	f003 fa48 	bl	8008b58 <USB_EP0StartXfer>
 80056c8:	e008      	b.n	80056dc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	691b      	ldr	r3, [r3, #16]
 80056d2:	b2db      	uxtb	r3, r3
 80056d4:	461a      	mov	r2, r3
 80056d6:	6979      	ldr	r1, [r7, #20]
 80056d8:	f002 fff6 	bl	80086c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80056dc:	2300      	movs	r3, #0
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3718      	adds	r7, #24
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bd80      	pop	{r7, pc}

080056e6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056e6:	b580      	push	{r7, lr}
 80056e8:	b084      	sub	sp, #16
 80056ea:	af00      	add	r7, sp, #0
 80056ec:	6078      	str	r0, [r7, #4]
 80056ee:	460b      	mov	r3, r1
 80056f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80056f2:	78fb      	ldrb	r3, [r7, #3]
 80056f4:	f003 020f 	and.w	r2, r3, #15
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d901      	bls.n	8005704 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005700:	2301      	movs	r3, #1
 8005702:	e050      	b.n	80057a6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005704:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005708:	2b00      	cmp	r3, #0
 800570a:	da0f      	bge.n	800572c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	f003 020f 	and.w	r2, r3, #15
 8005712:	4613      	mov	r3, r2
 8005714:	00db      	lsls	r3, r3, #3
 8005716:	4413      	add	r3, r2
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	3338      	adds	r3, #56	; 0x38
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	4413      	add	r3, r2
 8005720:	3304      	adds	r3, #4
 8005722:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2201      	movs	r2, #1
 8005728:	705a      	strb	r2, [r3, #1]
 800572a:	e00d      	b.n	8005748 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800572c:	78fa      	ldrb	r2, [r7, #3]
 800572e:	4613      	mov	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	4413      	add	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	4413      	add	r3, r2
 800573e:	3304      	adds	r3, #4
 8005740:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	2201      	movs	r2, #1
 800574c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800574e:	78fb      	ldrb	r3, [r7, #3]
 8005750:	f003 030f 	and.w	r3, r3, #15
 8005754:	b2da      	uxtb	r2, r3
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_PCD_EP_SetStall+0x82>
 8005764:	2302      	movs	r3, #2
 8005766:	e01e      	b.n	80057a6 <HAL_PCD_EP_SetStall+0xc0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68f9      	ldr	r1, [r7, #12]
 8005776:	4618      	mov	r0, r3
 8005778:	f003 fc86 	bl	8009088 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800577c:	78fb      	ldrb	r3, [r7, #3]
 800577e:	f003 030f 	and.w	r3, r3, #15
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10a      	bne.n	800579c <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6818      	ldr	r0, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	b2d9      	uxtb	r1, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005796:	461a      	mov	r2, r3
 8005798:	f003 fe76 	bl	8009488 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80057a4:	2300      	movs	r3, #0
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3710      	adds	r7, #16
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b084      	sub	sp, #16
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	460b      	mov	r3, r1
 80057b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80057ba:	78fb      	ldrb	r3, [r7, #3]
 80057bc:	f003 020f 	and.w	r2, r3, #15
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d901      	bls.n	80057cc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e042      	b.n	8005852 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80057cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	da0f      	bge.n	80057f4 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057d4:	78fb      	ldrb	r3, [r7, #3]
 80057d6:	f003 020f 	and.w	r2, r3, #15
 80057da:	4613      	mov	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	4413      	add	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	3338      	adds	r3, #56	; 0x38
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	4413      	add	r3, r2
 80057e8:	3304      	adds	r3, #4
 80057ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2201      	movs	r2, #1
 80057f0:	705a      	strb	r2, [r3, #1]
 80057f2:	e00f      	b.n	8005814 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057f4:	78fb      	ldrb	r3, [r7, #3]
 80057f6:	f003 020f 	and.w	r2, r3, #15
 80057fa:	4613      	mov	r3, r2
 80057fc:	00db      	lsls	r3, r3, #3
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	4413      	add	r3, r2
 800580a:	3304      	adds	r3, #4
 800580c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2200      	movs	r2, #0
 8005812:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800581a:	78fb      	ldrb	r3, [r7, #3]
 800581c:	f003 030f 	and.w	r3, r3, #15
 8005820:	b2da      	uxtb	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800582c:	2b01      	cmp	r3, #1
 800582e:	d101      	bne.n	8005834 <HAL_PCD_EP_ClrStall+0x86>
 8005830:	2302      	movs	r3, #2
 8005832:	e00e      	b.n	8005852 <HAL_PCD_EP_ClrStall+0xa4>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68f9      	ldr	r1, [r7, #12]
 8005842:	4618      	mov	r0, r3
 8005844:	f003 fc8e 	bl	8009164 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3710      	adds	r7, #16
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b084      	sub	sp, #16
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
 8005862:	460b      	mov	r3, r1
 8005864:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005866:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800586a:	2b00      	cmp	r3, #0
 800586c:	da0c      	bge.n	8005888 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800586e:	78fb      	ldrb	r3, [r7, #3]
 8005870:	f003 020f 	and.w	r2, r3, #15
 8005874:	4613      	mov	r3, r2
 8005876:	00db      	lsls	r3, r3, #3
 8005878:	4413      	add	r3, r2
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	3338      	adds	r3, #56	; 0x38
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	4413      	add	r3, r2
 8005882:	3304      	adds	r3, #4
 8005884:	60fb      	str	r3, [r7, #12]
 8005886:	e00c      	b.n	80058a2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	f003 020f 	and.w	r2, r3, #15
 800588e:	4613      	mov	r3, r2
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4413      	add	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	4413      	add	r3, r2
 800589e:	3304      	adds	r3, #4
 80058a0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	68f9      	ldr	r1, [r7, #12]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f003 faad 	bl	8008e08 <USB_EPStopXfer>
 80058ae:	4603      	mov	r3, r0
 80058b0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80058b2:	7afb      	ldrb	r3, [r7, #11]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08a      	sub	sp, #40	; 0x28
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80058d0:	683a      	ldr	r2, [r7, #0]
 80058d2:	4613      	mov	r3, r2
 80058d4:	00db      	lsls	r3, r3, #3
 80058d6:	4413      	add	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	3338      	adds	r3, #56	; 0x38
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	4413      	add	r3, r2
 80058e0:	3304      	adds	r3, #4
 80058e2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6a1a      	ldr	r2, [r3, #32]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d901      	bls.n	80058f4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e06c      	b.n	80059ce <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	699a      	ldr	r2, [r3, #24]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6a1b      	ldr	r3, [r3, #32]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	69fa      	ldr	r2, [r7, #28]
 8005906:	429a      	cmp	r2, r3
 8005908:	d902      	bls.n	8005910 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	3303      	adds	r3, #3
 8005914:	089b      	lsrs	r3, r3, #2
 8005916:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005918:	e02b      	b.n	8005972 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6a1b      	ldr	r3, [r3, #32]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	429a      	cmp	r2, r3
 800592e:	d902      	bls.n	8005936 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	3303      	adds	r3, #3
 800593a:	089b      	lsrs	r3, r3, #2
 800593c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6919      	ldr	r1, [r3, #16]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	b2da      	uxtb	r2, r3
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800594e:	b2db      	uxtb	r3, r3
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	4603      	mov	r3, r0
 8005954:	6978      	ldr	r0, [r7, #20]
 8005956:	f003 fb01 	bl	8008f5c <USB_WritePacket>

    ep->xfer_buff  += len;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	691a      	ldr	r2, [r3, #16]
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	441a      	add	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a1a      	ldr	r2, [r3, #32]
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	441a      	add	r2, r3
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	015a      	lsls	r2, r3, #5
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	4413      	add	r3, r2
 800597a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	b29b      	uxth	r3, r3
 8005982:	69ba      	ldr	r2, [r7, #24]
 8005984:	429a      	cmp	r2, r3
 8005986:	d809      	bhi.n	800599c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6a1a      	ldr	r2, [r3, #32]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005990:	429a      	cmp	r2, r3
 8005992:	d203      	bcs.n	800599c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d1be      	bne.n	800591a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	699a      	ldr	r2, [r3, #24]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6a1b      	ldr	r3, [r3, #32]
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d811      	bhi.n	80059cc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	2201      	movs	r2, #1
 80059b0:	fa02 f303 	lsl.w	r3, r2, r3
 80059b4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	43db      	mvns	r3, r3
 80059c2:	6939      	ldr	r1, [r7, #16]
 80059c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059c8:	4013      	ands	r3, r2
 80059ca:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3720      	adds	r7, #32
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b088      	sub	sp, #32
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	333c      	adds	r3, #60	; 0x3c
 80059f0:	3304      	adds	r3, #4
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	015a      	lsls	r2, r3, #5
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	4413      	add	r3, r2
 80059fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d17b      	bne.n	8005b06 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	f003 0308 	and.w	r3, r3, #8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d015      	beq.n	8005a44 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	4a61      	ldr	r2, [pc, #388]	; (8005ba0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	f240 80b9 	bls.w	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	f000 80b3 	beq.w	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	4413      	add	r3, r2
 8005a36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a40:	6093      	str	r3, [r2, #8]
 8005a42:	e0a7      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f003 0320 	and.w	r3, r3, #32
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d009      	beq.n	8005a62 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2320      	movs	r3, #32
 8005a5e:	6093      	str	r3, [r2, #8]
 8005a60:	e098      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005a62:	693b      	ldr	r3, [r7, #16]
 8005a64:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	f040 8093 	bne.w	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	4a4b      	ldr	r2, [pc, #300]	; (8005ba0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d90f      	bls.n	8005a96 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00a      	beq.n	8005a96 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a92:	6093      	str	r3, [r2, #8]
 8005a94:	e07e      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	00db      	lsls	r3, r3, #3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	009b      	lsls	r3, r3, #2
 8005aa0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	69da      	ldr	r2, [r3, #28]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	0159      	lsls	r1, r3, #5
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	440b      	add	r3, r1
 8005ab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ac2:	1ad2      	subs	r2, r2, r3
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d114      	bne.n	8005af8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	699b      	ldr	r3, [r3, #24]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d109      	bne.n	8005aea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6818      	ldr	r0, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	f003 fcd0 	bl	8009488 <USB_EP0_OutStart>
 8005ae8:	e006      	b.n	8005af8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	691a      	ldr	r2, [r3, #16]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	441a      	add	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	4619      	mov	r1, r3
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f005 ff9e 	bl	800ba40 <HAL_PCD_DataOutStageCallback>
 8005b04:	e046      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	4a26      	ldr	r2, [pc, #152]	; (8005ba4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d124      	bne.n	8005b58 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00a      	beq.n	8005b2e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	69bb      	ldr	r3, [r7, #24]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b24:	461a      	mov	r2, r3
 8005b26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b2a:	6093      	str	r3, [r2, #8]
 8005b2c:	e032      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	f003 0320 	and.w	r3, r3, #32
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	015a      	lsls	r2, r3, #5
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	4413      	add	r3, r2
 8005b40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b44:	461a      	mov	r2, r3
 8005b46:	2320      	movs	r3, #32
 8005b48:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	4619      	mov	r1, r3
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f005 ff75 	bl	800ba40 <HAL_PCD_DataOutStageCallback>
 8005b56:	e01d      	b.n	8005b94 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d114      	bne.n	8005b88 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005b5e:	6879      	ldr	r1, [r7, #4]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	4613      	mov	r3, r2
 8005b64:	00db      	lsls	r3, r3, #3
 8005b66:	4413      	add	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	440b      	add	r3, r1
 8005b6c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d108      	bne.n	8005b88 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6818      	ldr	r0, [r3, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005b80:	461a      	mov	r2, r3
 8005b82:	2100      	movs	r1, #0
 8005b84:	f003 fc80 	bl	8009488 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f005 ff56 	bl	800ba40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3720      	adds	r7, #32
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	4f54300a 	.word	0x4f54300a
 8005ba4:	4f54310a 	.word	0x4f54310a

08005ba8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	333c      	adds	r3, #60	; 0x3c
 8005bc0:	3304      	adds	r3, #4
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4a15      	ldr	r2, [pc, #84]	; (8005c30 <PCD_EP_OutSetupPacket_int+0x88>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d90e      	bls.n	8005bfc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d009      	beq.n	8005bfc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005bfa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f005 ff0d 	bl	800ba1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	4a0a      	ldr	r2, [pc, #40]	; (8005c30 <PCD_EP_OutSetupPacket_int+0x88>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d90c      	bls.n	8005c24 <PCD_EP_OutSetupPacket_int+0x7c>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b01      	cmp	r3, #1
 8005c10:	d108      	bne.n	8005c24 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6818      	ldr	r0, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	2101      	movs	r1, #1
 8005c20:	f003 fc32 	bl	8009488 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005c24:	2300      	movs	r3, #0
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3718      	adds	r7, #24
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	4f54300a 	.word	0x4f54300a

08005c34 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b085      	sub	sp, #20
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	70fb      	strb	r3, [r7, #3]
 8005c40:	4613      	mov	r3, r2
 8005c42:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d107      	bne.n	8005c62 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005c52:	883b      	ldrh	r3, [r7, #0]
 8005c54:	0419      	lsls	r1, r3, #16
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c60:	e028      	b.n	8005cb4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c68:	0c1b      	lsrs	r3, r3, #16
 8005c6a:	68ba      	ldr	r2, [r7, #8]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c70:	2300      	movs	r3, #0
 8005c72:	73fb      	strb	r3, [r7, #15]
 8005c74:	e00d      	b.n	8005c92 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	7bfb      	ldrb	r3, [r7, #15]
 8005c7c:	3340      	adds	r3, #64	; 0x40
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4413      	add	r3, r2
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	0c1b      	lsrs	r3, r3, #16
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	4413      	add	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005c8c:	7bfb      	ldrb	r3, [r7, #15]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	73fb      	strb	r3, [r7, #15]
 8005c92:	7bfa      	ldrb	r2, [r7, #15]
 8005c94:	78fb      	ldrb	r3, [r7, #3]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d3ec      	bcc.n	8005c76 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005c9c:	883b      	ldrh	r3, [r7, #0]
 8005c9e:	0418      	lsls	r0, r3, #16
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6819      	ldr	r1, [r3, #0]
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	4302      	orrs	r2, r0
 8005cac:	3340      	adds	r3, #64	; 0x40
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3714      	adds	r7, #20
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
 8005cca:	460b      	mov	r3, r1
 8005ccc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	887a      	ldrh	r2, [r7, #2]
 8005cd4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	460b      	mov	r3, r1
 8005cee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e267      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d075      	beq.n	8005e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d1a:	4b88      	ldr	r3, [pc, #544]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 030c 	and.w	r3, r3, #12
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d00c      	beq.n	8005d40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d26:	4b85      	ldr	r3, [pc, #532]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d112      	bne.n	8005d58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d32:	4b82      	ldr	r3, [pc, #520]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d3e:	d10b      	bne.n	8005d58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d40:	4b7e      	ldr	r3, [pc, #504]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d05b      	beq.n	8005e04 <HAL_RCC_OscConfig+0x108>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d157      	bne.n	8005e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e242      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d60:	d106      	bne.n	8005d70 <HAL_RCC_OscConfig+0x74>
 8005d62:	4b76      	ldr	r3, [pc, #472]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a75      	ldr	r2, [pc, #468]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d6c:	6013      	str	r3, [r2, #0]
 8005d6e:	e01d      	b.n	8005dac <HAL_RCC_OscConfig+0xb0>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d78:	d10c      	bne.n	8005d94 <HAL_RCC_OscConfig+0x98>
 8005d7a:	4b70      	ldr	r3, [pc, #448]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a6f      	ldr	r2, [pc, #444]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	4b6d      	ldr	r3, [pc, #436]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a6c      	ldr	r2, [pc, #432]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	e00b      	b.n	8005dac <HAL_RCC_OscConfig+0xb0>
 8005d94:	4b69      	ldr	r3, [pc, #420]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a68      	ldr	r2, [pc, #416]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	4b66      	ldr	r3, [pc, #408]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a65      	ldr	r2, [pc, #404]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d013      	beq.n	8005ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db4:	f7fd faac 	bl	8003310 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dbc:	f7fd faa8 	bl	8003310 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b64      	cmp	r3, #100	; 0x64
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e207      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	4b5b      	ldr	r3, [pc, #364]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d0f0      	beq.n	8005dbc <HAL_RCC_OscConfig+0xc0>
 8005dda:	e014      	b.n	8005e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ddc:	f7fd fa98 	bl	8003310 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005de4:	f7fd fa94 	bl	8003310 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	; 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e1f3      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005df6:	4b51      	ldr	r3, [pc, #324]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0xe8>
 8005e02:	e000      	b.n	8005e06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d063      	beq.n	8005eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e12:	4b4a      	ldr	r3, [pc, #296]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f003 030c 	and.w	r3, r3, #12
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00b      	beq.n	8005e36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e1e:	4b47      	ldr	r3, [pc, #284]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e26:	2b08      	cmp	r3, #8
 8005e28:	d11c      	bne.n	8005e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e2a:	4b44      	ldr	r3, [pc, #272]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d116      	bne.n	8005e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e36:	4b41      	ldr	r3, [pc, #260]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d005      	beq.n	8005e4e <HAL_RCC_OscConfig+0x152>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d001      	beq.n	8005e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e1c7      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e4e:	4b3b      	ldr	r3, [pc, #236]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4937      	ldr	r1, [pc, #220]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e62:	e03a      	b.n	8005eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d020      	beq.n	8005eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e6c:	4b34      	ldr	r3, [pc, #208]	; (8005f40 <HAL_RCC_OscConfig+0x244>)
 8005e6e:	2201      	movs	r2, #1
 8005e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e72:	f7fd fa4d 	bl	8003310 <HAL_GetTick>
 8005e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e78:	e008      	b.n	8005e8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e7a:	f7fd fa49 	bl	8003310 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d901      	bls.n	8005e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e1a8      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8c:	4b2b      	ldr	r3, [pc, #172]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0302 	and.w	r3, r3, #2
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0f0      	beq.n	8005e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e98:	4b28      	ldr	r3, [pc, #160]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	4925      	ldr	r1, [pc, #148]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	600b      	str	r3, [r1, #0]
 8005eac:	e015      	b.n	8005eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005eae:	4b24      	ldr	r3, [pc, #144]	; (8005f40 <HAL_RCC_OscConfig+0x244>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb4:	f7fd fa2c 	bl	8003310 <HAL_GetTick>
 8005eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ebc:	f7fd fa28 	bl	8003310 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e187      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ece:	4b1b      	ldr	r3, [pc, #108]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d036      	beq.n	8005f54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d016      	beq.n	8005f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eee:	4b15      	ldr	r3, [pc, #84]	; (8005f44 <HAL_RCC_OscConfig+0x248>)
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef4:	f7fd fa0c 	bl	8003310 <HAL_GetTick>
 8005ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005efc:	f7fd fa08 	bl	8003310 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e167      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0e:	4b0b      	ldr	r3, [pc, #44]	; (8005f3c <HAL_RCC_OscConfig+0x240>)
 8005f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d0f0      	beq.n	8005efc <HAL_RCC_OscConfig+0x200>
 8005f1a:	e01b      	b.n	8005f54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f1c:	4b09      	ldr	r3, [pc, #36]	; (8005f44 <HAL_RCC_OscConfig+0x248>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f22:	f7fd f9f5 	bl	8003310 <HAL_GetTick>
 8005f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f28:	e00e      	b.n	8005f48 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f2a:	f7fd f9f1 	bl	8003310 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d907      	bls.n	8005f48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e150      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
 8005f3c:	40023800 	.word	0x40023800
 8005f40:	42470000 	.word	0x42470000
 8005f44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f48:	4b88      	ldr	r3, [pc, #544]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005f4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f4c:	f003 0302 	and.w	r3, r3, #2
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1ea      	bne.n	8005f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0304 	and.w	r3, r3, #4
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	f000 8097 	beq.w	8006090 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f62:	2300      	movs	r3, #0
 8005f64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f66:	4b81      	ldr	r3, [pc, #516]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d10f      	bne.n	8005f92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f72:	2300      	movs	r3, #0
 8005f74:	60bb      	str	r3, [r7, #8]
 8005f76:	4b7d      	ldr	r3, [pc, #500]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	4a7c      	ldr	r2, [pc, #496]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f80:	6413      	str	r3, [r2, #64]	; 0x40
 8005f82:	4b7a      	ldr	r3, [pc, #488]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f8a:	60bb      	str	r3, [r7, #8]
 8005f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f92:	4b77      	ldr	r3, [pc, #476]	; (8006170 <HAL_RCC_OscConfig+0x474>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d118      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f9e:	4b74      	ldr	r3, [pc, #464]	; (8006170 <HAL_RCC_OscConfig+0x474>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a73      	ldr	r2, [pc, #460]	; (8006170 <HAL_RCC_OscConfig+0x474>)
 8005fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005faa:	f7fd f9b1 	bl	8003310 <HAL_GetTick>
 8005fae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fb0:	e008      	b.n	8005fc4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fb2:	f7fd f9ad 	bl	8003310 <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e10c      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fc4:	4b6a      	ldr	r3, [pc, #424]	; (8006170 <HAL_RCC_OscConfig+0x474>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d0f0      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d106      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x2ea>
 8005fd8:	4b64      	ldr	r3, [pc, #400]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fdc:	4a63      	ldr	r2, [pc, #396]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005fde:	f043 0301 	orr.w	r3, r3, #1
 8005fe2:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe4:	e01c      	b.n	8006020 <HAL_RCC_OscConfig+0x324>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	2b05      	cmp	r3, #5
 8005fec:	d10c      	bne.n	8006008 <HAL_RCC_OscConfig+0x30c>
 8005fee:	4b5f      	ldr	r3, [pc, #380]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff2:	4a5e      	ldr	r2, [pc, #376]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005ff4:	f043 0304 	orr.w	r3, r3, #4
 8005ff8:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffa:	4b5c      	ldr	r3, [pc, #368]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8005ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffe:	4a5b      	ldr	r2, [pc, #364]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006000:	f043 0301 	orr.w	r3, r3, #1
 8006004:	6713      	str	r3, [r2, #112]	; 0x70
 8006006:	e00b      	b.n	8006020 <HAL_RCC_OscConfig+0x324>
 8006008:	4b58      	ldr	r3, [pc, #352]	; (800616c <HAL_RCC_OscConfig+0x470>)
 800600a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600c:	4a57      	ldr	r2, [pc, #348]	; (800616c <HAL_RCC_OscConfig+0x470>)
 800600e:	f023 0301 	bic.w	r3, r3, #1
 8006012:	6713      	str	r3, [r2, #112]	; 0x70
 8006014:	4b55      	ldr	r3, [pc, #340]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006018:	4a54      	ldr	r2, [pc, #336]	; (800616c <HAL_RCC_OscConfig+0x470>)
 800601a:	f023 0304 	bic.w	r3, r3, #4
 800601e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d015      	beq.n	8006054 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006028:	f7fd f972 	bl	8003310 <HAL_GetTick>
 800602c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800602e:	e00a      	b.n	8006046 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006030:	f7fd f96e 	bl	8003310 <HAL_GetTick>
 8006034:	4602      	mov	r2, r0
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	f241 3288 	movw	r2, #5000	; 0x1388
 800603e:	4293      	cmp	r3, r2
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e0cb      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006046:	4b49      	ldr	r3, [pc, #292]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0ee      	beq.n	8006030 <HAL_RCC_OscConfig+0x334>
 8006052:	e014      	b.n	800607e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006054:	f7fd f95c 	bl	8003310 <HAL_GetTick>
 8006058:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800605a:	e00a      	b.n	8006072 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800605c:	f7fd f958 	bl	8003310 <HAL_GetTick>
 8006060:	4602      	mov	r2, r0
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	1ad3      	subs	r3, r2, r3
 8006066:	f241 3288 	movw	r2, #5000	; 0x1388
 800606a:	4293      	cmp	r3, r2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e0b5      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006072:	4b3e      	ldr	r3, [pc, #248]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1ee      	bne.n	800605c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800607e:	7dfb      	ldrb	r3, [r7, #23]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d105      	bne.n	8006090 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006084:	4b39      	ldr	r3, [pc, #228]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006088:	4a38      	ldr	r2, [pc, #224]	; (800616c <HAL_RCC_OscConfig+0x470>)
 800608a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800608e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	699b      	ldr	r3, [r3, #24]
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 80a1 	beq.w	80061dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800609a:	4b34      	ldr	r3, [pc, #208]	; (800616c <HAL_RCC_OscConfig+0x470>)
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 030c 	and.w	r3, r3, #12
 80060a2:	2b08      	cmp	r3, #8
 80060a4:	d05c      	beq.n	8006160 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	699b      	ldr	r3, [r3, #24]
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d141      	bne.n	8006132 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ae:	4b31      	ldr	r3, [pc, #196]	; (8006174 <HAL_RCC_OscConfig+0x478>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060b4:	f7fd f92c 	bl	8003310 <HAL_GetTick>
 80060b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ba:	e008      	b.n	80060ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060bc:	f7fd f928 	bl	8003310 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e087      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ce:	4b27      	ldr	r3, [pc, #156]	; (800616c <HAL_RCC_OscConfig+0x470>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1f0      	bne.n	80060bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	69da      	ldr	r2, [r3, #28]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a1b      	ldr	r3, [r3, #32]
 80060e2:	431a      	orrs	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e8:	019b      	lsls	r3, r3, #6
 80060ea:	431a      	orrs	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f0:	085b      	lsrs	r3, r3, #1
 80060f2:	3b01      	subs	r3, #1
 80060f4:	041b      	lsls	r3, r3, #16
 80060f6:	431a      	orrs	r2, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060fc:	061b      	lsls	r3, r3, #24
 80060fe:	491b      	ldr	r1, [pc, #108]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006100:	4313      	orrs	r3, r2
 8006102:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006104:	4b1b      	ldr	r3, [pc, #108]	; (8006174 <HAL_RCC_OscConfig+0x478>)
 8006106:	2201      	movs	r2, #1
 8006108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800610a:	f7fd f901 	bl	8003310 <HAL_GetTick>
 800610e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006110:	e008      	b.n	8006124 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006112:	f7fd f8fd 	bl	8003310 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d901      	bls.n	8006124 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006120:	2303      	movs	r3, #3
 8006122:	e05c      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006124:	4b11      	ldr	r3, [pc, #68]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800612c:	2b00      	cmp	r3, #0
 800612e:	d0f0      	beq.n	8006112 <HAL_RCC_OscConfig+0x416>
 8006130:	e054      	b.n	80061dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006132:	4b10      	ldr	r3, [pc, #64]	; (8006174 <HAL_RCC_OscConfig+0x478>)
 8006134:	2200      	movs	r2, #0
 8006136:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006138:	f7fd f8ea 	bl	8003310 <HAL_GetTick>
 800613c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800613e:	e008      	b.n	8006152 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006140:	f7fd f8e6 	bl	8003310 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e045      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006152:	4b06      	ldr	r3, [pc, #24]	; (800616c <HAL_RCC_OscConfig+0x470>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1f0      	bne.n	8006140 <HAL_RCC_OscConfig+0x444>
 800615e:	e03d      	b.n	80061dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d107      	bne.n	8006178 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	e038      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
 800616c:	40023800 	.word	0x40023800
 8006170:	40007000 	.word	0x40007000
 8006174:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006178:	4b1b      	ldr	r3, [pc, #108]	; (80061e8 <HAL_RCC_OscConfig+0x4ec>)
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	699b      	ldr	r3, [r3, #24]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d028      	beq.n	80061d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006190:	429a      	cmp	r2, r3
 8006192:	d121      	bne.n	80061d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800619e:	429a      	cmp	r2, r3
 80061a0:	d11a      	bne.n	80061d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061a2:	68fa      	ldr	r2, [r7, #12]
 80061a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061a8:	4013      	ands	r3, r2
 80061aa:	687a      	ldr	r2, [r7, #4]
 80061ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d111      	bne.n	80061d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061be:	085b      	lsrs	r3, r3, #1
 80061c0:	3b01      	subs	r3, #1
 80061c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d107      	bne.n	80061d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d001      	beq.n	80061dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e000      	b.n	80061de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3718      	adds	r7, #24
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	40023800 	.word	0x40023800

080061ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d101      	bne.n	8006200 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e0cc      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006200:	4b68      	ldr	r3, [pc, #416]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0307 	and.w	r3, r3, #7
 8006208:	683a      	ldr	r2, [r7, #0]
 800620a:	429a      	cmp	r2, r3
 800620c:	d90c      	bls.n	8006228 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800620e:	4b65      	ldr	r3, [pc, #404]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006210:	683a      	ldr	r2, [r7, #0]
 8006212:	b2d2      	uxtb	r2, r2
 8006214:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006216:	4b63      	ldr	r3, [pc, #396]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0307 	and.w	r3, r3, #7
 800621e:	683a      	ldr	r2, [r7, #0]
 8006220:	429a      	cmp	r2, r3
 8006222:	d001      	beq.n	8006228 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e0b8      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0302 	and.w	r3, r3, #2
 8006230:	2b00      	cmp	r3, #0
 8006232:	d020      	beq.n	8006276 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0304 	and.w	r3, r3, #4
 800623c:	2b00      	cmp	r3, #0
 800623e:	d005      	beq.n	800624c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006240:	4b59      	ldr	r3, [pc, #356]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	4a58      	ldr	r2, [pc, #352]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006246:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800624a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0308 	and.w	r3, r3, #8
 8006254:	2b00      	cmp	r3, #0
 8006256:	d005      	beq.n	8006264 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006258:	4b53      	ldr	r3, [pc, #332]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	4a52      	ldr	r2, [pc, #328]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800625e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006262:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006264:	4b50      	ldr	r3, [pc, #320]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	494d      	ldr	r1, [pc, #308]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006272:	4313      	orrs	r3, r2
 8006274:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d044      	beq.n	800630c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d107      	bne.n	800629a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800628a:	4b47      	ldr	r3, [pc, #284]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d119      	bne.n	80062ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e07f      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d003      	beq.n	80062aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062a6:	2b03      	cmp	r3, #3
 80062a8:	d107      	bne.n	80062ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062aa:	4b3f      	ldr	r3, [pc, #252]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d109      	bne.n	80062ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e06f      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062ba:	4b3b      	ldr	r3, [pc, #236]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f003 0302 	and.w	r3, r3, #2
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e067      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062ca:	4b37      	ldr	r3, [pc, #220]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 80062cc:	689b      	ldr	r3, [r3, #8]
 80062ce:	f023 0203 	bic.w	r2, r3, #3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	4934      	ldr	r1, [pc, #208]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062dc:	f7fd f818 	bl	8003310 <HAL_GetTick>
 80062e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e2:	e00a      	b.n	80062fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e4:	f7fd f814 	bl	8003310 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d901      	bls.n	80062fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e04f      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fa:	4b2b      	ldr	r3, [pc, #172]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f003 020c 	and.w	r2, r3, #12
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	429a      	cmp	r2, r3
 800630a:	d1eb      	bne.n	80062e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800630c:	4b25      	ldr	r3, [pc, #148]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0307 	and.w	r3, r3, #7
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	429a      	cmp	r2, r3
 8006318:	d20c      	bcs.n	8006334 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631a:	4b22      	ldr	r3, [pc, #136]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 800631c:	683a      	ldr	r2, [r7, #0]
 800631e:	b2d2      	uxtb	r2, r2
 8006320:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006322:	4b20      	ldr	r3, [pc, #128]	; (80063a4 <HAL_RCC_ClockConfig+0x1b8>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0307 	and.w	r3, r3, #7
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	429a      	cmp	r2, r3
 800632e:	d001      	beq.n	8006334 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006330:	2301      	movs	r3, #1
 8006332:	e032      	b.n	800639a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 0304 	and.w	r3, r3, #4
 800633c:	2b00      	cmp	r3, #0
 800633e:	d008      	beq.n	8006352 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006340:	4b19      	ldr	r3, [pc, #100]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	4916      	ldr	r1, [pc, #88]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	4313      	orrs	r3, r2
 8006350:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0308 	and.w	r3, r3, #8
 800635a:	2b00      	cmp	r3, #0
 800635c:	d009      	beq.n	8006372 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800635e:	4b12      	ldr	r3, [pc, #72]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	00db      	lsls	r3, r3, #3
 800636c:	490e      	ldr	r1, [pc, #56]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800636e:	4313      	orrs	r3, r2
 8006370:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006372:	f000 f821 	bl	80063b8 <HAL_RCC_GetSysClockFreq>
 8006376:	4602      	mov	r2, r0
 8006378:	4b0b      	ldr	r3, [pc, #44]	; (80063a8 <HAL_RCC_ClockConfig+0x1bc>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	091b      	lsrs	r3, r3, #4
 800637e:	f003 030f 	and.w	r3, r3, #15
 8006382:	490a      	ldr	r1, [pc, #40]	; (80063ac <HAL_RCC_ClockConfig+0x1c0>)
 8006384:	5ccb      	ldrb	r3, [r1, r3]
 8006386:	fa22 f303 	lsr.w	r3, r2, r3
 800638a:	4a09      	ldr	r2, [pc, #36]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 800638c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800638e:	4b09      	ldr	r3, [pc, #36]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4618      	mov	r0, r3
 8006394:	f7fb fd54 	bl	8001e40 <HAL_InitTick>

  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3710      	adds	r7, #16
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	40023c00 	.word	0x40023c00
 80063a8:	40023800 	.word	0x40023800
 80063ac:	080147ac 	.word	0x080147ac
 80063b0:	20000010 	.word	0x20000010
 80063b4:	20000014 	.word	0x20000014

080063b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063bc:	b090      	sub	sp, #64	; 0x40
 80063be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	637b      	str	r3, [r7, #52]	; 0x34
 80063c4:	2300      	movs	r3, #0
 80063c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063c8:	2300      	movs	r3, #0
 80063ca:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80063cc:	2300      	movs	r3, #0
 80063ce:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063d0:	4b59      	ldr	r3, [pc, #356]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 80063d2:	689b      	ldr	r3, [r3, #8]
 80063d4:	f003 030c 	and.w	r3, r3, #12
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d00d      	beq.n	80063f8 <HAL_RCC_GetSysClockFreq+0x40>
 80063dc:	2b08      	cmp	r3, #8
 80063de:	f200 80a1 	bhi.w	8006524 <HAL_RCC_GetSysClockFreq+0x16c>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d002      	beq.n	80063ec <HAL_RCC_GetSysClockFreq+0x34>
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	d003      	beq.n	80063f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80063ea:	e09b      	b.n	8006524 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063ec:	4b53      	ldr	r3, [pc, #332]	; (800653c <HAL_RCC_GetSysClockFreq+0x184>)
 80063ee:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80063f0:	e09b      	b.n	800652a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063f2:	4b53      	ldr	r3, [pc, #332]	; (8006540 <HAL_RCC_GetSysClockFreq+0x188>)
 80063f4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80063f6:	e098      	b.n	800652a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063f8:	4b4f      	ldr	r3, [pc, #316]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006400:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006402:	4b4d      	ldr	r3, [pc, #308]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800640a:	2b00      	cmp	r3, #0
 800640c:	d028      	beq.n	8006460 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800640e:	4b4a      	ldr	r3, [pc, #296]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	099b      	lsrs	r3, r3, #6
 8006414:	2200      	movs	r2, #0
 8006416:	623b      	str	r3, [r7, #32]
 8006418:	627a      	str	r2, [r7, #36]	; 0x24
 800641a:	6a3b      	ldr	r3, [r7, #32]
 800641c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006420:	2100      	movs	r1, #0
 8006422:	4b47      	ldr	r3, [pc, #284]	; (8006540 <HAL_RCC_GetSysClockFreq+0x188>)
 8006424:	fb03 f201 	mul.w	r2, r3, r1
 8006428:	2300      	movs	r3, #0
 800642a:	fb00 f303 	mul.w	r3, r0, r3
 800642e:	4413      	add	r3, r2
 8006430:	4a43      	ldr	r2, [pc, #268]	; (8006540 <HAL_RCC_GetSysClockFreq+0x188>)
 8006432:	fba0 1202 	umull	r1, r2, r0, r2
 8006436:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006438:	460a      	mov	r2, r1
 800643a:	62ba      	str	r2, [r7, #40]	; 0x28
 800643c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800643e:	4413      	add	r3, r2
 8006440:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006444:	2200      	movs	r2, #0
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	61fa      	str	r2, [r7, #28]
 800644a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800644e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006452:	f7fa fc21 	bl	8000c98 <__aeabi_uldivmod>
 8006456:	4602      	mov	r2, r0
 8006458:	460b      	mov	r3, r1
 800645a:	4613      	mov	r3, r2
 800645c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800645e:	e053      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006460:	4b35      	ldr	r3, [pc, #212]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	099b      	lsrs	r3, r3, #6
 8006466:	2200      	movs	r2, #0
 8006468:	613b      	str	r3, [r7, #16]
 800646a:	617a      	str	r2, [r7, #20]
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006472:	f04f 0b00 	mov.w	fp, #0
 8006476:	4652      	mov	r2, sl
 8006478:	465b      	mov	r3, fp
 800647a:	f04f 0000 	mov.w	r0, #0
 800647e:	f04f 0100 	mov.w	r1, #0
 8006482:	0159      	lsls	r1, r3, #5
 8006484:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006488:	0150      	lsls	r0, r2, #5
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	ebb2 080a 	subs.w	r8, r2, sl
 8006492:	eb63 090b 	sbc.w	r9, r3, fp
 8006496:	f04f 0200 	mov.w	r2, #0
 800649a:	f04f 0300 	mov.w	r3, #0
 800649e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064a2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064a6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064aa:	ebb2 0408 	subs.w	r4, r2, r8
 80064ae:	eb63 0509 	sbc.w	r5, r3, r9
 80064b2:	f04f 0200 	mov.w	r2, #0
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	00eb      	lsls	r3, r5, #3
 80064bc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064c0:	00e2      	lsls	r2, r4, #3
 80064c2:	4614      	mov	r4, r2
 80064c4:	461d      	mov	r5, r3
 80064c6:	eb14 030a 	adds.w	r3, r4, sl
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	eb45 030b 	adc.w	r3, r5, fp
 80064d0:	607b      	str	r3, [r7, #4]
 80064d2:	f04f 0200 	mov.w	r2, #0
 80064d6:	f04f 0300 	mov.w	r3, #0
 80064da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064de:	4629      	mov	r1, r5
 80064e0:	028b      	lsls	r3, r1, #10
 80064e2:	4621      	mov	r1, r4
 80064e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064e8:	4621      	mov	r1, r4
 80064ea:	028a      	lsls	r2, r1, #10
 80064ec:	4610      	mov	r0, r2
 80064ee:	4619      	mov	r1, r3
 80064f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064f2:	2200      	movs	r2, #0
 80064f4:	60bb      	str	r3, [r7, #8]
 80064f6:	60fa      	str	r2, [r7, #12]
 80064f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064fc:	f7fa fbcc 	bl	8000c98 <__aeabi_uldivmod>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4613      	mov	r3, r2
 8006506:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006508:	4b0b      	ldr	r3, [pc, #44]	; (8006538 <HAL_RCC_GetSysClockFreq+0x180>)
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	0c1b      	lsrs	r3, r3, #16
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	3301      	adds	r3, #1
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006518:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800651a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800651c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006520:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006522:	e002      	b.n	800652a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <HAL_RCC_GetSysClockFreq+0x184>)
 8006526:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800652a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800652c:	4618      	mov	r0, r3
 800652e:	3740      	adds	r7, #64	; 0x40
 8006530:	46bd      	mov	sp, r7
 8006532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006536:	bf00      	nop
 8006538:	40023800 	.word	0x40023800
 800653c:	00f42400 	.word	0x00f42400
 8006540:	017d7840 	.word	0x017d7840

08006544 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006544:	b480      	push	{r7}
 8006546:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006548:	4b03      	ldr	r3, [pc, #12]	; (8006558 <HAL_RCC_GetHCLKFreq+0x14>)
 800654a:	681b      	ldr	r3, [r3, #0]
}
 800654c:	4618      	mov	r0, r3
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20000010 	.word	0x20000010

0800655c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006560:	f7ff fff0 	bl	8006544 <HAL_RCC_GetHCLKFreq>
 8006564:	4602      	mov	r2, r0
 8006566:	4b05      	ldr	r3, [pc, #20]	; (800657c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	0a9b      	lsrs	r3, r3, #10
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	4903      	ldr	r1, [pc, #12]	; (8006580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006572:	5ccb      	ldrb	r3, [r1, r3]
 8006574:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006578:	4618      	mov	r0, r3
 800657a:	bd80      	pop	{r7, pc}
 800657c:	40023800 	.word	0x40023800
 8006580:	080147bc 	.word	0x080147bc

08006584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006588:	f7ff ffdc 	bl	8006544 <HAL_RCC_GetHCLKFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b05      	ldr	r3, [pc, #20]	; (80065a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	0b5b      	lsrs	r3, r3, #13
 8006594:	f003 0307 	and.w	r3, r3, #7
 8006598:	4903      	ldr	r1, [pc, #12]	; (80065a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	40023800 	.word	0x40023800
 80065a8:	080147bc 	.word	0x080147bc

080065ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b083      	sub	sp, #12
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	220f      	movs	r2, #15
 80065ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065bc:	4b12      	ldr	r3, [pc, #72]	; (8006608 <HAL_RCC_GetClockConfig+0x5c>)
 80065be:	689b      	ldr	r3, [r3, #8]
 80065c0:	f003 0203 	and.w	r2, r3, #3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065c8:	4b0f      	ldr	r3, [pc, #60]	; (8006608 <HAL_RCC_GetClockConfig+0x5c>)
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065d4:	4b0c      	ldr	r3, [pc, #48]	; (8006608 <HAL_RCC_GetClockConfig+0x5c>)
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80065e0:	4b09      	ldr	r3, [pc, #36]	; (8006608 <HAL_RCC_GetClockConfig+0x5c>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	08db      	lsrs	r3, r3, #3
 80065e6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80065ee:	4b07      	ldr	r3, [pc, #28]	; (800660c <HAL_RCC_GetClockConfig+0x60>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0207 	and.w	r2, r3, #7
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	601a      	str	r2, [r3, #0]
}
 80065fa:	bf00      	nop
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40023800 	.word	0x40023800
 800660c:	40023c00 	.word	0x40023c00

08006610 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e07b      	b.n	800671a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006626:	2b00      	cmp	r3, #0
 8006628:	d108      	bne.n	800663c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006632:	d009      	beq.n	8006648 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	61da      	str	r2, [r3, #28]
 800663a:	e005      	b.n	8006648 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006654:	b2db      	uxtb	r3, r3
 8006656:	2b00      	cmp	r3, #0
 8006658:	d106      	bne.n	8006668 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f7fb faec 	bl	8001c40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2202      	movs	r2, #2
 800666c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800667e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006690:	431a      	orrs	r2, r3
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800669a:	431a      	orrs	r2, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	f003 0302 	and.w	r3, r3, #2
 80066a4:	431a      	orrs	r2, r3
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	431a      	orrs	r2, r3
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066b8:	431a      	orrs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80066c2:	431a      	orrs	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066cc:	ea42 0103 	orr.w	r1, r2, r3
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	430a      	orrs	r2, r1
 80066de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	699b      	ldr	r3, [r3, #24]
 80066e4:	0c1b      	lsrs	r3, r3, #16
 80066e6:	f003 0104 	and.w	r1, r3, #4
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	f003 0210 	and.w	r2, r3, #16
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	430a      	orrs	r2, r1
 80066f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	69da      	ldr	r2, [r3, #28]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006708:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006718:	2300      	movs	r3, #0
}
 800671a:	4618      	mov	r0, r3
 800671c:	3708      	adds	r7, #8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b088      	sub	sp, #32
 8006726:	af00      	add	r7, sp, #0
 8006728:	60f8      	str	r0, [r7, #12]
 800672a:	60b9      	str	r1, [r7, #8]
 800672c:	603b      	str	r3, [r7, #0]
 800672e:	4613      	mov	r3, r2
 8006730:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006732:	2300      	movs	r3, #0
 8006734:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800673c:	2b01      	cmp	r3, #1
 800673e:	d101      	bne.n	8006744 <HAL_SPI_Transmit+0x22>
 8006740:	2302      	movs	r3, #2
 8006742:	e126      	b.n	8006992 <HAL_SPI_Transmit+0x270>
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800674c:	f7fc fde0 	bl	8003310 <HAL_GetTick>
 8006750:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006752:	88fb      	ldrh	r3, [r7, #6]
 8006754:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b01      	cmp	r3, #1
 8006760:	d002      	beq.n	8006768 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006762:	2302      	movs	r3, #2
 8006764:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006766:	e10b      	b.n	8006980 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d002      	beq.n	8006774 <HAL_SPI_Transmit+0x52>
 800676e:	88fb      	ldrh	r3, [r7, #6]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d102      	bne.n	800677a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006778:	e102      	b.n	8006980 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2203      	movs	r2, #3
 800677e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	68ba      	ldr	r2, [r7, #8]
 800678c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	88fa      	ldrh	r2, [r7, #6]
 8006792:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	88fa      	ldrh	r2, [r7, #6]
 8006798:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067c0:	d10f      	bne.n	80067e2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	681a      	ldr	r2, [r3, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067ec:	2b40      	cmp	r3, #64	; 0x40
 80067ee:	d007      	beq.n	8006800 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006808:	d14b      	bne.n	80068a2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d002      	beq.n	8006818 <HAL_SPI_Transmit+0xf6>
 8006812:	8afb      	ldrh	r3, [r7, #22]
 8006814:	2b01      	cmp	r3, #1
 8006816:	d13e      	bne.n	8006896 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800681c:	881a      	ldrh	r2, [r3, #0]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006828:	1c9a      	adds	r2, r3, #2
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006832:	b29b      	uxth	r3, r3
 8006834:	3b01      	subs	r3, #1
 8006836:	b29a      	uxth	r2, r3
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800683c:	e02b      	b.n	8006896 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	689b      	ldr	r3, [r3, #8]
 8006844:	f003 0302 	and.w	r3, r3, #2
 8006848:	2b02      	cmp	r3, #2
 800684a:	d112      	bne.n	8006872 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006850:	881a      	ldrh	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800685c:	1c9a      	adds	r2, r3, #2
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006866:	b29b      	uxth	r3, r3
 8006868:	3b01      	subs	r3, #1
 800686a:	b29a      	uxth	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006870:	e011      	b.n	8006896 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006872:	f7fc fd4d 	bl	8003310 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	69bb      	ldr	r3, [r7, #24]
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	683a      	ldr	r2, [r7, #0]
 800687e:	429a      	cmp	r2, r3
 8006880:	d803      	bhi.n	800688a <HAL_SPI_Transmit+0x168>
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006888:	d102      	bne.n	8006890 <HAL_SPI_Transmit+0x16e>
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d102      	bne.n	8006896 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006894:	e074      	b.n	8006980 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800689a:	b29b      	uxth	r3, r3
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1ce      	bne.n	800683e <HAL_SPI_Transmit+0x11c>
 80068a0:	e04c      	b.n	800693c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d002      	beq.n	80068b0 <HAL_SPI_Transmit+0x18e>
 80068aa:	8afb      	ldrh	r3, [r7, #22]
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d140      	bne.n	8006932 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	330c      	adds	r3, #12
 80068ba:	7812      	ldrb	r2, [r2, #0]
 80068bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c2:	1c5a      	adds	r2, r3, #1
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	3b01      	subs	r3, #1
 80068d0:	b29a      	uxth	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80068d6:	e02c      	b.n	8006932 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d113      	bne.n	800690e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	330c      	adds	r3, #12
 80068f0:	7812      	ldrb	r2, [r2, #0]
 80068f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f8:	1c5a      	adds	r2, r3, #1
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	86da      	strh	r2, [r3, #54]	; 0x36
 800690c:	e011      	b.n	8006932 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800690e:	f7fc fcff 	bl	8003310 <HAL_GetTick>
 8006912:	4602      	mov	r2, r0
 8006914:	69bb      	ldr	r3, [r7, #24]
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	429a      	cmp	r2, r3
 800691c:	d803      	bhi.n	8006926 <HAL_SPI_Transmit+0x204>
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006924:	d102      	bne.n	800692c <HAL_SPI_Transmit+0x20a>
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d102      	bne.n	8006932 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006930:	e026      	b.n	8006980 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006936:	b29b      	uxth	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	d1cd      	bne.n	80068d8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800693c:	69ba      	ldr	r2, [r7, #24]
 800693e:	6839      	ldr	r1, [r7, #0]
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f000 f9df 	bl	8006d04 <SPI_EndRxTxTransaction>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d002      	beq.n	8006952 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2220      	movs	r2, #32
 8006950:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10a      	bne.n	8006970 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800695a:	2300      	movs	r3, #0
 800695c:	613b      	str	r3, [r7, #16]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	613b      	str	r3, [r7, #16]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	689b      	ldr	r3, [r3, #8]
 800696c:	613b      	str	r3, [r7, #16]
 800696e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	77fb      	strb	r3, [r7, #31]
 800697c:	e000      	b.n	8006980 <HAL_SPI_Transmit+0x25e>
  }

error:
 800697e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006990:	7ffb      	ldrb	r3, [r7, #31]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3720      	adds	r7, #32
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
	...

0800699c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b088      	sub	sp, #32
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	099b      	lsrs	r3, r3, #6
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10f      	bne.n	80069e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00a      	beq.n	80069e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	099b      	lsrs	r3, r3, #6
 80069ce:	f003 0301 	and.w	r3, r3, #1
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d004      	beq.n	80069e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	4798      	blx	r3
    return;
 80069de:	e0d7      	b.n	8006b90 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	085b      	lsrs	r3, r3, #1
 80069e4:	f003 0301 	and.w	r3, r3, #1
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00a      	beq.n	8006a02 <HAL_SPI_IRQHandler+0x66>
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	09db      	lsrs	r3, r3, #7
 80069f0:	f003 0301 	and.w	r3, r3, #1
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d004      	beq.n	8006a02 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	4798      	blx	r3
    return;
 8006a00:	e0c6      	b.n	8006b90 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	095b      	lsrs	r3, r3, #5
 8006a06:	f003 0301 	and.w	r3, r3, #1
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d10c      	bne.n	8006a28 <HAL_SPI_IRQHandler+0x8c>
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	099b      	lsrs	r3, r3, #6
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d106      	bne.n	8006a28 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006a1a:	69bb      	ldr	r3, [r7, #24]
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	f003 0301 	and.w	r3, r3, #1
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f000 80b4 	beq.w	8006b90 <HAL_SPI_IRQHandler+0x1f4>
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	095b      	lsrs	r3, r3, #5
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 80ad 	beq.w	8006b90 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	099b      	lsrs	r3, r3, #6
 8006a3a:	f003 0301 	and.w	r3, r3, #1
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d023      	beq.n	8006a8a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b03      	cmp	r3, #3
 8006a4c:	d011      	beq.n	8006a72 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a52:	f043 0204 	orr.w	r2, r3, #4
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	617b      	str	r3, [r7, #20]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	617b      	str	r3, [r7, #20]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	e00b      	b.n	8006a8a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a72:	2300      	movs	r3, #0
 8006a74:	613b      	str	r3, [r7, #16]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	613b      	str	r3, [r7, #16]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	613b      	str	r3, [r7, #16]
 8006a86:	693b      	ldr	r3, [r7, #16]
        return;
 8006a88:	e082      	b.n	8006b90 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	095b      	lsrs	r3, r3, #5
 8006a8e:	f003 0301 	and.w	r3, r3, #1
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d014      	beq.n	8006ac0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a9a:	f043 0201 	orr.w	r2, r3, #1
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	60fb      	str	r3, [r7, #12]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681a      	ldr	r2, [r3, #0]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006ac0:	69bb      	ldr	r3, [r7, #24]
 8006ac2:	0a1b      	lsrs	r3, r3, #8
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00c      	beq.n	8006ae6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad0:	f043 0208 	orr.w	r2, r3, #8
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60bb      	str	r3, [r7, #8]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	60bb      	str	r3, [r7, #8]
 8006ae4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d04f      	beq.n	8006b8e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006afc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006b06:	69fb      	ldr	r3, [r7, #28]
 8006b08:	f003 0302 	and.w	r3, r3, #2
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d104      	bne.n	8006b1a <HAL_SPI_IRQHandler+0x17e>
 8006b10:	69fb      	ldr	r3, [r7, #28]
 8006b12:	f003 0301 	and.w	r3, r3, #1
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d034      	beq.n	8006b84 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 0203 	bic.w	r2, r2, #3
 8006b28:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d011      	beq.n	8006b56 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b36:	4a18      	ldr	r2, [pc, #96]	; (8006b98 <HAL_SPI_IRQHandler+0x1fc>)
 8006b38:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fd fa1c 	bl	8003f7c <HAL_DMA_Abort_IT>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d005      	beq.n	8006b56 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b4e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d016      	beq.n	8006b8c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b62:	4a0d      	ldr	r2, [pc, #52]	; (8006b98 <HAL_SPI_IRQHandler+0x1fc>)
 8006b64:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f7fd fa06 	bl	8003f7c <HAL_DMA_Abort_IT>
 8006b70:	4603      	mov	r3, r0
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00a      	beq.n	8006b8c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006b82:	e003      	b.n	8006b8c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f000 f809 	bl	8006b9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006b8a:	e000      	b.n	8006b8e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006b8c:	bf00      	nop
    return;
 8006b8e:	bf00      	nop
  }
}
 8006b90:	3720      	adds	r7, #32
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	08006bcd 	.word	0x08006bcd

08006b9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006bbe:	b2db      	uxtb	r3, r3
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	2200      	movs	r2, #0
 8006be4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f7ff ffd8 	bl	8006b9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006bec:	bf00      	nop
 8006bee:	3710      	adds	r7, #16
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}

08006bf4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b088      	sub	sp, #32
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	60f8      	str	r0, [r7, #12]
 8006bfc:	60b9      	str	r1, [r7, #8]
 8006bfe:	603b      	str	r3, [r7, #0]
 8006c00:	4613      	mov	r3, r2
 8006c02:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c04:	f7fc fb84 	bl	8003310 <HAL_GetTick>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c0c:	1a9b      	subs	r3, r3, r2
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	4413      	add	r3, r2
 8006c12:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c14:	f7fc fb7c 	bl	8003310 <HAL_GetTick>
 8006c18:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c1a:	4b39      	ldr	r3, [pc, #228]	; (8006d00 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	015b      	lsls	r3, r3, #5
 8006c20:	0d1b      	lsrs	r3, r3, #20
 8006c22:	69fa      	ldr	r2, [r7, #28]
 8006c24:	fb02 f303 	mul.w	r3, r2, r3
 8006c28:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c2a:	e054      	b.n	8006cd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c32:	d050      	beq.n	8006cd6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c34:	f7fc fb6c 	bl	8003310 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	69bb      	ldr	r3, [r7, #24]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	69fa      	ldr	r2, [r7, #28]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d902      	bls.n	8006c4a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d13d      	bne.n	8006cc6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	685a      	ldr	r2, [r3, #4]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006c58:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c62:	d111      	bne.n	8006c88 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c6c:	d004      	beq.n	8006c78 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c76:	d107      	bne.n	8006c88 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c90:	d10f      	bne.n	8006cb2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ca0:	601a      	str	r2, [r3, #0]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	681a      	ldr	r2, [r3, #0]
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cb0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e017      	b.n	8006cf6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d101      	bne.n	8006cd0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	3b01      	subs	r3, #1
 8006cd4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	689a      	ldr	r2, [r3, #8]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	bf0c      	ite	eq
 8006ce6:	2301      	moveq	r3, #1
 8006ce8:	2300      	movne	r3, #0
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	461a      	mov	r2, r3
 8006cee:	79fb      	ldrb	r3, [r7, #7]
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d19b      	bne.n	8006c2c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3720      	adds	r7, #32
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000010 	.word	0x20000010

08006d04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b088      	sub	sp, #32
 8006d08:	af02      	add	r7, sp, #8
 8006d0a:	60f8      	str	r0, [r7, #12]
 8006d0c:	60b9      	str	r1, [r7, #8]
 8006d0e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d10:	4b1b      	ldr	r3, [pc, #108]	; (8006d80 <SPI_EndRxTxTransaction+0x7c>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a1b      	ldr	r2, [pc, #108]	; (8006d84 <SPI_EndRxTxTransaction+0x80>)
 8006d16:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1a:	0d5b      	lsrs	r3, r3, #21
 8006d1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d20:	fb02 f303 	mul.w	r3, r2, r3
 8006d24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d2e:	d112      	bne.n	8006d56 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	9300      	str	r3, [sp, #0]
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2200      	movs	r2, #0
 8006d38:	2180      	movs	r1, #128	; 0x80
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f7ff ff5a 	bl	8006bf4 <SPI_WaitFlagStateUntilTimeout>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d016      	beq.n	8006d74 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d4a:	f043 0220 	orr.w	r2, r3, #32
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006d52:	2303      	movs	r3, #3
 8006d54:	e00f      	b.n	8006d76 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d00a      	beq.n	8006d72 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	3b01      	subs	r3, #1
 8006d60:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d6c:	2b80      	cmp	r3, #128	; 0x80
 8006d6e:	d0f2      	beq.n	8006d56 <SPI_EndRxTxTransaction+0x52>
 8006d70:	e000      	b.n	8006d74 <SPI_EndRxTxTransaction+0x70>
        break;
 8006d72:	bf00      	nop
  }

  return HAL_OK;
 8006d74:	2300      	movs	r3, #0
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3718      	adds	r7, #24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20000010 	.word	0x20000010
 8006d84:	165e9f81 	.word	0x165e9f81

08006d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d101      	bne.n	8006d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e041      	b.n	8006e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d106      	bne.n	8006db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7fa ffd0 	bl	8001d54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2202      	movs	r2, #2
 8006db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	3304      	adds	r3, #4
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	4610      	mov	r0, r2
 8006dc8:	f000 fc54 	bl	8007674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3708      	adds	r7, #8
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
	...

08006e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	2b01      	cmp	r3, #1
 8006e3a:	d001      	beq.n	8006e40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e044      	b.n	8006eca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2202      	movs	r2, #2
 8006e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68da      	ldr	r2, [r3, #12]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f042 0201 	orr.w	r2, r2, #1
 8006e56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a1e      	ldr	r2, [pc, #120]	; (8006ed8 <HAL_TIM_Base_Start_IT+0xb0>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d018      	beq.n	8006e94 <HAL_TIM_Base_Start_IT+0x6c>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e6a:	d013      	beq.n	8006e94 <HAL_TIM_Base_Start_IT+0x6c>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a1a      	ldr	r2, [pc, #104]	; (8006edc <HAL_TIM_Base_Start_IT+0xb4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d00e      	beq.n	8006e94 <HAL_TIM_Base_Start_IT+0x6c>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a19      	ldr	r2, [pc, #100]	; (8006ee0 <HAL_TIM_Base_Start_IT+0xb8>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d009      	beq.n	8006e94 <HAL_TIM_Base_Start_IT+0x6c>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a17      	ldr	r2, [pc, #92]	; (8006ee4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d004      	beq.n	8006e94 <HAL_TIM_Base_Start_IT+0x6c>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a16      	ldr	r2, [pc, #88]	; (8006ee8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d111      	bne.n	8006eb8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f003 0307 	and.w	r3, r3, #7
 8006e9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2b06      	cmp	r3, #6
 8006ea4:	d010      	beq.n	8006ec8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f042 0201 	orr.w	r2, r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb6:	e007      	b.n	8006ec8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0201 	orr.w	r2, r2, #1
 8006ec6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3714      	adds	r7, #20
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr
 8006ed6:	bf00      	nop
 8006ed8:	40010000 	.word	0x40010000
 8006edc:	40000400 	.word	0x40000400
 8006ee0:	40000800 	.word	0x40000800
 8006ee4:	40000c00 	.word	0x40000c00
 8006ee8:	40014000 	.word	0x40014000

08006eec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b082      	sub	sp, #8
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e041      	b.n	8006f82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d106      	bne.n	8006f18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f839 	bl	8006f8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2202      	movs	r2, #2
 8006f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	3304      	adds	r3, #4
 8006f28:	4619      	mov	r1, r3
 8006f2a:	4610      	mov	r0, r2
 8006f2c:	f000 fba2 	bl	8007674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3708      	adds	r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
	...

08006fa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d109      	bne.n	8006fc4 <HAL_TIM_PWM_Start+0x24>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	bf14      	ite	ne
 8006fbc:	2301      	movne	r3, #1
 8006fbe:	2300      	moveq	r3, #0
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	e022      	b.n	800700a <HAL_TIM_PWM_Start+0x6a>
 8006fc4:	683b      	ldr	r3, [r7, #0]
 8006fc6:	2b04      	cmp	r3, #4
 8006fc8:	d109      	bne.n	8006fde <HAL_TIM_PWM_Start+0x3e>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	bf14      	ite	ne
 8006fd6:	2301      	movne	r3, #1
 8006fd8:	2300      	moveq	r3, #0
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	e015      	b.n	800700a <HAL_TIM_PWM_Start+0x6a>
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b08      	cmp	r3, #8
 8006fe2:	d109      	bne.n	8006ff8 <HAL_TIM_PWM_Start+0x58>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	bf14      	ite	ne
 8006ff0:	2301      	movne	r3, #1
 8006ff2:	2300      	moveq	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	e008      	b.n	800700a <HAL_TIM_PWM_Start+0x6a>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	2b01      	cmp	r3, #1
 8007002:	bf14      	ite	ne
 8007004:	2301      	movne	r3, #1
 8007006:	2300      	moveq	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d001      	beq.n	8007012 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e068      	b.n	80070e4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d104      	bne.n	8007022 <HAL_TIM_PWM_Start+0x82>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2202      	movs	r2, #2
 800701c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007020:	e013      	b.n	800704a <HAL_TIM_PWM_Start+0xaa>
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b04      	cmp	r3, #4
 8007026:	d104      	bne.n	8007032 <HAL_TIM_PWM_Start+0x92>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007030:	e00b      	b.n	800704a <HAL_TIM_PWM_Start+0xaa>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b08      	cmp	r3, #8
 8007036:	d104      	bne.n	8007042 <HAL_TIM_PWM_Start+0xa2>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007040:	e003      	b.n	800704a <HAL_TIM_PWM_Start+0xaa>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2202      	movs	r2, #2
 8007046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2201      	movs	r2, #1
 8007050:	6839      	ldr	r1, [r7, #0]
 8007052:	4618      	mov	r0, r3
 8007054:	f000 fdb4 	bl	8007bc0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a23      	ldr	r2, [pc, #140]	; (80070ec <HAL_TIM_PWM_Start+0x14c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d107      	bne.n	8007072 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007070:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a1d      	ldr	r2, [pc, #116]	; (80070ec <HAL_TIM_PWM_Start+0x14c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d018      	beq.n	80070ae <HAL_TIM_PWM_Start+0x10e>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007084:	d013      	beq.n	80070ae <HAL_TIM_PWM_Start+0x10e>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a19      	ldr	r2, [pc, #100]	; (80070f0 <HAL_TIM_PWM_Start+0x150>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d00e      	beq.n	80070ae <HAL_TIM_PWM_Start+0x10e>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a17      	ldr	r2, [pc, #92]	; (80070f4 <HAL_TIM_PWM_Start+0x154>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d009      	beq.n	80070ae <HAL_TIM_PWM_Start+0x10e>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a16      	ldr	r2, [pc, #88]	; (80070f8 <HAL_TIM_PWM_Start+0x158>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d004      	beq.n	80070ae <HAL_TIM_PWM_Start+0x10e>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a14      	ldr	r2, [pc, #80]	; (80070fc <HAL_TIM_PWM_Start+0x15c>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	d111      	bne.n	80070d2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2b06      	cmp	r3, #6
 80070be:	d010      	beq.n	80070e2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f042 0201 	orr.w	r2, r2, #1
 80070ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d0:	e007      	b.n	80070e2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	681a      	ldr	r2, [r3, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0201 	orr.w	r2, r2, #1
 80070e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	3710      	adds	r7, #16
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	40010000 	.word	0x40010000
 80070f0:	40000400 	.word	0x40000400
 80070f4:	40000800 	.word	0x40000800
 80070f8:	40000c00 	.word	0x40000c00
 80070fc:	40014000 	.word	0x40014000

08007100 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b082      	sub	sp, #8
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	691b      	ldr	r3, [r3, #16]
 800710e:	f003 0302 	and.w	r3, r3, #2
 8007112:	2b02      	cmp	r3, #2
 8007114:	d122      	bne.n	800715c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b02      	cmp	r3, #2
 8007122:	d11b      	bne.n	800715c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f06f 0202 	mvn.w	r2, #2
 800712c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2201      	movs	r2, #1
 8007132:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	699b      	ldr	r3, [r3, #24]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d003      	beq.n	800714a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fa77 	bl	8007636 <HAL_TIM_IC_CaptureCallback>
 8007148:	e005      	b.n	8007156 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 fa69 	bl	8007622 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fa7a 	bl	800764a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	f003 0304 	and.w	r3, r3, #4
 8007166:	2b04      	cmp	r3, #4
 8007168:	d122      	bne.n	80071b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f003 0304 	and.w	r3, r3, #4
 8007174:	2b04      	cmp	r3, #4
 8007176:	d11b      	bne.n	80071b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f06f 0204 	mvn.w	r2, #4
 8007180:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007192:	2b00      	cmp	r3, #0
 8007194:	d003      	beq.n	800719e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fa4d 	bl	8007636 <HAL_TIM_IC_CaptureCallback>
 800719c:	e005      	b.n	80071aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fa3f 	bl	8007622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 fa50 	bl	800764a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2200      	movs	r2, #0
 80071ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	f003 0308 	and.w	r3, r3, #8
 80071ba:	2b08      	cmp	r3, #8
 80071bc:	d122      	bne.n	8007204 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f003 0308 	and.w	r3, r3, #8
 80071c8:	2b08      	cmp	r3, #8
 80071ca:	d11b      	bne.n	8007204 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f06f 0208 	mvn.w	r2, #8
 80071d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2204      	movs	r2, #4
 80071da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	f003 0303 	and.w	r3, r3, #3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fa23 	bl	8007636 <HAL_TIM_IC_CaptureCallback>
 80071f0:	e005      	b.n	80071fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fa15 	bl	8007622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fa26 	bl	800764a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	f003 0310 	and.w	r3, r3, #16
 800720e:	2b10      	cmp	r3, #16
 8007210:	d122      	bne.n	8007258 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	f003 0310 	and.w	r3, r3, #16
 800721c:	2b10      	cmp	r3, #16
 800721e:	d11b      	bne.n	8007258 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f06f 0210 	mvn.w	r2, #16
 8007228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2208      	movs	r2, #8
 800722e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800723a:	2b00      	cmp	r3, #0
 800723c:	d003      	beq.n	8007246 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f9f9 	bl	8007636 <HAL_TIM_IC_CaptureCallback>
 8007244:	e005      	b.n	8007252 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f9eb 	bl	8007622 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f9fc 	bl	800764a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	2b01      	cmp	r3, #1
 8007264:	d10e      	bne.n	8007284 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b01      	cmp	r3, #1
 8007272:	d107      	bne.n	8007284 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f06f 0201 	mvn.w	r2, #1
 800727c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f7fa fbde 	bl	8001a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800728e:	2b80      	cmp	r3, #128	; 0x80
 8007290:	d10e      	bne.n	80072b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800729c:	2b80      	cmp	r3, #128	; 0x80
 800729e:	d107      	bne.n	80072b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80072a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 fd26 	bl	8007cfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	691b      	ldr	r3, [r3, #16]
 80072b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ba:	2b40      	cmp	r3, #64	; 0x40
 80072bc:	d10e      	bne.n	80072dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072c8:	2b40      	cmp	r3, #64	; 0x40
 80072ca:	d107      	bne.n	80072dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80072d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f9c1 	bl	800765e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	691b      	ldr	r3, [r3, #16]
 80072e2:	f003 0320 	and.w	r3, r3, #32
 80072e6:	2b20      	cmp	r3, #32
 80072e8:	d10e      	bne.n	8007308 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	f003 0320 	and.w	r3, r3, #32
 80072f4:	2b20      	cmp	r3, #32
 80072f6:	d107      	bne.n	8007308 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f06f 0220 	mvn.w	r2, #32
 8007300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fcf0 	bl	8007ce8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007308:	bf00      	nop
 800730a:	3708      	adds	r7, #8
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800731c:	2300      	movs	r3, #0
 800731e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007326:	2b01      	cmp	r3, #1
 8007328:	d101      	bne.n	800732e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800732a:	2302      	movs	r3, #2
 800732c:	e0ae      	b.n	800748c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b0c      	cmp	r3, #12
 800733a:	f200 809f 	bhi.w	800747c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800733e:	a201      	add	r2, pc, #4	; (adr r2, 8007344 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007344:	08007379 	.word	0x08007379
 8007348:	0800747d 	.word	0x0800747d
 800734c:	0800747d 	.word	0x0800747d
 8007350:	0800747d 	.word	0x0800747d
 8007354:	080073b9 	.word	0x080073b9
 8007358:	0800747d 	.word	0x0800747d
 800735c:	0800747d 	.word	0x0800747d
 8007360:	0800747d 	.word	0x0800747d
 8007364:	080073fb 	.word	0x080073fb
 8007368:	0800747d 	.word	0x0800747d
 800736c:	0800747d 	.word	0x0800747d
 8007370:	0800747d 	.word	0x0800747d
 8007374:	0800743b 	.word	0x0800743b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68b9      	ldr	r1, [r7, #8]
 800737e:	4618      	mov	r0, r3
 8007380:	f000 f9f8 	bl	8007774 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	699a      	ldr	r2, [r3, #24]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f042 0208 	orr.w	r2, r2, #8
 8007392:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	699a      	ldr	r2, [r3, #24]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f022 0204 	bic.w	r2, r2, #4
 80073a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6999      	ldr	r1, [r3, #24]
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	691a      	ldr	r2, [r3, #16]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	619a      	str	r2, [r3, #24]
      break;
 80073b6:	e064      	b.n	8007482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68b9      	ldr	r1, [r7, #8]
 80073be:	4618      	mov	r0, r3
 80073c0:	f000 fa3e 	bl	8007840 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	699a      	ldr	r2, [r3, #24]
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	699a      	ldr	r2, [r3, #24]
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	6999      	ldr	r1, [r3, #24]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	021a      	lsls	r2, r3, #8
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	430a      	orrs	r2, r1
 80073f6:	619a      	str	r2, [r3, #24]
      break;
 80073f8:	e043      	b.n	8007482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	4618      	mov	r0, r3
 8007402:	f000 fa89 	bl	8007918 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	69da      	ldr	r2, [r3, #28]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f042 0208 	orr.w	r2, r2, #8
 8007414:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69da      	ldr	r2, [r3, #28]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0204 	bic.w	r2, r2, #4
 8007424:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	69d9      	ldr	r1, [r3, #28]
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	691a      	ldr	r2, [r3, #16]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	430a      	orrs	r2, r1
 8007436:	61da      	str	r2, [r3, #28]
      break;
 8007438:	e023      	b.n	8007482 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68b9      	ldr	r1, [r7, #8]
 8007440:	4618      	mov	r0, r3
 8007442:	f000 fad3 	bl	80079ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	69da      	ldr	r2, [r3, #28]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007454:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	69da      	ldr	r2, [r3, #28]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007464:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69d9      	ldr	r1, [r3, #28]
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	021a      	lsls	r2, r3, #8
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	430a      	orrs	r2, r1
 8007478:	61da      	str	r2, [r3, #28]
      break;
 800747a:	e002      	b.n	8007482 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	75fb      	strb	r3, [r7, #23]
      break;
 8007480:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800748a:	7dfb      	ldrb	r3, [r7, #23]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3718      	adds	r7, #24
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800749e:	2300      	movs	r3, #0
 80074a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	d101      	bne.n	80074b0 <HAL_TIM_ConfigClockSource+0x1c>
 80074ac:	2302      	movs	r3, #2
 80074ae:	e0b4      	b.n	800761a <HAL_TIM_ConfigClockSource+0x186>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074e8:	d03e      	beq.n	8007568 <HAL_TIM_ConfigClockSource+0xd4>
 80074ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074ee:	f200 8087 	bhi.w	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 80074f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074f6:	f000 8086 	beq.w	8007606 <HAL_TIM_ConfigClockSource+0x172>
 80074fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074fe:	d87f      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007500:	2b70      	cmp	r3, #112	; 0x70
 8007502:	d01a      	beq.n	800753a <HAL_TIM_ConfigClockSource+0xa6>
 8007504:	2b70      	cmp	r3, #112	; 0x70
 8007506:	d87b      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007508:	2b60      	cmp	r3, #96	; 0x60
 800750a:	d050      	beq.n	80075ae <HAL_TIM_ConfigClockSource+0x11a>
 800750c:	2b60      	cmp	r3, #96	; 0x60
 800750e:	d877      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007510:	2b50      	cmp	r3, #80	; 0x50
 8007512:	d03c      	beq.n	800758e <HAL_TIM_ConfigClockSource+0xfa>
 8007514:	2b50      	cmp	r3, #80	; 0x50
 8007516:	d873      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007518:	2b40      	cmp	r3, #64	; 0x40
 800751a:	d058      	beq.n	80075ce <HAL_TIM_ConfigClockSource+0x13a>
 800751c:	2b40      	cmp	r3, #64	; 0x40
 800751e:	d86f      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007520:	2b30      	cmp	r3, #48	; 0x30
 8007522:	d064      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0x15a>
 8007524:	2b30      	cmp	r3, #48	; 0x30
 8007526:	d86b      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007528:	2b20      	cmp	r3, #32
 800752a:	d060      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0x15a>
 800752c:	2b20      	cmp	r3, #32
 800752e:	d867      	bhi.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
 8007530:	2b00      	cmp	r3, #0
 8007532:	d05c      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0x15a>
 8007534:	2b10      	cmp	r3, #16
 8007536:	d05a      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0x15a>
 8007538:	e062      	b.n	8007600 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6818      	ldr	r0, [r3, #0]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	6899      	ldr	r1, [r3, #8]
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	685a      	ldr	r2, [r3, #4]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f000 fb19 	bl	8007b80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	689b      	ldr	r3, [r3, #8]
 8007554:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800755c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	609a      	str	r2, [r3, #8]
      break;
 8007566:	e04f      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	6899      	ldr	r1, [r3, #8]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	f000 fb02 	bl	8007b80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800758a:	609a      	str	r2, [r3, #8]
      break;
 800758c:	e03c      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6818      	ldr	r0, [r3, #0]
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	6859      	ldr	r1, [r3, #4]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	68db      	ldr	r3, [r3, #12]
 800759a:	461a      	mov	r2, r3
 800759c:	f000 fa76 	bl	8007a8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2150      	movs	r1, #80	; 0x50
 80075a6:	4618      	mov	r0, r3
 80075a8:	f000 facf 	bl	8007b4a <TIM_ITRx_SetConfig>
      break;
 80075ac:	e02c      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	6818      	ldr	r0, [r3, #0]
 80075b2:	683b      	ldr	r3, [r7, #0]
 80075b4:	6859      	ldr	r1, [r3, #4]
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	461a      	mov	r2, r3
 80075bc:	f000 fa95 	bl	8007aea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2160      	movs	r1, #96	; 0x60
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 fabf 	bl	8007b4a <TIM_ITRx_SetConfig>
      break;
 80075cc:	e01c      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6818      	ldr	r0, [r3, #0]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	6859      	ldr	r1, [r3, #4]
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	461a      	mov	r2, r3
 80075dc:	f000 fa56 	bl	8007a8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2140      	movs	r1, #64	; 0x40
 80075e6:	4618      	mov	r0, r3
 80075e8:	f000 faaf 	bl	8007b4a <TIM_ITRx_SetConfig>
      break;
 80075ec:	e00c      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4619      	mov	r1, r3
 80075f8:	4610      	mov	r0, r2
 80075fa:	f000 faa6 	bl	8007b4a <TIM_ITRx_SetConfig>
      break;
 80075fe:	e003      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	73fb      	strb	r3, [r7, #15]
      break;
 8007604:	e000      	b.n	8007608 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007606:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007618:	7bfb      	ldrb	r3, [r7, #15]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007622:	b480      	push	{r7}
 8007624:	b083      	sub	sp, #12
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800762a:	bf00      	nop
 800762c:	370c      	adds	r7, #12
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr

08007636 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007636:	b480      	push	{r7}
 8007638:	b083      	sub	sp, #12
 800763a:	af00      	add	r7, sp, #0
 800763c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800763e:	bf00      	nop
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr

0800764a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800764a:	b480      	push	{r7}
 800764c:	b083      	sub	sp, #12
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007652:	bf00      	nop
 8007654:	370c      	adds	r7, #12
 8007656:	46bd      	mov	sp, r7
 8007658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765c:	4770      	bx	lr

0800765e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800765e:	b480      	push	{r7}
 8007660:	b083      	sub	sp, #12
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007666:	bf00      	nop
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
	...

08007674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	4a34      	ldr	r2, [pc, #208]	; (8007758 <TIM_Base_SetConfig+0xe4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d00f      	beq.n	80076ac <TIM_Base_SetConfig+0x38>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007692:	d00b      	beq.n	80076ac <TIM_Base_SetConfig+0x38>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a31      	ldr	r2, [pc, #196]	; (800775c <TIM_Base_SetConfig+0xe8>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d007      	beq.n	80076ac <TIM_Base_SetConfig+0x38>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	4a30      	ldr	r2, [pc, #192]	; (8007760 <TIM_Base_SetConfig+0xec>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d003      	beq.n	80076ac <TIM_Base_SetConfig+0x38>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a2f      	ldr	r2, [pc, #188]	; (8007764 <TIM_Base_SetConfig+0xf0>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d108      	bne.n	80076be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	68fa      	ldr	r2, [r7, #12]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a25      	ldr	r2, [pc, #148]	; (8007758 <TIM_Base_SetConfig+0xe4>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d01b      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076cc:	d017      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a22      	ldr	r2, [pc, #136]	; (800775c <TIM_Base_SetConfig+0xe8>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d013      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a21      	ldr	r2, [pc, #132]	; (8007760 <TIM_Base_SetConfig+0xec>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d00f      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a20      	ldr	r2, [pc, #128]	; (8007764 <TIM_Base_SetConfig+0xf0>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d00b      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a1f      	ldr	r2, [pc, #124]	; (8007768 <TIM_Base_SetConfig+0xf4>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d007      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a1e      	ldr	r2, [pc, #120]	; (800776c <TIM_Base_SetConfig+0xf8>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d003      	beq.n	80076fe <TIM_Base_SetConfig+0x8a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a1d      	ldr	r2, [pc, #116]	; (8007770 <TIM_Base_SetConfig+0xfc>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d108      	bne.n	8007710 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	4313      	orrs	r3, r2
 800770e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	695b      	ldr	r3, [r3, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	68fa      	ldr	r2, [r7, #12]
 8007722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	689a      	ldr	r2, [r3, #8]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a08      	ldr	r2, [pc, #32]	; (8007758 <TIM_Base_SetConfig+0xe4>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d103      	bne.n	8007744 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	691a      	ldr	r2, [r3, #16]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2201      	movs	r2, #1
 8007748:	615a      	str	r2, [r3, #20]
}
 800774a:	bf00      	nop
 800774c:	3714      	adds	r7, #20
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr
 8007756:	bf00      	nop
 8007758:	40010000 	.word	0x40010000
 800775c:	40000400 	.word	0x40000400
 8007760:	40000800 	.word	0x40000800
 8007764:	40000c00 	.word	0x40000c00
 8007768:	40014000 	.word	0x40014000
 800776c:	40014400 	.word	0x40014400
 8007770:	40014800 	.word	0x40014800

08007774 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007774:	b480      	push	{r7}
 8007776:	b087      	sub	sp, #28
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a1b      	ldr	r3, [r3, #32]
 8007782:	f023 0201 	bic.w	r2, r3, #1
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6a1b      	ldr	r3, [r3, #32]
 800778e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	699b      	ldr	r3, [r3, #24]
 800779a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0303 	bic.w	r3, r3, #3
 80077aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	f023 0302 	bic.w	r3, r3, #2
 80077bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	697a      	ldr	r2, [r7, #20]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4a1c      	ldr	r2, [pc, #112]	; (800783c <TIM_OC1_SetConfig+0xc8>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d10c      	bne.n	80077ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	f023 0308 	bic.w	r3, r3, #8
 80077d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	697a      	ldr	r2, [r7, #20]
 80077de:	4313      	orrs	r3, r2
 80077e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f023 0304 	bic.w	r3, r3, #4
 80077e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a13      	ldr	r2, [pc, #76]	; (800783c <TIM_OC1_SetConfig+0xc8>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d111      	bne.n	8007816 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	693a      	ldr	r2, [r7, #16]
 8007808:	4313      	orrs	r3, r2
 800780a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	693a      	ldr	r2, [r7, #16]
 8007812:	4313      	orrs	r3, r2
 8007814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	693a      	ldr	r2, [r7, #16]
 800781a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	685a      	ldr	r2, [r3, #4]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	697a      	ldr	r2, [r7, #20]
 800782e:	621a      	str	r2, [r3, #32]
}
 8007830:	bf00      	nop
 8007832:	371c      	adds	r7, #28
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr
 800783c:	40010000 	.word	0x40010000

08007840 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007840:	b480      	push	{r7}
 8007842:	b087      	sub	sp, #28
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	f023 0210 	bic.w	r2, r3, #16
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a1b      	ldr	r3, [r3, #32]
 800785a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	699b      	ldr	r3, [r3, #24]
 8007866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800786e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	021b      	lsls	r3, r3, #8
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	4313      	orrs	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007884:	697b      	ldr	r3, [r7, #20]
 8007886:	f023 0320 	bic.w	r3, r3, #32
 800788a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	697a      	ldr	r2, [r7, #20]
 8007894:	4313      	orrs	r3, r2
 8007896:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a1e      	ldr	r2, [pc, #120]	; (8007914 <TIM_OC2_SetConfig+0xd4>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d10d      	bne.n	80078bc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	68db      	ldr	r3, [r3, #12]
 80078ac:	011b      	lsls	r3, r3, #4
 80078ae:	697a      	ldr	r2, [r7, #20]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80078ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a15      	ldr	r2, [pc, #84]	; (8007914 <TIM_OC2_SetConfig+0xd4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d113      	bne.n	80078ec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	693a      	ldr	r2, [r7, #16]
 80078dc:	4313      	orrs	r3, r2
 80078de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68fa      	ldr	r2, [r7, #12]
 80078f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	621a      	str	r2, [r3, #32]
}
 8007906:	bf00      	nop
 8007908:	371c      	adds	r7, #28
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr
 8007912:	bf00      	nop
 8007914:	40010000 	.word	0x40010000

08007918 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007918:	b480      	push	{r7}
 800791a:	b087      	sub	sp, #28
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a1b      	ldr	r3, [r3, #32]
 8007926:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	69db      	ldr	r3, [r3, #28]
 800793e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f023 0303 	bic.w	r3, r3, #3
 800794e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	68fa      	ldr	r2, [r7, #12]
 8007956:	4313      	orrs	r3, r2
 8007958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	021b      	lsls	r3, r3, #8
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	4313      	orrs	r3, r2
 800796c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a1d      	ldr	r2, [pc, #116]	; (80079e8 <TIM_OC3_SetConfig+0xd0>)
 8007972:	4293      	cmp	r3, r2
 8007974:	d10d      	bne.n	8007992 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800797c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	021b      	lsls	r3, r3, #8
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	4313      	orrs	r3, r2
 8007988:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007990:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a14      	ldr	r2, [pc, #80]	; (80079e8 <TIM_OC3_SetConfig+0xd0>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d113      	bne.n	80079c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	695b      	ldr	r3, [r3, #20]
 80079ae:	011b      	lsls	r3, r3, #4
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	4313      	orrs	r3, r2
 80079b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	011b      	lsls	r3, r3, #4
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	4313      	orrs	r3, r2
 80079c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	685a      	ldr	r2, [r3, #4]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	621a      	str	r2, [r3, #32]
}
 80079dc:	bf00      	nop
 80079de:	371c      	adds	r7, #28
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr
 80079e8:	40010000 	.word	0x40010000

080079ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b087      	sub	sp, #28
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a1b      	ldr	r3, [r3, #32]
 80079fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	021b      	lsls	r3, r3, #8
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	031b      	lsls	r3, r3, #12
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a10      	ldr	r2, [pc, #64]	; (8007a88 <TIM_OC4_SetConfig+0x9c>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d109      	bne.n	8007a60 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	695b      	ldr	r3, [r3, #20]
 8007a58:	019b      	lsls	r3, r3, #6
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	697a      	ldr	r2, [r7, #20]
 8007a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	685a      	ldr	r2, [r3, #4]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	693a      	ldr	r2, [r7, #16]
 8007a78:	621a      	str	r2, [r3, #32]
}
 8007a7a:	bf00      	nop
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr
 8007a86:	bf00      	nop
 8007a88:	40010000 	.word	0x40010000

08007a8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b087      	sub	sp, #28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6a1b      	ldr	r3, [r3, #32]
 8007a9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	f023 0201 	bic.w	r2, r3, #1
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ab6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	011b      	lsls	r3, r3, #4
 8007abc:	693a      	ldr	r2, [r7, #16]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f023 030a 	bic.w	r3, r3, #10
 8007ac8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	693a      	ldr	r2, [r7, #16]
 8007ad6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	621a      	str	r2, [r3, #32]
}
 8007ade:	bf00      	nop
 8007ae0:	371c      	adds	r7, #28
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b087      	sub	sp, #28
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	6a1b      	ldr	r3, [r3, #32]
 8007afa:	f023 0210 	bic.w	r2, r3, #16
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a1b      	ldr	r3, [r3, #32]
 8007b0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	031b      	lsls	r3, r3, #12
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	697a      	ldr	r2, [r7, #20]
 8007b36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	693a      	ldr	r2, [r7, #16]
 8007b3c:	621a      	str	r2, [r3, #32]
}
 8007b3e:	bf00      	nop
 8007b40:	371c      	adds	r7, #28
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b4a:	b480      	push	{r7}
 8007b4c:	b085      	sub	sp, #20
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	f043 0307 	orr.w	r3, r3, #7
 8007b6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	609a      	str	r2, [r3, #8]
}
 8007b74:	bf00      	nop
 8007b76:	3714      	adds	r7, #20
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr

08007b80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b087      	sub	sp, #28
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
 8007b8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	021a      	lsls	r2, r3, #8
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	431a      	orrs	r2, r3
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	609a      	str	r2, [r3, #8]
}
 8007bb4:	bf00      	nop
 8007bb6:	371c      	adds	r7, #28
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b087      	sub	sp, #28
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	f003 031f 	and.w	r3, r3, #31
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007bd8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6a1a      	ldr	r2, [r3, #32]
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	43db      	mvns	r3, r3
 8007be2:	401a      	ands	r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6a1a      	ldr	r2, [r3, #32]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f003 031f 	and.w	r3, r3, #31
 8007bf2:	6879      	ldr	r1, [r7, #4]
 8007bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8007bf8:	431a      	orrs	r2, r3
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	621a      	str	r2, [r3, #32]
}
 8007bfe:	bf00      	nop
 8007c00:	371c      	adds	r7, #28
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
	...

08007c0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b085      	sub	sp, #20
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	d101      	bne.n	8007c24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c20:	2302      	movs	r3, #2
 8007c22:	e050      	b.n	8007cc6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	685b      	ldr	r3, [r3, #4]
 8007c3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	689b      	ldr	r3, [r3, #8]
 8007c42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68fa      	ldr	r2, [r7, #12]
 8007c5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	4a1c      	ldr	r2, [pc, #112]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d018      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c70:	d013      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a18      	ldr	r2, [pc, #96]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d00e      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a16      	ldr	r2, [pc, #88]	; (8007cdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d009      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a15      	ldr	r2, [pc, #84]	; (8007ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d004      	beq.n	8007c9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a13      	ldr	r2, [pc, #76]	; (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d10c      	bne.n	8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ca0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68ba      	ldr	r2, [r7, #8]
 8007cb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3714      	adds	r7, #20
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40000400 	.word	0x40000400
 8007cdc:	40000800 	.word	0x40000800
 8007ce0:	40000c00 	.word	0x40000c00
 8007ce4:	40014000 	.word	0x40014000

08007ce8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d10:	b084      	sub	sp, #16
 8007d12:	b580      	push	{r7, lr}
 8007d14:	b084      	sub	sp, #16
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
 8007d1a:	f107 001c 	add.w	r0, r7, #28
 8007d1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d122      	bne.n	8007d6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	68db      	ldr	r3, [r3, #12]
 8007d38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007d3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	68db      	ldr	r3, [r3, #12]
 8007d48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d105      	bne.n	8007d62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f001 fbee 	bl	8009544 <USB_CoreReset>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	73fb      	strb	r3, [r7, #15]
 8007d6c:	e01a      	b.n	8007da4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68db      	ldr	r3, [r3, #12]
 8007d72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f001 fbe2 	bl	8009544 <USB_CoreReset>
 8007d80:	4603      	mov	r3, r0
 8007d82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d106      	bne.n	8007d98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	639a      	str	r2, [r3, #56]	; 0x38
 8007d96:	e005      	b.n	8007da4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d10b      	bne.n	8007dc2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	f043 0206 	orr.w	r2, r3, #6
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	f043 0220 	orr.w	r2, r3, #32
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3710      	adds	r7, #16
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007dce:	b004      	add	sp, #16
 8007dd0:	4770      	bx	lr
	...

08007dd4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	60f8      	str	r0, [r7, #12]
 8007ddc:	60b9      	str	r1, [r7, #8]
 8007dde:	4613      	mov	r3, r2
 8007de0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007de2:	79fb      	ldrb	r3, [r7, #7]
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d165      	bne.n	8007eb4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	4a41      	ldr	r2, [pc, #260]	; (8007ef0 <USB_SetTurnaroundTime+0x11c>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d906      	bls.n	8007dfe <USB_SetTurnaroundTime+0x2a>
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	4a40      	ldr	r2, [pc, #256]	; (8007ef4 <USB_SetTurnaroundTime+0x120>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d202      	bcs.n	8007dfe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007df8:	230f      	movs	r3, #15
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	e062      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	4a3c      	ldr	r2, [pc, #240]	; (8007ef4 <USB_SetTurnaroundTime+0x120>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d306      	bcc.n	8007e14 <USB_SetTurnaroundTime+0x40>
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	4a3b      	ldr	r2, [pc, #236]	; (8007ef8 <USB_SetTurnaroundTime+0x124>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d202      	bcs.n	8007e14 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007e0e:	230e      	movs	r3, #14
 8007e10:	617b      	str	r3, [r7, #20]
 8007e12:	e057      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	4a38      	ldr	r2, [pc, #224]	; (8007ef8 <USB_SetTurnaroundTime+0x124>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d306      	bcc.n	8007e2a <USB_SetTurnaroundTime+0x56>
 8007e1c:	68bb      	ldr	r3, [r7, #8]
 8007e1e:	4a37      	ldr	r2, [pc, #220]	; (8007efc <USB_SetTurnaroundTime+0x128>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d202      	bcs.n	8007e2a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007e24:	230d      	movs	r3, #13
 8007e26:	617b      	str	r3, [r7, #20]
 8007e28:	e04c      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	4a33      	ldr	r2, [pc, #204]	; (8007efc <USB_SetTurnaroundTime+0x128>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d306      	bcc.n	8007e40 <USB_SetTurnaroundTime+0x6c>
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	4a32      	ldr	r2, [pc, #200]	; (8007f00 <USB_SetTurnaroundTime+0x12c>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d802      	bhi.n	8007e40 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007e3a:	230c      	movs	r3, #12
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	e041      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	4a2f      	ldr	r2, [pc, #188]	; (8007f00 <USB_SetTurnaroundTime+0x12c>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d906      	bls.n	8007e56 <USB_SetTurnaroundTime+0x82>
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	4a2e      	ldr	r2, [pc, #184]	; (8007f04 <USB_SetTurnaroundTime+0x130>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d802      	bhi.n	8007e56 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007e50:	230b      	movs	r3, #11
 8007e52:	617b      	str	r3, [r7, #20]
 8007e54:	e036      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	4a2a      	ldr	r2, [pc, #168]	; (8007f04 <USB_SetTurnaroundTime+0x130>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d906      	bls.n	8007e6c <USB_SetTurnaroundTime+0x98>
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	4a29      	ldr	r2, [pc, #164]	; (8007f08 <USB_SetTurnaroundTime+0x134>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d802      	bhi.n	8007e6c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007e66:	230a      	movs	r3, #10
 8007e68:	617b      	str	r3, [r7, #20]
 8007e6a:	e02b      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	4a26      	ldr	r2, [pc, #152]	; (8007f08 <USB_SetTurnaroundTime+0x134>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d906      	bls.n	8007e82 <USB_SetTurnaroundTime+0xae>
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	4a25      	ldr	r2, [pc, #148]	; (8007f0c <USB_SetTurnaroundTime+0x138>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d202      	bcs.n	8007e82 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007e7c:	2309      	movs	r3, #9
 8007e7e:	617b      	str	r3, [r7, #20]
 8007e80:	e020      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	4a21      	ldr	r2, [pc, #132]	; (8007f0c <USB_SetTurnaroundTime+0x138>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d306      	bcc.n	8007e98 <USB_SetTurnaroundTime+0xc4>
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	4a20      	ldr	r2, [pc, #128]	; (8007f10 <USB_SetTurnaroundTime+0x13c>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d802      	bhi.n	8007e98 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007e92:	2308      	movs	r3, #8
 8007e94:	617b      	str	r3, [r7, #20]
 8007e96:	e015      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	4a1d      	ldr	r2, [pc, #116]	; (8007f10 <USB_SetTurnaroundTime+0x13c>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d906      	bls.n	8007eae <USB_SetTurnaroundTime+0xda>
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	4a1c      	ldr	r2, [pc, #112]	; (8007f14 <USB_SetTurnaroundTime+0x140>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d202      	bcs.n	8007eae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007ea8:	2307      	movs	r3, #7
 8007eaa:	617b      	str	r3, [r7, #20]
 8007eac:	e00a      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007eae:	2306      	movs	r3, #6
 8007eb0:	617b      	str	r3, [r7, #20]
 8007eb2:	e007      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007eb4:	79fb      	ldrb	r3, [r7, #7]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d102      	bne.n	8007ec0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007eba:	2309      	movs	r3, #9
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	e001      	b.n	8007ec4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007ec0:	2309      	movs	r3, #9
 8007ec2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	68da      	ldr	r2, [r3, #12]
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	029b      	lsls	r3, r3, #10
 8007ed8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007edc:	431a      	orrs	r2, r3
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	371c      	adds	r7, #28
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr
 8007ef0:	00d8acbf 	.word	0x00d8acbf
 8007ef4:	00e4e1c0 	.word	0x00e4e1c0
 8007ef8:	00f42400 	.word	0x00f42400
 8007efc:	01067380 	.word	0x01067380
 8007f00:	011a499f 	.word	0x011a499f
 8007f04:	01312cff 	.word	0x01312cff
 8007f08:	014ca43f 	.word	0x014ca43f
 8007f0c:	016e3600 	.word	0x016e3600
 8007f10:	01a6ab1f 	.word	0x01a6ab1f
 8007f14:	01e84800 	.word	0x01e84800

08007f18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	f043 0201 	orr.w	r2, r3, #1
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f2c:	2300      	movs	r3, #0
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	370c      	adds	r7, #12
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	689b      	ldr	r3, [r3, #8]
 8007f46:	f023 0201 	bic.w	r2, r3, #1
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	460b      	mov	r3, r1
 8007f66:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	68db      	ldr	r3, [r3, #12]
 8007f70:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007f78:	78fb      	ldrb	r3, [r7, #3]
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d115      	bne.n	8007faa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007f8a:	2001      	movs	r0, #1
 8007f8c:	f7fb f9cc 	bl	8003328 <HAL_Delay>
      ms++;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	3301      	adds	r3, #1
 8007f94:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 fa45 	bl	8009426 <USB_GetMode>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d01e      	beq.n	8007fe0 <USB_SetCurrentMode+0x84>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2b31      	cmp	r3, #49	; 0x31
 8007fa6:	d9f0      	bls.n	8007f8a <USB_SetCurrentMode+0x2e>
 8007fa8:	e01a      	b.n	8007fe0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007faa:	78fb      	ldrb	r3, [r7, #3]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d115      	bne.n	8007fdc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	68db      	ldr	r3, [r3, #12]
 8007fb4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007fbc:	2001      	movs	r0, #1
 8007fbe:	f7fb f9b3 	bl	8003328 <HAL_Delay>
      ms++;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f001 fa2c 	bl	8009426 <USB_GetMode>
 8007fce:	4603      	mov	r3, r0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d005      	beq.n	8007fe0 <USB_SetCurrentMode+0x84>
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2b31      	cmp	r3, #49	; 0x31
 8007fd8:	d9f0      	bls.n	8007fbc <USB_SetCurrentMode+0x60>
 8007fda:	e001      	b.n	8007fe0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007fdc:	2301      	movs	r3, #1
 8007fde:	e005      	b.n	8007fec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2b32      	cmp	r3, #50	; 0x32
 8007fe4:	d101      	bne.n	8007fea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e000      	b.n	8007fec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ff4:	b084      	sub	sp, #16
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b086      	sub	sp, #24
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
 8007ffe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008002:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800800e:	2300      	movs	r3, #0
 8008010:	613b      	str	r3, [r7, #16]
 8008012:	e009      	b.n	8008028 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	3340      	adds	r3, #64	; 0x40
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	2200      	movs	r2, #0
 8008020:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	3301      	adds	r3, #1
 8008026:	613b      	str	r3, [r7, #16]
 8008028:	693b      	ldr	r3, [r7, #16]
 800802a:	2b0e      	cmp	r3, #14
 800802c:	d9f2      	bls.n	8008014 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800802e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008030:	2b00      	cmp	r3, #0
 8008032:	d11c      	bne.n	800806e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008042:	f043 0302 	orr.w	r3, r3, #2
 8008046:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008058:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008064:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	639a      	str	r2, [r3, #56]	; 0x38
 800806c:	e00b      	b.n	8008086 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008072:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800808c:	461a      	mov	r2, r3
 800808e:	2300      	movs	r3, #0
 8008090:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008098:	4619      	mov	r1, r3
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080a0:	461a      	mov	r2, r3
 80080a2:	680b      	ldr	r3, [r1, #0]
 80080a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d10c      	bne.n	80080c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80080ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80080b2:	2100      	movs	r1, #0
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f965 	bl	8008384 <USB_SetDevSpeed>
 80080ba:	e008      	b.n	80080ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80080bc:	2101      	movs	r1, #1
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f960 	bl	8008384 <USB_SetDevSpeed>
 80080c4:	e003      	b.n	80080ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080c6:	2103      	movs	r1, #3
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 f95b 	bl	8008384 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080ce:	2110      	movs	r1, #16
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 f8f3 	bl	80082bc <USB_FlushTxFifo>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 f91f 	bl	8008324 <USB_FlushRxFifo>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d001      	beq.n	80080f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80080ec:	2301      	movs	r3, #1
 80080ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f6:	461a      	mov	r2, r3
 80080f8:	2300      	movs	r3, #0
 80080fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008102:	461a      	mov	r2, r3
 8008104:	2300      	movs	r3, #0
 8008106:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800810e:	461a      	mov	r2, r3
 8008110:	2300      	movs	r3, #0
 8008112:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008114:	2300      	movs	r3, #0
 8008116:	613b      	str	r3, [r7, #16]
 8008118:	e043      	b.n	80081a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800811a:	693b      	ldr	r3, [r7, #16]
 800811c:	015a      	lsls	r2, r3, #5
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	4413      	add	r3, r2
 8008122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800812c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008130:	d118      	bne.n	8008164 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d10a      	bne.n	800814e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008144:	461a      	mov	r2, r3
 8008146:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	e013      	b.n	8008176 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800814e:	693b      	ldr	r3, [r7, #16]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815a:	461a      	mov	r2, r3
 800815c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008160:	6013      	str	r3, [r2, #0]
 8008162:	e008      	b.n	8008176 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	015a      	lsls	r2, r3, #5
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4413      	add	r3, r2
 800816c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008170:	461a      	mov	r2, r3
 8008172:	2300      	movs	r3, #0
 8008174:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	4413      	add	r3, r2
 800817e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008182:	461a      	mov	r2, r3
 8008184:	2300      	movs	r3, #0
 8008186:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	015a      	lsls	r2, r3, #5
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	4413      	add	r3, r2
 8008190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008194:	461a      	mov	r2, r3
 8008196:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800819a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800819c:	693b      	ldr	r3, [r7, #16]
 800819e:	3301      	adds	r3, #1
 80081a0:	613b      	str	r3, [r7, #16]
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	693a      	ldr	r2, [r7, #16]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d3b7      	bcc.n	800811a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081aa:	2300      	movs	r3, #0
 80081ac:	613b      	str	r3, [r7, #16]
 80081ae:	e043      	b.n	8008238 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081b0:	693b      	ldr	r3, [r7, #16]
 80081b2:	015a      	lsls	r2, r3, #5
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4413      	add	r3, r2
 80081b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081c6:	d118      	bne.n	80081fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10a      	bne.n	80081e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081da:	461a      	mov	r2, r3
 80081dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	e013      	b.n	800820c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081e4:	693b      	ldr	r3, [r7, #16]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f0:	461a      	mov	r2, r3
 80081f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80081f6:	6013      	str	r3, [r2, #0]
 80081f8:	e008      	b.n	800820c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008206:	461a      	mov	r2, r3
 8008208:	2300      	movs	r3, #0
 800820a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4413      	add	r3, r2
 8008214:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008218:	461a      	mov	r2, r3
 800821a:	2300      	movs	r3, #0
 800821c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800821e:	693b      	ldr	r3, [r7, #16]
 8008220:	015a      	lsls	r2, r3, #5
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	4413      	add	r3, r2
 8008226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800822a:	461a      	mov	r2, r3
 800822c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008230:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	3301      	adds	r3, #1
 8008236:	613b      	str	r3, [r7, #16]
 8008238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	429a      	cmp	r2, r3
 800823e:	d3b7      	bcc.n	80081b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800824e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008252:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008260:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008264:	2b00      	cmp	r3, #0
 8008266:	d105      	bne.n	8008274 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	699b      	ldr	r3, [r3, #24]
 800826c:	f043 0210 	orr.w	r2, r3, #16
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699a      	ldr	r2, [r3, #24]
 8008278:	4b0f      	ldr	r3, [pc, #60]	; (80082b8 <USB_DevInit+0x2c4>)
 800827a:	4313      	orrs	r3, r2
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008282:	2b00      	cmp	r3, #0
 8008284:	d005      	beq.n	8008292 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	699b      	ldr	r3, [r3, #24]
 800828a:	f043 0208 	orr.w	r2, r3, #8
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008292:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008294:	2b01      	cmp	r3, #1
 8008296:	d107      	bne.n	80082a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	699b      	ldr	r3, [r3, #24]
 800829c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80082a0:	f043 0304 	orr.w	r3, r3, #4
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80082a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3718      	adds	r7, #24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082b4:	b004      	add	sp, #16
 80082b6:	4770      	bx	lr
 80082b8:	803c3800 	.word	0x803c3800

080082bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80082c6:	2300      	movs	r3, #0
 80082c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	3301      	adds	r3, #1
 80082ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	4a13      	ldr	r2, [pc, #76]	; (8008320 <USB_FlushTxFifo+0x64>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d901      	bls.n	80082dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e01b      	b.n	8008314 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	691b      	ldr	r3, [r3, #16]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	daf2      	bge.n	80082ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082e4:	2300      	movs	r3, #0
 80082e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	019b      	lsls	r3, r3, #6
 80082ec:	f043 0220 	orr.w	r2, r3, #32
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	3301      	adds	r3, #1
 80082f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	4a08      	ldr	r2, [pc, #32]	; (8008320 <USB_FlushTxFifo+0x64>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d901      	bls.n	8008306 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008302:	2303      	movs	r3, #3
 8008304:	e006      	b.n	8008314 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	f003 0320 	and.w	r3, r3, #32
 800830e:	2b20      	cmp	r3, #32
 8008310:	d0f0      	beq.n	80082f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	00030d40 	.word	0x00030d40

08008324 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	3301      	adds	r3, #1
 8008334:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	4a11      	ldr	r2, [pc, #68]	; (8008380 <USB_FlushRxFifo+0x5c>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d901      	bls.n	8008342 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800833e:	2303      	movs	r3, #3
 8008340:	e018      	b.n	8008374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	2b00      	cmp	r3, #0
 8008348:	daf2      	bge.n	8008330 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2210      	movs	r2, #16
 8008352:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	3301      	adds	r3, #1
 8008358:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	4a08      	ldr	r2, [pc, #32]	; (8008380 <USB_FlushRxFifo+0x5c>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d901      	bls.n	8008366 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008362:	2303      	movs	r3, #3
 8008364:	e006      	b.n	8008374 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	f003 0310 	and.w	r3, r3, #16
 800836e:	2b10      	cmp	r3, #16
 8008370:	d0f0      	beq.n	8008354 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008372:	2300      	movs	r3, #0
}
 8008374:	4618      	mov	r0, r3
 8008376:	3714      	adds	r7, #20
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr
 8008380:	00030d40 	.word	0x00030d40

08008384 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	460b      	mov	r3, r1
 800838e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	78fb      	ldrb	r3, [r7, #3]
 800839e:	68f9      	ldr	r1, [r7, #12]
 80083a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083a4:	4313      	orrs	r3, r2
 80083a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80083a8:	2300      	movs	r3, #0
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3714      	adds	r7, #20
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr

080083b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80083b6:	b480      	push	{r7}
 80083b8:	b087      	sub	sp, #28
 80083ba:	af00      	add	r7, sp, #0
 80083bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f003 0306 	and.w	r3, r3, #6
 80083ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d102      	bne.n	80083dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80083d6:	2300      	movs	r3, #0
 80083d8:	75fb      	strb	r3, [r7, #23]
 80083da:	e00a      	b.n	80083f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2b02      	cmp	r3, #2
 80083e0:	d002      	beq.n	80083e8 <USB_GetDevSpeed+0x32>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2b06      	cmp	r3, #6
 80083e6:	d102      	bne.n	80083ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80083e8:	2302      	movs	r3, #2
 80083ea:	75fb      	strb	r3, [r7, #23]
 80083ec:	e001      	b.n	80083f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80083ee:	230f      	movs	r3, #15
 80083f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80083f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	371c      	adds	r7, #28
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	785b      	ldrb	r3, [r3, #1]
 8008418:	2b01      	cmp	r3, #1
 800841a:	d13a      	bne.n	8008492 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008422:	69da      	ldr	r2, [r3, #28]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	f003 030f 	and.w	r3, r3, #15
 800842c:	2101      	movs	r1, #1
 800842e:	fa01 f303 	lsl.w	r3, r1, r3
 8008432:	b29b      	uxth	r3, r3
 8008434:	68f9      	ldr	r1, [r7, #12]
 8008436:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800843a:	4313      	orrs	r3, r2
 800843c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800843e:	68bb      	ldr	r3, [r7, #8]
 8008440:	015a      	lsls	r2, r3, #5
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	4413      	add	r3, r2
 8008446:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d155      	bne.n	8008500 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	015a      	lsls	r2, r3, #5
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	4413      	add	r3, r2
 800845c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	791b      	ldrb	r3, [r3, #4]
 800846e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008470:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	059b      	lsls	r3, r3, #22
 8008476:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008478:	4313      	orrs	r3, r2
 800847a:	68ba      	ldr	r2, [r7, #8]
 800847c:	0151      	lsls	r1, r2, #5
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	440a      	add	r2, r1
 8008482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800848a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	e036      	b.n	8008500 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008498:	69da      	ldr	r2, [r3, #28]
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	f003 030f 	and.w	r3, r3, #15
 80084a2:	2101      	movs	r1, #1
 80084a4:	fa01 f303 	lsl.w	r3, r1, r3
 80084a8:	041b      	lsls	r3, r3, #16
 80084aa:	68f9      	ldr	r1, [r7, #12]
 80084ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084b0:	4313      	orrs	r3, r2
 80084b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	015a      	lsls	r2, r3, #5
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4413      	add	r3, r2
 80084bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d11a      	bne.n	8008500 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084d6:	681a      	ldr	r2, [r3, #0]
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	791b      	ldrb	r3, [r3, #4]
 80084e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084e6:	430b      	orrs	r3, r1
 80084e8:	4313      	orrs	r3, r2
 80084ea:	68ba      	ldr	r2, [r7, #8]
 80084ec:	0151      	lsls	r1, r2, #5
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	440a      	add	r2, r1
 80084f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008500:	2300      	movs	r3, #0
}
 8008502:	4618      	mov	r0, r3
 8008504:	3714      	adds	r7, #20
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
	...

08008510 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008510:	b480      	push	{r7}
 8008512:	b085      	sub	sp, #20
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	785b      	ldrb	r3, [r3, #1]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d161      	bne.n	80085f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	015a      	lsls	r2, r3, #5
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	4413      	add	r3, r2
 8008534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800853e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008542:	d11f      	bne.n	8008584 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	4413      	add	r3, r2
 800854c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	68ba      	ldr	r2, [r7, #8]
 8008554:	0151      	lsls	r1, r2, #5
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	440a      	add	r2, r1
 800855a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800855e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008562:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	0151      	lsls	r1, r2, #5
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	440a      	add	r2, r1
 800857a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800857e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008582:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800858a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	781b      	ldrb	r3, [r3, #0]
 8008590:	f003 030f 	and.w	r3, r3, #15
 8008594:	2101      	movs	r1, #1
 8008596:	fa01 f303 	lsl.w	r3, r1, r3
 800859a:	b29b      	uxth	r3, r3
 800859c:	43db      	mvns	r3, r3
 800859e:	68f9      	ldr	r1, [r7, #12]
 80085a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085a4:	4013      	ands	r3, r2
 80085a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085ae:	69da      	ldr	r2, [r3, #28]
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	f003 030f 	and.w	r3, r3, #15
 80085b8:	2101      	movs	r1, #1
 80085ba:	fa01 f303 	lsl.w	r3, r1, r3
 80085be:	b29b      	uxth	r3, r3
 80085c0:	43db      	mvns	r3, r3
 80085c2:	68f9      	ldr	r1, [r7, #12]
 80085c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80085c8:	4013      	ands	r3, r2
 80085ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	015a      	lsls	r2, r3, #5
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085d8:	681a      	ldr	r2, [r3, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	0159      	lsls	r1, r3, #5
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	440b      	add	r3, r1
 80085e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085e6:	4619      	mov	r1, r3
 80085e8:	4b35      	ldr	r3, [pc, #212]	; (80086c0 <USB_DeactivateEndpoint+0x1b0>)
 80085ea:	4013      	ands	r3, r2
 80085ec:	600b      	str	r3, [r1, #0]
 80085ee:	e060      	b.n	80086b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	015a      	lsls	r2, r3, #5
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	4413      	add	r3, r2
 80085f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008602:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008606:	d11f      	bne.n	8008648 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008608:	68bb      	ldr	r3, [r7, #8]
 800860a:	015a      	lsls	r2, r3, #5
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4413      	add	r3, r2
 8008610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	0151      	lsls	r1, r2, #5
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	440a      	add	r2, r1
 800861e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008622:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008626:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	015a      	lsls	r2, r3, #5
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	4413      	add	r3, r2
 8008630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	0151      	lsls	r1, r2, #5
 800863a:	68fa      	ldr	r2, [r7, #12]
 800863c:	440a      	add	r2, r1
 800863e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008642:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008646:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800864e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	f003 030f 	and.w	r3, r3, #15
 8008658:	2101      	movs	r1, #1
 800865a:	fa01 f303 	lsl.w	r3, r1, r3
 800865e:	041b      	lsls	r3, r3, #16
 8008660:	43db      	mvns	r3, r3
 8008662:	68f9      	ldr	r1, [r7, #12]
 8008664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008668:	4013      	ands	r3, r2
 800866a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008672:	69da      	ldr	r2, [r3, #28]
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	f003 030f 	and.w	r3, r3, #15
 800867c:	2101      	movs	r1, #1
 800867e:	fa01 f303 	lsl.w	r3, r1, r3
 8008682:	041b      	lsls	r3, r3, #16
 8008684:	43db      	mvns	r3, r3
 8008686:	68f9      	ldr	r1, [r7, #12]
 8008688:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800868c:	4013      	ands	r3, r2
 800868e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	4413      	add	r3, r2
 8008698:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	0159      	lsls	r1, r3, #5
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	440b      	add	r3, r1
 80086a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80086aa:	4619      	mov	r1, r3
 80086ac:	4b05      	ldr	r3, [pc, #20]	; (80086c4 <USB_DeactivateEndpoint+0x1b4>)
 80086ae:	4013      	ands	r3, r2
 80086b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3714      	adds	r7, #20
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr
 80086c0:	ec337800 	.word	0xec337800
 80086c4:	eff37800 	.word	0xeff37800

080086c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b08a      	sub	sp, #40	; 0x28
 80086cc:	af02      	add	r7, sp, #8
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	4613      	mov	r3, r2
 80086d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80086da:	68bb      	ldr	r3, [r7, #8]
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	785b      	ldrb	r3, [r3, #1]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	f040 815c 	bne.w	80089a2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d132      	bne.n	8008758 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	015a      	lsls	r2, r3, #5
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	4413      	add	r3, r2
 80086fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086fe:	691b      	ldr	r3, [r3, #16]
 8008700:	69ba      	ldr	r2, [r7, #24]
 8008702:	0151      	lsls	r1, r2, #5
 8008704:	69fa      	ldr	r2, [r7, #28]
 8008706:	440a      	add	r2, r1
 8008708:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800870c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008710:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008714:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008722:	691b      	ldr	r3, [r3, #16]
 8008724:	69ba      	ldr	r2, [r7, #24]
 8008726:	0151      	lsls	r1, r2, #5
 8008728:	69fa      	ldr	r2, [r7, #28]
 800872a:	440a      	add	r2, r1
 800872c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008730:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008734:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008736:	69bb      	ldr	r3, [r7, #24]
 8008738:	015a      	lsls	r2, r3, #5
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	4413      	add	r3, r2
 800873e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008742:	691b      	ldr	r3, [r3, #16]
 8008744:	69ba      	ldr	r2, [r7, #24]
 8008746:	0151      	lsls	r1, r2, #5
 8008748:	69fa      	ldr	r2, [r7, #28]
 800874a:	440a      	add	r2, r1
 800874c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008750:	0cdb      	lsrs	r3, r3, #19
 8008752:	04db      	lsls	r3, r3, #19
 8008754:	6113      	str	r3, [r2, #16]
 8008756:	e074      	b.n	8008842 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	015a      	lsls	r2, r3, #5
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	4413      	add	r3, r2
 8008760:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008764:	691b      	ldr	r3, [r3, #16]
 8008766:	69ba      	ldr	r2, [r7, #24]
 8008768:	0151      	lsls	r1, r2, #5
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	440a      	add	r2, r1
 800876e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008772:	0cdb      	lsrs	r3, r3, #19
 8008774:	04db      	lsls	r3, r3, #19
 8008776:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	4413      	add	r3, r2
 8008780:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	0151      	lsls	r1, r2, #5
 800878a:	69fa      	ldr	r2, [r7, #28]
 800878c:	440a      	add	r2, r1
 800878e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008792:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008796:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800879a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	015a      	lsls	r2, r3, #5
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	4413      	add	r3, r2
 80087a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087a8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6999      	ldr	r1, [r3, #24]
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	68db      	ldr	r3, [r3, #12]
 80087b2:	440b      	add	r3, r1
 80087b4:	1e59      	subs	r1, r3, #1
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80087be:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80087c0:	4b9d      	ldr	r3, [pc, #628]	; (8008a38 <USB_EPStartXfer+0x370>)
 80087c2:	400b      	ands	r3, r1
 80087c4:	69b9      	ldr	r1, [r7, #24]
 80087c6:	0148      	lsls	r0, r1, #5
 80087c8:	69f9      	ldr	r1, [r7, #28]
 80087ca:	4401      	add	r1, r0
 80087cc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087d0:	4313      	orrs	r3, r2
 80087d2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80087d4:	69bb      	ldr	r3, [r7, #24]
 80087d6:	015a      	lsls	r2, r3, #5
 80087d8:	69fb      	ldr	r3, [r7, #28]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e0:	691a      	ldr	r2, [r3, #16]
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087ea:	69b9      	ldr	r1, [r7, #24]
 80087ec:	0148      	lsls	r0, r1, #5
 80087ee:	69f9      	ldr	r1, [r7, #28]
 80087f0:	4401      	add	r1, r0
 80087f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087f6:	4313      	orrs	r3, r2
 80087f8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	791b      	ldrb	r3, [r3, #4]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d11f      	bne.n	8008842 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008802:	69bb      	ldr	r3, [r7, #24]
 8008804:	015a      	lsls	r2, r3, #5
 8008806:	69fb      	ldr	r3, [r7, #28]
 8008808:	4413      	add	r3, r2
 800880a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	0151      	lsls	r1, r2, #5
 8008814:	69fa      	ldr	r2, [r7, #28]
 8008816:	440a      	add	r2, r1
 8008818:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800881c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008820:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	015a      	lsls	r2, r3, #5
 8008826:	69fb      	ldr	r3, [r7, #28]
 8008828:	4413      	add	r3, r2
 800882a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800882e:	691b      	ldr	r3, [r3, #16]
 8008830:	69ba      	ldr	r2, [r7, #24]
 8008832:	0151      	lsls	r1, r2, #5
 8008834:	69fa      	ldr	r2, [r7, #28]
 8008836:	440a      	add	r2, r1
 8008838:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800883c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008840:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008842:	79fb      	ldrb	r3, [r7, #7]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d14b      	bne.n	80088e0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	695b      	ldr	r3, [r3, #20]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d009      	beq.n	8008864 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008850:	69bb      	ldr	r3, [r7, #24]
 8008852:	015a      	lsls	r2, r3, #5
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	4413      	add	r3, r2
 8008858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800885c:	461a      	mov	r2, r3
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	695b      	ldr	r3, [r3, #20]
 8008862:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	791b      	ldrb	r3, [r3, #4]
 8008868:	2b01      	cmp	r3, #1
 800886a:	d128      	bne.n	80088be <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008878:	2b00      	cmp	r3, #0
 800887a:	d110      	bne.n	800889e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800887c:	69bb      	ldr	r3, [r7, #24]
 800887e:	015a      	lsls	r2, r3, #5
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	4413      	add	r3, r2
 8008884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	0151      	lsls	r1, r2, #5
 800888e:	69fa      	ldr	r2, [r7, #28]
 8008890:	440a      	add	r2, r1
 8008892:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008896:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800889a:	6013      	str	r3, [r2, #0]
 800889c:	e00f      	b.n	80088be <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800889e:	69bb      	ldr	r3, [r7, #24]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	69ba      	ldr	r2, [r7, #24]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	69fa      	ldr	r2, [r7, #28]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088bc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	69fb      	ldr	r3, [r7, #28]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	0151      	lsls	r1, r2, #5
 80088d0:	69fa      	ldr	r2, [r7, #28]
 80088d2:	440a      	add	r2, r1
 80088d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088dc:	6013      	str	r3, [r2, #0]
 80088de:	e133      	b.n	8008b48 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088e0:	69bb      	ldr	r3, [r7, #24]
 80088e2:	015a      	lsls	r2, r3, #5
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	4413      	add	r3, r2
 80088e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69ba      	ldr	r2, [r7, #24]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	69fa      	ldr	r2, [r7, #28]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80088fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80088fe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	791b      	ldrb	r3, [r3, #4]
 8008904:	2b01      	cmp	r3, #1
 8008906:	d015      	beq.n	8008934 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	699b      	ldr	r3, [r3, #24]
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 811b 	beq.w	8008b48 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008918:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	f003 030f 	and.w	r3, r3, #15
 8008922:	2101      	movs	r1, #1
 8008924:	fa01 f303 	lsl.w	r3, r1, r3
 8008928:	69f9      	ldr	r1, [r7, #28]
 800892a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800892e:	4313      	orrs	r3, r2
 8008930:	634b      	str	r3, [r1, #52]	; 0x34
 8008932:	e109      	b.n	8008b48 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008940:	2b00      	cmp	r3, #0
 8008942:	d110      	bne.n	8008966 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008944:	69bb      	ldr	r3, [r7, #24]
 8008946:	015a      	lsls	r2, r3, #5
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	4413      	add	r3, r2
 800894c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	69ba      	ldr	r2, [r7, #24]
 8008954:	0151      	lsls	r1, r2, #5
 8008956:	69fa      	ldr	r2, [r7, #28]
 8008958:	440a      	add	r2, r1
 800895a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800895e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008962:	6013      	str	r3, [r2, #0]
 8008964:	e00f      	b.n	8008986 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	69fb      	ldr	r3, [r7, #28]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	69ba      	ldr	r2, [r7, #24]
 8008976:	0151      	lsls	r1, r2, #5
 8008978:	69fa      	ldr	r2, [r7, #28]
 800897a:	440a      	add	r2, r1
 800897c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008984:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	6919      	ldr	r1, [r3, #16]
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	781a      	ldrb	r2, [r3, #0]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	699b      	ldr	r3, [r3, #24]
 8008992:	b298      	uxth	r0, r3
 8008994:	79fb      	ldrb	r3, [r7, #7]
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	4603      	mov	r3, r0
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f000 fade 	bl	8008f5c <USB_WritePacket>
 80089a0:	e0d2      	b.n	8008b48 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	015a      	lsls	r2, r3, #5
 80089a6:	69fb      	ldr	r3, [r7, #28]
 80089a8:	4413      	add	r3, r2
 80089aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	69ba      	ldr	r2, [r7, #24]
 80089b2:	0151      	lsls	r1, r2, #5
 80089b4:	69fa      	ldr	r2, [r7, #28]
 80089b6:	440a      	add	r2, r1
 80089b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089bc:	0cdb      	lsrs	r3, r3, #19
 80089be:	04db      	lsls	r3, r3, #19
 80089c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089ce:	691b      	ldr	r3, [r3, #16]
 80089d0:	69ba      	ldr	r2, [r7, #24]
 80089d2:	0151      	lsls	r1, r2, #5
 80089d4:	69fa      	ldr	r2, [r7, #28]
 80089d6:	440a      	add	r2, r1
 80089d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089dc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80089e0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80089e4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	699b      	ldr	r3, [r3, #24]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d126      	bne.n	8008a3c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80089ee:	69bb      	ldr	r3, [r7, #24]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089fa:	691a      	ldr	r2, [r3, #16]
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	68db      	ldr	r3, [r3, #12]
 8008a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a04:	69b9      	ldr	r1, [r7, #24]
 8008a06:	0148      	lsls	r0, r1, #5
 8008a08:	69f9      	ldr	r1, [r7, #28]
 8008a0a:	4401      	add	r1, r0
 8008a0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a10:	4313      	orrs	r3, r2
 8008a12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	015a      	lsls	r2, r3, #5
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	69ba      	ldr	r2, [r7, #24]
 8008a24:	0151      	lsls	r1, r2, #5
 8008a26:	69fa      	ldr	r2, [r7, #28]
 8008a28:	440a      	add	r2, r1
 8008a2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008a32:	6113      	str	r3, [r2, #16]
 8008a34:	e03a      	b.n	8008aac <USB_EPStartXfer+0x3e4>
 8008a36:	bf00      	nop
 8008a38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	699a      	ldr	r2, [r3, #24]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	68db      	ldr	r3, [r3, #12]
 8008a44:	4413      	add	r3, r2
 8008a46:	1e5a      	subs	r2, r3, #1
 8008a48:	68bb      	ldr	r3, [r7, #8]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a50:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008a52:	68bb      	ldr	r3, [r7, #8]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	8afa      	ldrh	r2, [r7, #22]
 8008a58:	fb03 f202 	mul.w	r2, r3, r2
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a6c:	691a      	ldr	r2, [r3, #16]
 8008a6e:	8afb      	ldrh	r3, [r7, #22]
 8008a70:	04d9      	lsls	r1, r3, #19
 8008a72:	4b38      	ldr	r3, [pc, #224]	; (8008b54 <USB_EPStartXfer+0x48c>)
 8008a74:	400b      	ands	r3, r1
 8008a76:	69b9      	ldr	r1, [r7, #24]
 8008a78:	0148      	lsls	r0, r1, #5
 8008a7a:	69f9      	ldr	r1, [r7, #28]
 8008a7c:	4401      	add	r1, r0
 8008a7e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008a82:	4313      	orrs	r3, r2
 8008a84:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008a86:	69bb      	ldr	r3, [r7, #24]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a92:	691a      	ldr	r2, [r3, #16]
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	69db      	ldr	r3, [r3, #28]
 8008a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a9c:	69b9      	ldr	r1, [r7, #24]
 8008a9e:	0148      	lsls	r0, r1, #5
 8008aa0:	69f9      	ldr	r1, [r7, #28]
 8008aa2:	4401      	add	r1, r0
 8008aa4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008aac:	79fb      	ldrb	r3, [r7, #7]
 8008aae:	2b01      	cmp	r3, #1
 8008ab0:	d10d      	bne.n	8008ace <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d009      	beq.n	8008ace <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	6919      	ldr	r1, [r3, #16]
 8008abe:	69bb      	ldr	r3, [r7, #24]
 8008ac0:	015a      	lsls	r2, r3, #5
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	4413      	add	r3, r2
 8008ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aca:	460a      	mov	r2, r1
 8008acc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	791b      	ldrb	r3, [r3, #4]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d128      	bne.n	8008b28 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d110      	bne.n	8008b08 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	015a      	lsls	r2, r3, #5
 8008aea:	69fb      	ldr	r3, [r7, #28]
 8008aec:	4413      	add	r3, r2
 8008aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	69ba      	ldr	r2, [r7, #24]
 8008af6:	0151      	lsls	r1, r2, #5
 8008af8:	69fa      	ldr	r2, [r7, #28]
 8008afa:	440a      	add	r2, r1
 8008afc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008b04:	6013      	str	r3, [r2, #0]
 8008b06:	e00f      	b.n	8008b28 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	69fb      	ldr	r3, [r7, #28]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	0151      	lsls	r1, r2, #5
 8008b1a:	69fa      	ldr	r2, [r7, #28]
 8008b1c:	440a      	add	r2, r1
 8008b1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b26:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	015a      	lsls	r2, r3, #5
 8008b2c:	69fb      	ldr	r3, [r7, #28]
 8008b2e:	4413      	add	r3, r2
 8008b30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	69ba      	ldr	r2, [r7, #24]
 8008b38:	0151      	lsls	r1, r2, #5
 8008b3a:	69fa      	ldr	r2, [r7, #28]
 8008b3c:	440a      	add	r2, r1
 8008b3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008b46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3720      	adds	r7, #32
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	1ff80000 	.word	0x1ff80000

08008b58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b087      	sub	sp, #28
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	60b9      	str	r1, [r7, #8]
 8008b62:	4613      	mov	r3, r2
 8008b64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	781b      	ldrb	r3, [r3, #0]
 8008b6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008b70:	68bb      	ldr	r3, [r7, #8]
 8008b72:	785b      	ldrb	r3, [r3, #1]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	f040 80ce 	bne.w	8008d16 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	699b      	ldr	r3, [r3, #24]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d132      	bne.n	8008be8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	015a      	lsls	r2, r3, #5
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	4413      	add	r3, r2
 8008b8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b8e:	691b      	ldr	r3, [r3, #16]
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	0151      	lsls	r1, r2, #5
 8008b94:	697a      	ldr	r2, [r7, #20]
 8008b96:	440a      	add	r2, r1
 8008b98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008ba0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008ba4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	015a      	lsls	r2, r3, #5
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	4413      	add	r3, r2
 8008bae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	693a      	ldr	r2, [r7, #16]
 8008bb6:	0151      	lsls	r1, r2, #5
 8008bb8:	697a      	ldr	r2, [r7, #20]
 8008bba:	440a      	add	r2, r1
 8008bbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008bc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008bc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	015a      	lsls	r2, r3, #5
 8008bca:	697b      	ldr	r3, [r7, #20]
 8008bcc:	4413      	add	r3, r2
 8008bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bd2:	691b      	ldr	r3, [r3, #16]
 8008bd4:	693a      	ldr	r2, [r7, #16]
 8008bd6:	0151      	lsls	r1, r2, #5
 8008bd8:	697a      	ldr	r2, [r7, #20]
 8008bda:	440a      	add	r2, r1
 8008bdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008be0:	0cdb      	lsrs	r3, r3, #19
 8008be2:	04db      	lsls	r3, r3, #19
 8008be4:	6113      	str	r3, [r2, #16]
 8008be6:	e04e      	b.n	8008c86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	015a      	lsls	r2, r3, #5
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	4413      	add	r3, r2
 8008bf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bf4:	691b      	ldr	r3, [r3, #16]
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	0151      	lsls	r1, r2, #5
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	440a      	add	r2, r1
 8008bfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c02:	0cdb      	lsrs	r3, r3, #19
 8008c04:	04db      	lsls	r3, r3, #19
 8008c06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	015a      	lsls	r2, r3, #5
 8008c0c:	697b      	ldr	r3, [r7, #20]
 8008c0e:	4413      	add	r3, r2
 8008c10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	693a      	ldr	r2, [r7, #16]
 8008c18:	0151      	lsls	r1, r2, #5
 8008c1a:	697a      	ldr	r2, [r7, #20]
 8008c1c:	440a      	add	r2, r1
 8008c1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c22:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008c26:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008c2a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	699a      	ldr	r2, [r3, #24]
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	68db      	ldr	r3, [r3, #12]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d903      	bls.n	8008c40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	68da      	ldr	r2, [r3, #12]
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	697b      	ldr	r3, [r7, #20]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	693a      	ldr	r2, [r7, #16]
 8008c50:	0151      	lsls	r1, r2, #5
 8008c52:	697a      	ldr	r2, [r7, #20]
 8008c54:	440a      	add	r2, r1
 8008c56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	015a      	lsls	r2, r3, #5
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	4413      	add	r3, r2
 8008c68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c6c:	691a      	ldr	r2, [r3, #16]
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	699b      	ldr	r3, [r3, #24]
 8008c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c76:	6939      	ldr	r1, [r7, #16]
 8008c78:	0148      	lsls	r0, r1, #5
 8008c7a:	6979      	ldr	r1, [r7, #20]
 8008c7c:	4401      	add	r1, r0
 8008c7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008c82:	4313      	orrs	r3, r2
 8008c84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008c86:	79fb      	ldrb	r3, [r7, #7]
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d11e      	bne.n	8008cca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	695b      	ldr	r3, [r3, #20]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d009      	beq.n	8008ca8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	015a      	lsls	r2, r3, #5
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	4413      	add	r3, r2
 8008c9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	695b      	ldr	r3, [r3, #20]
 8008ca6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	015a      	lsls	r2, r3, #5
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	4413      	add	r3, r2
 8008cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	693a      	ldr	r2, [r7, #16]
 8008cb8:	0151      	lsls	r1, r2, #5
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	440a      	add	r2, r1
 8008cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008cc6:	6013      	str	r3, [r2, #0]
 8008cc8:	e097      	b.n	8008dfa <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	015a      	lsls	r2, r3, #5
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	0151      	lsls	r1, r2, #5
 8008cdc:	697a      	ldr	r2, [r7, #20]
 8008cde:	440a      	add	r2, r1
 8008ce0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ce4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ce8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	f000 8083 	beq.w	8008dfa <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	781b      	ldrb	r3, [r3, #0]
 8008d00:	f003 030f 	and.w	r3, r3, #15
 8008d04:	2101      	movs	r1, #1
 8008d06:	fa01 f303 	lsl.w	r3, r1, r3
 8008d0a:	6979      	ldr	r1, [r7, #20]
 8008d0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d10:	4313      	orrs	r3, r2
 8008d12:	634b      	str	r3, [r1, #52]	; 0x34
 8008d14:	e071      	b.n	8008dfa <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	015a      	lsls	r2, r3, #5
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d22:	691b      	ldr	r3, [r3, #16]
 8008d24:	693a      	ldr	r2, [r7, #16]
 8008d26:	0151      	lsls	r1, r2, #5
 8008d28:	697a      	ldr	r2, [r7, #20]
 8008d2a:	440a      	add	r2, r1
 8008d2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d30:	0cdb      	lsrs	r3, r3, #19
 8008d32:	04db      	lsls	r3, r3, #19
 8008d34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008d36:	693b      	ldr	r3, [r7, #16]
 8008d38:	015a      	lsls	r2, r3, #5
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d42:	691b      	ldr	r3, [r3, #16]
 8008d44:	693a      	ldr	r2, [r7, #16]
 8008d46:	0151      	lsls	r1, r2, #5
 8008d48:	697a      	ldr	r2, [r7, #20]
 8008d4a:	440a      	add	r2, r1
 8008d4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008d54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008d58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	699b      	ldr	r3, [r3, #24]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d003      	beq.n	8008d6a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	68da      	ldr	r2, [r3, #12]
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	697b      	ldr	r3, [r7, #20]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d7e:	691b      	ldr	r3, [r3, #16]
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	0151      	lsls	r1, r2, #5
 8008d84:	697a      	ldr	r2, [r7, #20]
 8008d86:	440a      	add	r2, r1
 8008d88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	015a      	lsls	r2, r3, #5
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	4413      	add	r3, r2
 8008d9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d9e:	691a      	ldr	r2, [r3, #16]
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	69db      	ldr	r3, [r3, #28]
 8008da4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008da8:	6939      	ldr	r1, [r7, #16]
 8008daa:	0148      	lsls	r0, r1, #5
 8008dac:	6979      	ldr	r1, [r7, #20]
 8008dae:	4401      	add	r1, r0
 8008db0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008db4:	4313      	orrs	r3, r2
 8008db6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8008db8:	79fb      	ldrb	r3, [r7, #7]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	d10d      	bne.n	8008dda <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	691b      	ldr	r3, [r3, #16]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d009      	beq.n	8008dda <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	6919      	ldr	r1, [r3, #16]
 8008dca:	693b      	ldr	r3, [r7, #16]
 8008dcc:	015a      	lsls	r2, r3, #5
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd6:	460a      	mov	r2, r1
 8008dd8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	015a      	lsls	r2, r3, #5
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	4413      	add	r3, r2
 8008de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	0151      	lsls	r1, r2, #5
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	440a      	add	r2, r1
 8008df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008df8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	371c      	adds	r7, #28
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b087      	sub	sp, #28
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	785b      	ldrb	r3, [r3, #1]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d14a      	bne.n	8008ebc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	015a      	lsls	r2, r3, #5
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e3e:	f040 8086 	bne.w	8008f4e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	683a      	ldr	r2, [r7, #0]
 8008e54:	7812      	ldrb	r2, [r2, #0]
 8008e56:	0151      	lsls	r1, r2, #5
 8008e58:	693a      	ldr	r2, [r7, #16]
 8008e5a:	440a      	add	r2, r1
 8008e5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008e64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	781b      	ldrb	r3, [r3, #0]
 8008e6a:	015a      	lsls	r2, r3, #5
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	4413      	add	r3, r2
 8008e70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	683a      	ldr	r2, [r7, #0]
 8008e78:	7812      	ldrb	r2, [r2, #0]
 8008e7a:	0151      	lsls	r1, r2, #5
 8008e7c:	693a      	ldr	r2, [r7, #16]
 8008e7e:	440a      	add	r2, r1
 8008e80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f242 7210 	movw	r2, #10000	; 0x2710
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d902      	bls.n	8008ea0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	75fb      	strb	r3, [r7, #23]
          break;
 8008e9e:	e056      	b.n	8008f4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	015a      	lsls	r2, r3, #5
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008eb4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008eb8:	d0e7      	beq.n	8008e8a <USB_EPStopXfer+0x82>
 8008eba:	e048      	b.n	8008f4e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	781b      	ldrb	r3, [r3, #0]
 8008ec0:	015a      	lsls	r2, r3, #5
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	4413      	add	r3, r2
 8008ec6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ed0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ed4:	d13b      	bne.n	8008f4e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	015a      	lsls	r2, r3, #5
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	4413      	add	r3, r2
 8008ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	7812      	ldrb	r2, [r2, #0]
 8008eea:	0151      	lsls	r1, r2, #5
 8008eec:	693a      	ldr	r2, [r7, #16]
 8008eee:	440a      	add	r2, r1
 8008ef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ef4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008ef8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	781b      	ldrb	r3, [r3, #0]
 8008efe:	015a      	lsls	r2, r3, #5
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	4413      	add	r3, r2
 8008f04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	683a      	ldr	r2, [r7, #0]
 8008f0c:	7812      	ldrb	r2, [r2, #0]
 8008f0e:	0151      	lsls	r1, r2, #5
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	440a      	add	r2, r1
 8008f14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008f1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	3301      	adds	r3, #1
 8008f22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f242 7210 	movw	r2, #10000	; 0x2710
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d902      	bls.n	8008f34 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	75fb      	strb	r3, [r7, #23]
          break;
 8008f32:	e00c      	b.n	8008f4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	015a      	lsls	r2, r3, #5
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f4c:	d0e7      	beq.n	8008f1e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	371c      	adds	r7, #28
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b089      	sub	sp, #36	; 0x24
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	4611      	mov	r1, r2
 8008f68:	461a      	mov	r2, r3
 8008f6a:	460b      	mov	r3, r1
 8008f6c:	71fb      	strb	r3, [r7, #7]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d123      	bne.n	8008fca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008f82:	88bb      	ldrh	r3, [r7, #4]
 8008f84:	3303      	adds	r3, #3
 8008f86:	089b      	lsrs	r3, r3, #2
 8008f88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	61bb      	str	r3, [r7, #24]
 8008f8e:	e018      	b.n	8008fc2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008f90:	79fb      	ldrb	r3, [r7, #7]
 8008f92:	031a      	lsls	r2, r3, #12
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	4413      	add	r3, r2
 8008f98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f9c:	461a      	mov	r2, r3
 8008f9e:	69fb      	ldr	r3, [r7, #28]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	3301      	adds	r3, #1
 8008fae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	61bb      	str	r3, [r7, #24]
 8008fc2:	69ba      	ldr	r2, [r7, #24]
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d3e2      	bcc.n	8008f90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3724      	adds	r7, #36	; 0x24
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b08b      	sub	sp, #44	; 0x2c
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008fee:	88fb      	ldrh	r3, [r7, #6]
 8008ff0:	089b      	lsrs	r3, r3, #2
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008ff6:	88fb      	ldrh	r3, [r7, #6]
 8008ff8:	f003 0303 	and.w	r3, r3, #3
 8008ffc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008ffe:	2300      	movs	r3, #0
 8009000:	623b      	str	r3, [r7, #32]
 8009002:	e014      	b.n	800902e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900e:	601a      	str	r2, [r3, #0]
    pDest++;
 8009010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009012:	3301      	adds	r3, #1
 8009014:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	3301      	adds	r3, #1
 800901a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800901c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901e:	3301      	adds	r3, #1
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009024:	3301      	adds	r3, #1
 8009026:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009028:	6a3b      	ldr	r3, [r7, #32]
 800902a:	3301      	adds	r3, #1
 800902c:	623b      	str	r3, [r7, #32]
 800902e:	6a3a      	ldr	r2, [r7, #32]
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	429a      	cmp	r2, r3
 8009034:	d3e6      	bcc.n	8009004 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009036:	8bfb      	ldrh	r3, [r7, #30]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d01e      	beq.n	800907a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800903c:	2300      	movs	r3, #0
 800903e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009046:	461a      	mov	r2, r3
 8009048:	f107 0310 	add.w	r3, r7, #16
 800904c:	6812      	ldr	r2, [r2, #0]
 800904e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009050:	693a      	ldr	r2, [r7, #16]
 8009052:	6a3b      	ldr	r3, [r7, #32]
 8009054:	b2db      	uxtb	r3, r3
 8009056:	00db      	lsls	r3, r3, #3
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	b2da      	uxtb	r2, r3
 800905e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009060:	701a      	strb	r2, [r3, #0]
      i++;
 8009062:	6a3b      	ldr	r3, [r7, #32]
 8009064:	3301      	adds	r3, #1
 8009066:	623b      	str	r3, [r7, #32]
      pDest++;
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906a:	3301      	adds	r3, #1
 800906c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800906e:	8bfb      	ldrh	r3, [r7, #30]
 8009070:	3b01      	subs	r3, #1
 8009072:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009074:	8bfb      	ldrh	r3, [r7, #30]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d1ea      	bne.n	8009050 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800907a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800907c:	4618      	mov	r0, r3
 800907e:	372c      	adds	r7, #44	; 0x2c
 8009080:	46bd      	mov	sp, r7
 8009082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009086:	4770      	bx	lr

08009088 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009088:	b480      	push	{r7}
 800908a:	b085      	sub	sp, #20
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
 8009090:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	785b      	ldrb	r3, [r3, #1]
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d12c      	bne.n	80090fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	db12      	blt.n	80090dc <USB_EPSetStall+0x54>
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00f      	beq.n	80090dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	68ba      	ldr	r2, [r7, #8]
 80090cc:	0151      	lsls	r1, r2, #5
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	440a      	add	r2, r1
 80090d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80090da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	015a      	lsls	r2, r3, #5
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4413      	add	r3, r2
 80090e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	68ba      	ldr	r2, [r7, #8]
 80090ec:	0151      	lsls	r1, r2, #5
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	440a      	add	r2, r1
 80090f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80090fa:	6013      	str	r3, [r2, #0]
 80090fc:	e02b      	b.n	8009156 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	015a      	lsls	r2, r3, #5
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	4413      	add	r3, r2
 8009106:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	db12      	blt.n	8009136 <USB_EPSetStall+0xae>
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d00f      	beq.n	8009136 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	015a      	lsls	r2, r3, #5
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	4413      	add	r3, r2
 800911e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	68ba      	ldr	r2, [r7, #8]
 8009126:	0151      	lsls	r1, r2, #5
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	440a      	add	r2, r1
 800912c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009130:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009134:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	015a      	lsls	r2, r3, #5
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	4413      	add	r3, r2
 800913e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	0151      	lsls	r1, r2, #5
 8009148:	68fa      	ldr	r2, [r7, #12]
 800914a:	440a      	add	r2, r1
 800914c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009150:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009154:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009156:	2300      	movs	r3, #0
}
 8009158:	4618      	mov	r0, r3
 800915a:	3714      	adds	r7, #20
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009164:	b480      	push	{r7}
 8009166:	b085      	sub	sp, #20
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	785b      	ldrb	r3, [r3, #1]
 800917c:	2b01      	cmp	r3, #1
 800917e:	d128      	bne.n	80091d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	015a      	lsls	r2, r3, #5
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	4413      	add	r3, r2
 8009188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	68ba      	ldr	r2, [r7, #8]
 8009190:	0151      	lsls	r1, r2, #5
 8009192:	68fa      	ldr	r2, [r7, #12]
 8009194:	440a      	add	r2, r1
 8009196:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800919a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800919e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	791b      	ldrb	r3, [r3, #4]
 80091a4:	2b03      	cmp	r3, #3
 80091a6:	d003      	beq.n	80091b0 <USB_EPClearStall+0x4c>
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	791b      	ldrb	r3, [r3, #4]
 80091ac:	2b02      	cmp	r3, #2
 80091ae:	d138      	bne.n	8009222 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	015a      	lsls	r2, r3, #5
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	4413      	add	r3, r2
 80091b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	68ba      	ldr	r2, [r7, #8]
 80091c0:	0151      	lsls	r1, r2, #5
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	440a      	add	r2, r1
 80091c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	e027      	b.n	8009222 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	0151      	lsls	r1, r2, #5
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	440a      	add	r2, r1
 80091e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	791b      	ldrb	r3, [r3, #4]
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	d003      	beq.n	8009202 <USB_EPClearStall+0x9e>
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	791b      	ldrb	r3, [r3, #4]
 80091fe:	2b02      	cmp	r3, #2
 8009200:	d10f      	bne.n	8009222 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	015a      	lsls	r2, r3, #5
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	4413      	add	r3, r2
 800920a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	68ba      	ldr	r2, [r7, #8]
 8009212:	0151      	lsls	r1, r2, #5
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	440a      	add	r2, r1
 8009218:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800921c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009220:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009222:	2300      	movs	r3, #0
}
 8009224:	4618      	mov	r0, r3
 8009226:	3714      	adds	r7, #20
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	68fa      	ldr	r2, [r7, #12]
 800924a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800924e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009252:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800925a:	681a      	ldr	r2, [r3, #0]
 800925c:	78fb      	ldrb	r3, [r7, #3]
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009264:	68f9      	ldr	r1, [r7, #12]
 8009266:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800926a:	4313      	orrs	r3, r2
 800926c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3714      	adds	r7, #20
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800927c:	b480      	push	{r7}
 800927e:	b085      	sub	sp, #20
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	68fa      	ldr	r2, [r7, #12]
 8009292:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009296:	f023 0303 	bic.w	r3, r3, #3
 800929a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092aa:	f023 0302 	bic.w	r3, r3, #2
 80092ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	3714      	adds	r7, #20
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr

080092be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80092be:	b480      	push	{r7}
 80092c0:	b085      	sub	sp, #20
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092d8:	f023 0303 	bic.w	r3, r3, #3
 80092dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092ec:	f043 0302 	orr.w	r3, r3, #2
 80092f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80092f2:	2300      	movs	r3, #0
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3714      	adds	r7, #20
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009300:	b480      	push	{r7}
 8009302:	b085      	sub	sp, #20
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	699b      	ldr	r3, [r3, #24]
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	4013      	ands	r3, r2
 8009316:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009318:	68fb      	ldr	r3, [r7, #12]
}
 800931a:	4618      	mov	r0, r3
 800931c:	3714      	adds	r7, #20
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr

08009326 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009326:	b480      	push	{r7}
 8009328:	b085      	sub	sp, #20
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009338:	699b      	ldr	r3, [r3, #24]
 800933a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	68ba      	ldr	r2, [r7, #8]
 8009346:	4013      	ands	r3, r2
 8009348:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	0c1b      	lsrs	r3, r3, #16
}
 800934e:	4618      	mov	r0, r3
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800935a:	b480      	push	{r7}
 800935c:	b085      	sub	sp, #20
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009376:	69db      	ldr	r3, [r3, #28]
 8009378:	68ba      	ldr	r2, [r7, #8]
 800937a:	4013      	ands	r3, r2
 800937c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	b29b      	uxth	r3, r3
}
 8009382:	4618      	mov	r0, r3
 8009384:	3714      	adds	r7, #20
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr

0800938e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800938e:	b480      	push	{r7}
 8009390:	b085      	sub	sp, #20
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	460b      	mov	r3, r1
 8009398:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800939e:	78fb      	ldrb	r3, [r7, #3]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093b4:	695b      	ldr	r3, [r3, #20]
 80093b6:	68ba      	ldr	r2, [r7, #8]
 80093b8:	4013      	ands	r3, r2
 80093ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80093bc:	68bb      	ldr	r3, [r7, #8]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c8:	4770      	bx	lr

080093ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80093ca:	b480      	push	{r7}
 80093cc:	b087      	sub	sp, #28
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	460b      	mov	r3, r1
 80093d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093e0:	691b      	ldr	r3, [r3, #16]
 80093e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80093ee:	78fb      	ldrb	r3, [r7, #3]
 80093f0:	f003 030f 	and.w	r3, r3, #15
 80093f4:	68fa      	ldr	r2, [r7, #12]
 80093f6:	fa22 f303 	lsr.w	r3, r2, r3
 80093fa:	01db      	lsls	r3, r3, #7
 80093fc:	b2db      	uxtb	r3, r3
 80093fe:	693a      	ldr	r2, [r7, #16]
 8009400:	4313      	orrs	r3, r2
 8009402:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009404:	78fb      	ldrb	r3, [r7, #3]
 8009406:	015a      	lsls	r2, r3, #5
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	4413      	add	r3, r2
 800940c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	693a      	ldr	r2, [r7, #16]
 8009414:	4013      	ands	r3, r2
 8009416:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009418:	68bb      	ldr	r3, [r7, #8]
}
 800941a:	4618      	mov	r0, r3
 800941c:	371c      	adds	r7, #28
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr

08009426 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009426:	b480      	push	{r7}
 8009428:	b083      	sub	sp, #12
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	f003 0301 	and.w	r3, r3, #1
}
 8009436:	4618      	mov	r0, r3
 8009438:	370c      	adds	r7, #12
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr

08009442 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009442:	b480      	push	{r7}
 8009444:	b085      	sub	sp, #20
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800945c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009460:	f023 0307 	bic.w	r3, r3, #7
 8009464:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009474:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009478:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800947a:	2300      	movs	r3, #0
}
 800947c:	4618      	mov	r0, r3
 800947e:	3714      	adds	r7, #20
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr

08009488 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009488:	b480      	push	{r7}
 800948a:	b087      	sub	sp, #28
 800948c:	af00      	add	r7, sp, #0
 800948e:	60f8      	str	r0, [r7, #12]
 8009490:	460b      	mov	r3, r1
 8009492:	607a      	str	r2, [r7, #4]
 8009494:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	333c      	adds	r3, #60	; 0x3c
 800949e:	3304      	adds	r3, #4
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	4a26      	ldr	r2, [pc, #152]	; (8009540 <USB_EP0_OutStart+0xb8>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d90a      	bls.n	80094c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094bc:	d101      	bne.n	80094c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80094be:	2300      	movs	r3, #0
 80094c0:	e037      	b.n	8009532 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c8:	461a      	mov	r2, r3
 80094ca:	2300      	movs	r3, #0
 80094cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094d4:	691b      	ldr	r3, [r3, #16]
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094e8:	691b      	ldr	r3, [r3, #16]
 80094ea:	697a      	ldr	r2, [r7, #20]
 80094ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094f0:	f043 0318 	orr.w	r3, r3, #24
 80094f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	697a      	ldr	r2, [r7, #20]
 8009500:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009504:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009508:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800950a:	7afb      	ldrb	r3, [r7, #11]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d10f      	bne.n	8009530 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009516:	461a      	mov	r2, r3
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	697a      	ldr	r2, [r7, #20]
 8009526:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800952a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800952e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009530:	2300      	movs	r3, #0
}
 8009532:	4618      	mov	r0, r3
 8009534:	371c      	adds	r7, #28
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	4f54300a 	.word	0x4f54300a

08009544 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009544:	b480      	push	{r7}
 8009546:	b085      	sub	sp, #20
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800954c:	2300      	movs	r3, #0
 800954e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	3301      	adds	r3, #1
 8009554:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	4a13      	ldr	r2, [pc, #76]	; (80095a8 <USB_CoreReset+0x64>)
 800955a:	4293      	cmp	r3, r2
 800955c:	d901      	bls.n	8009562 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e01b      	b.n	800959a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	2b00      	cmp	r3, #0
 8009568:	daf2      	bge.n	8009550 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	691b      	ldr	r3, [r3, #16]
 8009572:	f043 0201 	orr.w	r2, r3, #1
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	3301      	adds	r3, #1
 800957e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	4a09      	ldr	r2, [pc, #36]	; (80095a8 <USB_CoreReset+0x64>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d901      	bls.n	800958c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009588:	2303      	movs	r3, #3
 800958a:	e006      	b.n	800959a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	691b      	ldr	r3, [r3, #16]
 8009590:	f003 0301 	and.w	r3, r3, #1
 8009594:	2b01      	cmp	r3, #1
 8009596:	d0f0      	beq.n	800957a <USB_CoreReset+0x36>

  return HAL_OK;
 8009598:	2300      	movs	r3, #0
}
 800959a:	4618      	mov	r0, r3
 800959c:	3714      	adds	r7, #20
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop
 80095a8:	00030d40 	.word	0x00030d40

080095ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	460b      	mov	r3, r1
 80095b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80095b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80095bc:	f002 fca0 	bl	800bf00 <USBD_static_malloc>
 80095c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d109      	bne.n	80095dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	32b0      	adds	r2, #176	; 0xb0
 80095d2:	2100      	movs	r1, #0
 80095d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80095d8:	2302      	movs	r3, #2
 80095da:	e0d4      	b.n	8009786 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80095dc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80095e0:	2100      	movs	r1, #0
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f002 ff1a 	bl	800c41c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	32b0      	adds	r2, #176	; 0xb0
 80095f2:	68f9      	ldr	r1, [r7, #12]
 80095f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	32b0      	adds	r2, #176	; 0xb0
 8009602:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	7c1b      	ldrb	r3, [r3, #16]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d138      	bne.n	8009686 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009614:	4b5e      	ldr	r3, [pc, #376]	; (8009790 <USBD_CDC_Init+0x1e4>)
 8009616:	7819      	ldrb	r1, [r3, #0]
 8009618:	f44f 7300 	mov.w	r3, #512	; 0x200
 800961c:	2202      	movs	r2, #2
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f002 fb4b 	bl	800bcba <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009624:	4b5a      	ldr	r3, [pc, #360]	; (8009790 <USBD_CDC_Init+0x1e4>)
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	f003 020f 	and.w	r2, r3, #15
 800962c:	6879      	ldr	r1, [r7, #4]
 800962e:	4613      	mov	r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	4413      	add	r3, r2
 8009634:	009b      	lsls	r3, r3, #2
 8009636:	440b      	add	r3, r1
 8009638:	3324      	adds	r3, #36	; 0x24
 800963a:	2201      	movs	r2, #1
 800963c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800963e:	4b55      	ldr	r3, [pc, #340]	; (8009794 <USBD_CDC_Init+0x1e8>)
 8009640:	7819      	ldrb	r1, [r3, #0]
 8009642:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009646:	2202      	movs	r2, #2
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f002 fb36 	bl	800bcba <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800964e:	4b51      	ldr	r3, [pc, #324]	; (8009794 <USBD_CDC_Init+0x1e8>)
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	f003 020f 	and.w	r2, r3, #15
 8009656:	6879      	ldr	r1, [r7, #4]
 8009658:	4613      	mov	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4413      	add	r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	440b      	add	r3, r1
 8009662:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009666:	2201      	movs	r2, #1
 8009668:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800966a:	4b4b      	ldr	r3, [pc, #300]	; (8009798 <USBD_CDC_Init+0x1ec>)
 800966c:	781b      	ldrb	r3, [r3, #0]
 800966e:	f003 020f 	and.w	r2, r3, #15
 8009672:	6879      	ldr	r1, [r7, #4]
 8009674:	4613      	mov	r3, r2
 8009676:	009b      	lsls	r3, r3, #2
 8009678:	4413      	add	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	440b      	add	r3, r1
 800967e:	3326      	adds	r3, #38	; 0x26
 8009680:	2210      	movs	r2, #16
 8009682:	801a      	strh	r2, [r3, #0]
 8009684:	e035      	b.n	80096f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009686:	4b42      	ldr	r3, [pc, #264]	; (8009790 <USBD_CDC_Init+0x1e4>)
 8009688:	7819      	ldrb	r1, [r3, #0]
 800968a:	2340      	movs	r3, #64	; 0x40
 800968c:	2202      	movs	r2, #2
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f002 fb13 	bl	800bcba <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009694:	4b3e      	ldr	r3, [pc, #248]	; (8009790 <USBD_CDC_Init+0x1e4>)
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	f003 020f 	and.w	r2, r3, #15
 800969c:	6879      	ldr	r1, [r7, #4]
 800969e:	4613      	mov	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4413      	add	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	440b      	add	r3, r1
 80096a8:	3324      	adds	r3, #36	; 0x24
 80096aa:	2201      	movs	r2, #1
 80096ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80096ae:	4b39      	ldr	r3, [pc, #228]	; (8009794 <USBD_CDC_Init+0x1e8>)
 80096b0:	7819      	ldrb	r1, [r3, #0]
 80096b2:	2340      	movs	r3, #64	; 0x40
 80096b4:	2202      	movs	r2, #2
 80096b6:	6878      	ldr	r0, [r7, #4]
 80096b8:	f002 faff 	bl	800bcba <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80096bc:	4b35      	ldr	r3, [pc, #212]	; (8009794 <USBD_CDC_Init+0x1e8>)
 80096be:	781b      	ldrb	r3, [r3, #0]
 80096c0:	f003 020f 	and.w	r2, r3, #15
 80096c4:	6879      	ldr	r1, [r7, #4]
 80096c6:	4613      	mov	r3, r2
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	4413      	add	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	440b      	add	r3, r1
 80096d0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80096d4:	2201      	movs	r2, #1
 80096d6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80096d8:	4b2f      	ldr	r3, [pc, #188]	; (8009798 <USBD_CDC_Init+0x1ec>)
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	f003 020f 	and.w	r2, r3, #15
 80096e0:	6879      	ldr	r1, [r7, #4]
 80096e2:	4613      	mov	r3, r2
 80096e4:	009b      	lsls	r3, r3, #2
 80096e6:	4413      	add	r3, r2
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	440b      	add	r3, r1
 80096ec:	3326      	adds	r3, #38	; 0x26
 80096ee:	2210      	movs	r2, #16
 80096f0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80096f2:	4b29      	ldr	r3, [pc, #164]	; (8009798 <USBD_CDC_Init+0x1ec>)
 80096f4:	7819      	ldrb	r1, [r3, #0]
 80096f6:	2308      	movs	r3, #8
 80096f8:	2203      	movs	r2, #3
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f002 fadd 	bl	800bcba <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009700:	4b25      	ldr	r3, [pc, #148]	; (8009798 <USBD_CDC_Init+0x1ec>)
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	f003 020f 	and.w	r2, r3, #15
 8009708:	6879      	ldr	r1, [r7, #4]
 800970a:	4613      	mov	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4413      	add	r3, r2
 8009710:	009b      	lsls	r3, r3, #2
 8009712:	440b      	add	r3, r1
 8009714:	3324      	adds	r3, #36	; 0x24
 8009716:	2201      	movs	r2, #1
 8009718:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2200      	movs	r2, #0
 800971e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	33b0      	adds	r3, #176	; 0xb0
 800972c:	009b      	lsls	r3, r3, #2
 800972e:	4413      	add	r3, r2
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2200      	movs	r2, #0
 8009742:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800974c:	2b00      	cmp	r3, #0
 800974e:	d101      	bne.n	8009754 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009750:	2302      	movs	r3, #2
 8009752:	e018      	b.n	8009786 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	7c1b      	ldrb	r3, [r3, #16]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d10a      	bne.n	8009772 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800975c:	4b0d      	ldr	r3, [pc, #52]	; (8009794 <USBD_CDC_Init+0x1e8>)
 800975e:	7819      	ldrb	r1, [r3, #0]
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009766:	f44f 7300 	mov.w	r3, #512	; 0x200
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f002 fb94 	bl	800be98 <USBD_LL_PrepareReceive>
 8009770:	e008      	b.n	8009784 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009772:	4b08      	ldr	r3, [pc, #32]	; (8009794 <USBD_CDC_Init+0x1e8>)
 8009774:	7819      	ldrb	r1, [r3, #0]
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800977c:	2340      	movs	r3, #64	; 0x40
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f002 fb8a 	bl	800be98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009784:	2300      	movs	r3, #0
}
 8009786:	4618      	mov	r0, r3
 8009788:	3710      	adds	r7, #16
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	200000a3 	.word	0x200000a3
 8009794:	200000a4 	.word	0x200000a4
 8009798:	200000a5 	.word	0x200000a5

0800979c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80097a8:	4b3a      	ldr	r3, [pc, #232]	; (8009894 <USBD_CDC_DeInit+0xf8>)
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	4619      	mov	r1, r3
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f002 faa9 	bl	800bd06 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80097b4:	4b37      	ldr	r3, [pc, #220]	; (8009894 <USBD_CDC_DeInit+0xf8>)
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	f003 020f 	and.w	r2, r3, #15
 80097bc:	6879      	ldr	r1, [r7, #4]
 80097be:	4613      	mov	r3, r2
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	4413      	add	r3, r2
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	440b      	add	r3, r1
 80097c8:	3324      	adds	r3, #36	; 0x24
 80097ca:	2200      	movs	r2, #0
 80097cc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80097ce:	4b32      	ldr	r3, [pc, #200]	; (8009898 <USBD_CDC_DeInit+0xfc>)
 80097d0:	781b      	ldrb	r3, [r3, #0]
 80097d2:	4619      	mov	r1, r3
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f002 fa96 	bl	800bd06 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80097da:	4b2f      	ldr	r3, [pc, #188]	; (8009898 <USBD_CDC_DeInit+0xfc>)
 80097dc:	781b      	ldrb	r3, [r3, #0]
 80097de:	f003 020f 	and.w	r2, r3, #15
 80097e2:	6879      	ldr	r1, [r7, #4]
 80097e4:	4613      	mov	r3, r2
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	4413      	add	r3, r2
 80097ea:	009b      	lsls	r3, r3, #2
 80097ec:	440b      	add	r3, r1
 80097ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80097f2:	2200      	movs	r2, #0
 80097f4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80097f6:	4b29      	ldr	r3, [pc, #164]	; (800989c <USBD_CDC_DeInit+0x100>)
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f002 fa82 	bl	800bd06 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009802:	4b26      	ldr	r3, [pc, #152]	; (800989c <USBD_CDC_DeInit+0x100>)
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	f003 020f 	and.w	r2, r3, #15
 800980a:	6879      	ldr	r1, [r7, #4]
 800980c:	4613      	mov	r3, r2
 800980e:	009b      	lsls	r3, r3, #2
 8009810:	4413      	add	r3, r2
 8009812:	009b      	lsls	r3, r3, #2
 8009814:	440b      	add	r3, r1
 8009816:	3324      	adds	r3, #36	; 0x24
 8009818:	2200      	movs	r2, #0
 800981a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800981c:	4b1f      	ldr	r3, [pc, #124]	; (800989c <USBD_CDC_DeInit+0x100>)
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	f003 020f 	and.w	r2, r3, #15
 8009824:	6879      	ldr	r1, [r7, #4]
 8009826:	4613      	mov	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	440b      	add	r3, r1
 8009830:	3326      	adds	r3, #38	; 0x26
 8009832:	2200      	movs	r2, #0
 8009834:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	32b0      	adds	r2, #176	; 0xb0
 8009840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d01f      	beq.n	8009888 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	33b0      	adds	r3, #176	; 0xb0
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	4413      	add	r3, r2
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	32b0      	adds	r2, #176	; 0xb0
 8009866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800986a:	4618      	mov	r0, r3
 800986c:	f002 fb56 	bl	800bf1c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	32b0      	adds	r2, #176	; 0xb0
 800987a:	2100      	movs	r1, #0
 800987c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009888:	2300      	movs	r3, #0
}
 800988a:	4618      	mov	r0, r3
 800988c:	3708      	adds	r7, #8
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
 8009892:	bf00      	nop
 8009894:	200000a3 	.word	0x200000a3
 8009898:	200000a4 	.word	0x200000a4
 800989c:	200000a5 	.word	0x200000a5

080098a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b086      	sub	sp, #24
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	32b0      	adds	r2, #176	; 0xb0
 80098b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80098ba:	2300      	movs	r3, #0
 80098bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80098be:	2300      	movs	r3, #0
 80098c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80098c6:	693b      	ldr	r3, [r7, #16]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d101      	bne.n	80098d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e0bf      	b.n	8009a50 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d050      	beq.n	800997e <USBD_CDC_Setup+0xde>
 80098dc:	2b20      	cmp	r3, #32
 80098de:	f040 80af 	bne.w	8009a40 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	88db      	ldrh	r3, [r3, #6]
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d03a      	beq.n	8009960 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	781b      	ldrb	r3, [r3, #0]
 80098ee:	b25b      	sxtb	r3, r3
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	da1b      	bge.n	800992c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	33b0      	adds	r3, #176	; 0xb0
 80098fe:	009b      	lsls	r3, r3, #2
 8009900:	4413      	add	r3, r2
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	689b      	ldr	r3, [r3, #8]
 8009906:	683a      	ldr	r2, [r7, #0]
 8009908:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800990a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800990c:	683a      	ldr	r2, [r7, #0]
 800990e:	88d2      	ldrh	r2, [r2, #6]
 8009910:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	88db      	ldrh	r3, [r3, #6]
 8009916:	2b07      	cmp	r3, #7
 8009918:	bf28      	it	cs
 800991a:	2307      	movcs	r3, #7
 800991c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	89fa      	ldrh	r2, [r7, #14]
 8009922:	4619      	mov	r1, r3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f001 fd89 	bl	800b43c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800992a:	e090      	b.n	8009a4e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	785a      	ldrb	r2, [r3, #1]
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	88db      	ldrh	r3, [r3, #6]
 800993a:	2b3f      	cmp	r3, #63	; 0x3f
 800993c:	d803      	bhi.n	8009946 <USBD_CDC_Setup+0xa6>
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	88db      	ldrh	r3, [r3, #6]
 8009942:	b2da      	uxtb	r2, r3
 8009944:	e000      	b.n	8009948 <USBD_CDC_Setup+0xa8>
 8009946:	2240      	movs	r2, #64	; 0x40
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800994e:	6939      	ldr	r1, [r7, #16]
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009956:	461a      	mov	r2, r3
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f001 fd9b 	bl	800b494 <USBD_CtlPrepareRx>
      break;
 800995e:	e076      	b.n	8009a4e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	33b0      	adds	r3, #176	; 0xb0
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	4413      	add	r3, r2
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	7850      	ldrb	r0, [r2, #1]
 8009976:	2200      	movs	r2, #0
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	4798      	blx	r3
      break;
 800997c:	e067      	b.n	8009a4e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	785b      	ldrb	r3, [r3, #1]
 8009982:	2b0b      	cmp	r3, #11
 8009984:	d851      	bhi.n	8009a2a <USBD_CDC_Setup+0x18a>
 8009986:	a201      	add	r2, pc, #4	; (adr r2, 800998c <USBD_CDC_Setup+0xec>)
 8009988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998c:	080099bd 	.word	0x080099bd
 8009990:	08009a39 	.word	0x08009a39
 8009994:	08009a2b 	.word	0x08009a2b
 8009998:	08009a2b 	.word	0x08009a2b
 800999c:	08009a2b 	.word	0x08009a2b
 80099a0:	08009a2b 	.word	0x08009a2b
 80099a4:	08009a2b 	.word	0x08009a2b
 80099a8:	08009a2b 	.word	0x08009a2b
 80099ac:	08009a2b 	.word	0x08009a2b
 80099b0:	08009a2b 	.word	0x08009a2b
 80099b4:	080099e7 	.word	0x080099e7
 80099b8:	08009a11 	.word	0x08009a11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099c2:	b2db      	uxtb	r3, r3
 80099c4:	2b03      	cmp	r3, #3
 80099c6:	d107      	bne.n	80099d8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80099c8:	f107 030a 	add.w	r3, r7, #10
 80099cc:	2202      	movs	r2, #2
 80099ce:	4619      	mov	r1, r3
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f001 fd33 	bl	800b43c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80099d6:	e032      	b.n	8009a3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	f001 fcbd 	bl	800b35a <USBD_CtlError>
            ret = USBD_FAIL;
 80099e0:	2303      	movs	r3, #3
 80099e2:	75fb      	strb	r3, [r7, #23]
          break;
 80099e4:	e02b      	b.n	8009a3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	2b03      	cmp	r3, #3
 80099f0:	d107      	bne.n	8009a02 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80099f2:	f107 030d 	add.w	r3, r7, #13
 80099f6:	2201      	movs	r2, #1
 80099f8:	4619      	mov	r1, r3
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f001 fd1e 	bl	800b43c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009a00:	e01d      	b.n	8009a3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009a02:	6839      	ldr	r1, [r7, #0]
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f001 fca8 	bl	800b35a <USBD_CtlError>
            ret = USBD_FAIL;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8009a0e:	e016      	b.n	8009a3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a16:	b2db      	uxtb	r3, r3
 8009a18:	2b03      	cmp	r3, #3
 8009a1a:	d00f      	beq.n	8009a3c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009a1c:	6839      	ldr	r1, [r7, #0]
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f001 fc9b 	bl	800b35a <USBD_CtlError>
            ret = USBD_FAIL;
 8009a24:	2303      	movs	r3, #3
 8009a26:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009a28:	e008      	b.n	8009a3c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009a2a:	6839      	ldr	r1, [r7, #0]
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f001 fc94 	bl	800b35a <USBD_CtlError>
          ret = USBD_FAIL;
 8009a32:	2303      	movs	r3, #3
 8009a34:	75fb      	strb	r3, [r7, #23]
          break;
 8009a36:	e002      	b.n	8009a3e <USBD_CDC_Setup+0x19e>
          break;
 8009a38:	bf00      	nop
 8009a3a:	e008      	b.n	8009a4e <USBD_CDC_Setup+0x1ae>
          break;
 8009a3c:	bf00      	nop
      }
      break;
 8009a3e:	e006      	b.n	8009a4e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009a40:	6839      	ldr	r1, [r7, #0]
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f001 fc89 	bl	800b35a <USBD_CtlError>
      ret = USBD_FAIL;
 8009a48:	2303      	movs	r3, #3
 8009a4a:	75fb      	strb	r3, [r7, #23]
      break;
 8009a4c:	bf00      	nop
  }

  return (uint8_t)ret;
 8009a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	460b      	mov	r3, r1
 8009a62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009a6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	32b0      	adds	r2, #176	; 0xb0
 8009a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e065      	b.n	8009b4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	32b0      	adds	r2, #176	; 0xb0
 8009a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009a92:	78fb      	ldrb	r3, [r7, #3]
 8009a94:	f003 020f 	and.w	r2, r3, #15
 8009a98:	6879      	ldr	r1, [r7, #4]
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	440b      	add	r3, r1
 8009aa4:	3318      	adds	r3, #24
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d02f      	beq.n	8009b0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009aac:	78fb      	ldrb	r3, [r7, #3]
 8009aae:	f003 020f 	and.w	r2, r3, #15
 8009ab2:	6879      	ldr	r1, [r7, #4]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	4413      	add	r3, r2
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	440b      	add	r3, r1
 8009abe:	3318      	adds	r3, #24
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	78fb      	ldrb	r3, [r7, #3]
 8009ac4:	f003 010f 	and.w	r1, r3, #15
 8009ac8:	68f8      	ldr	r0, [r7, #12]
 8009aca:	460b      	mov	r3, r1
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	440b      	add	r3, r1
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	4403      	add	r3, r0
 8009ad4:	3348      	adds	r3, #72	; 0x48
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	fbb2 f1f3 	udiv	r1, r2, r3
 8009adc:	fb01 f303 	mul.w	r3, r1, r3
 8009ae0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d112      	bne.n	8009b0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009ae6:	78fb      	ldrb	r3, [r7, #3]
 8009ae8:	f003 020f 	and.w	r2, r3, #15
 8009aec:	6879      	ldr	r1, [r7, #4]
 8009aee:	4613      	mov	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	4413      	add	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	440b      	add	r3, r1
 8009af8:	3318      	adds	r3, #24
 8009afa:	2200      	movs	r2, #0
 8009afc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009afe:	78f9      	ldrb	r1, [r7, #3]
 8009b00:	2300      	movs	r3, #0
 8009b02:	2200      	movs	r2, #0
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f002 f9a6 	bl	800be56 <USBD_LL_Transmit>
 8009b0a:	e01f      	b.n	8009b4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b1a:	687a      	ldr	r2, [r7, #4]
 8009b1c:	33b0      	adds	r3, #176	; 0xb0
 8009b1e:	009b      	lsls	r3, r3, #2
 8009b20:	4413      	add	r3, r2
 8009b22:	685b      	ldr	r3, [r3, #4]
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d010      	beq.n	8009b4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b30:	687a      	ldr	r2, [r7, #4]
 8009b32:	33b0      	adds	r3, #176	; 0xb0
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4413      	add	r3, r2
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	691b      	ldr	r3, [r3, #16]
 8009b3c:	68ba      	ldr	r2, [r7, #8]
 8009b3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009b42:	68ba      	ldr	r2, [r7, #8]
 8009b44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009b48:	78fa      	ldrb	r2, [r7, #3]
 8009b4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b084      	sub	sp, #16
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
 8009b5e:	460b      	mov	r3, r1
 8009b60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	32b0      	adds	r2, #176	; 0xb0
 8009b6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	32b0      	adds	r2, #176	; 0xb0
 8009b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d101      	bne.n	8009b88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009b84:	2303      	movs	r3, #3
 8009b86:	e01a      	b.n	8009bbe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009b88:	78fb      	ldrb	r3, [r7, #3]
 8009b8a:	4619      	mov	r1, r3
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f002 f9a4 	bl	800beda <USBD_LL_GetRxDataSize>
 8009b92:	4602      	mov	r2, r0
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	33b0      	adds	r3, #176	; 0xb0
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	4413      	add	r3, r2
 8009ba8:	685b      	ldr	r3, [r3, #4]
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009bb2:	68fa      	ldr	r2, [r7, #12]
 8009bb4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009bb8:	4611      	mov	r1, r2
 8009bba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009bbc:	2300      	movs	r3, #0
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3710      	adds	r7, #16
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}

08009bc6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009bc6:	b580      	push	{r7, lr}
 8009bc8:	b084      	sub	sp, #16
 8009bca:	af00      	add	r7, sp, #0
 8009bcc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	32b0      	adds	r2, #176	; 0xb0
 8009bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bdc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d101      	bne.n	8009be8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009be4:	2303      	movs	r3, #3
 8009be6:	e025      	b.n	8009c34 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009bee:	687a      	ldr	r2, [r7, #4]
 8009bf0:	33b0      	adds	r3, #176	; 0xb0
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	4413      	add	r3, r2
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d01a      	beq.n	8009c32 <USBD_CDC_EP0_RxReady+0x6c>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009c02:	2bff      	cmp	r3, #255	; 0xff
 8009c04:	d015      	beq.n	8009c32 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	33b0      	adds	r3, #176	; 0xb0
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	4413      	add	r3, r2
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8009c1e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009c26:	b292      	uxth	r2, r2
 8009c28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	22ff      	movs	r2, #255	; 0xff
 8009c2e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009c32:	2300      	movs	r3, #0
}
 8009c34:	4618      	mov	r0, r3
 8009c36:	3710      	adds	r7, #16
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	bd80      	pop	{r7, pc}

08009c3c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b086      	sub	sp, #24
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009c44:	2182      	movs	r1, #130	; 0x82
 8009c46:	4818      	ldr	r0, [pc, #96]	; (8009ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009c48:	f000 fd4f 	bl	800a6ea <USBD_GetEpDesc>
 8009c4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009c4e:	2101      	movs	r1, #1
 8009c50:	4815      	ldr	r0, [pc, #84]	; (8009ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009c52:	f000 fd4a 	bl	800a6ea <USBD_GetEpDesc>
 8009c56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009c58:	2181      	movs	r1, #129	; 0x81
 8009c5a:	4813      	ldr	r0, [pc, #76]	; (8009ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009c5c:	f000 fd45 	bl	800a6ea <USBD_GetEpDesc>
 8009c60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d002      	beq.n	8009c6e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	2210      	movs	r2, #16
 8009c6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d006      	beq.n	8009c82 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	2200      	movs	r2, #0
 8009c78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c7c:	711a      	strb	r2, [r3, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d006      	beq.n	8009c96 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c90:	711a      	strb	r2, [r3, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2243      	movs	r2, #67	; 0x43
 8009c9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009c9c:	4b02      	ldr	r3, [pc, #8]	; (8009ca8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	20000060 	.word	0x20000060

08009cac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009cb4:	2182      	movs	r1, #130	; 0x82
 8009cb6:	4818      	ldr	r0, [pc, #96]	; (8009d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009cb8:	f000 fd17 	bl	800a6ea <USBD_GetEpDesc>
 8009cbc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009cbe:	2101      	movs	r1, #1
 8009cc0:	4815      	ldr	r0, [pc, #84]	; (8009d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009cc2:	f000 fd12 	bl	800a6ea <USBD_GetEpDesc>
 8009cc6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009cc8:	2181      	movs	r1, #129	; 0x81
 8009cca:	4813      	ldr	r0, [pc, #76]	; (8009d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009ccc:	f000 fd0d 	bl	800a6ea <USBD_GetEpDesc>
 8009cd0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d002      	beq.n	8009cde <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	2210      	movs	r2, #16
 8009cdc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009cde:	693b      	ldr	r3, [r7, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d006      	beq.n	8009cf2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	711a      	strb	r2, [r3, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	f042 0202 	orr.w	r2, r2, #2
 8009cf0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d006      	beq.n	8009d06 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	711a      	strb	r2, [r3, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f042 0202 	orr.w	r2, r2, #2
 8009d04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2243      	movs	r2, #67	; 0x43
 8009d0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009d0c:	4b02      	ldr	r3, [pc, #8]	; (8009d18 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3718      	adds	r7, #24
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	20000060 	.word	0x20000060

08009d1c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b086      	sub	sp, #24
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009d24:	2182      	movs	r1, #130	; 0x82
 8009d26:	4818      	ldr	r0, [pc, #96]	; (8009d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009d28:	f000 fcdf 	bl	800a6ea <USBD_GetEpDesc>
 8009d2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009d2e:	2101      	movs	r1, #1
 8009d30:	4815      	ldr	r0, [pc, #84]	; (8009d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009d32:	f000 fcda 	bl	800a6ea <USBD_GetEpDesc>
 8009d36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009d38:	2181      	movs	r1, #129	; 0x81
 8009d3a:	4813      	ldr	r0, [pc, #76]	; (8009d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009d3c:	f000 fcd5 	bl	800a6ea <USBD_GetEpDesc>
 8009d40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d002      	beq.n	8009d4e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009d48:	697b      	ldr	r3, [r7, #20]
 8009d4a:	2210      	movs	r2, #16
 8009d4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d006      	beq.n	8009d62 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d5c:	711a      	strb	r2, [r3, #4]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d006      	beq.n	8009d76 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d70:	711a      	strb	r2, [r3, #4]
 8009d72:	2200      	movs	r2, #0
 8009d74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	2243      	movs	r2, #67	; 0x43
 8009d7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009d7c:	4b02      	ldr	r3, [pc, #8]	; (8009d88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3718      	adds	r7, #24
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}
 8009d86:	bf00      	nop
 8009d88:	20000060 	.word	0x20000060

08009d8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	220a      	movs	r2, #10
 8009d98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8009d9a:	4b03      	ldr	r3, [pc, #12]	; (8009da8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	370c      	adds	r7, #12
 8009da0:	46bd      	mov	sp, r7
 8009da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da6:	4770      	bx	lr
 8009da8:	2000001c 	.word	0x2000001c

08009dac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	6078      	str	r0, [r7, #4]
 8009db4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d101      	bne.n	8009dc0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009dbc:	2303      	movs	r3, #3
 8009dbe:	e009      	b.n	8009dd4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	33b0      	adds	r3, #176	; 0xb0
 8009dca:	009b      	lsls	r3, r3, #2
 8009dcc:	4413      	add	r3, r2
 8009dce:	683a      	ldr	r2, [r7, #0]
 8009dd0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009dd2:	2300      	movs	r3, #0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b087      	sub	sp, #28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	32b0      	adds	r2, #176	; 0xb0
 8009df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dfa:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009dfc:	697b      	ldr	r3, [r7, #20]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d101      	bne.n	8009e06 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009e02:	2303      	movs	r3, #3
 8009e04:	e008      	b.n	8009e18 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	68ba      	ldr	r2, [r7, #8]
 8009e0a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	687a      	ldr	r2, [r7, #4]
 8009e12:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009e16:	2300      	movs	r3, #0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	371c      	adds	r7, #28
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	32b0      	adds	r2, #176	; 0xb0
 8009e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d101      	bne.n	8009e48 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e004      	b.n	8009e52 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	683a      	ldr	r2, [r7, #0]
 8009e4c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009e50:	2300      	movs	r3, #0
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr
	...

08009e60 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b084      	sub	sp, #16
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	32b0      	adds	r2, #176	; 0xb0
 8009e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e76:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	32b0      	adds	r2, #176	; 0xb0
 8009e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d101      	bne.n	8009e92 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009e8e:	2303      	movs	r3, #3
 8009e90:	e025      	b.n	8009ede <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d11f      	bne.n	8009edc <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009e9c:	68bb      	ldr	r3, [r7, #8]
 8009e9e:	2201      	movs	r2, #1
 8009ea0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8009ea4:	4b10      	ldr	r3, [pc, #64]	; (8009ee8 <USBD_CDC_TransmitPacket+0x88>)
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	f003 020f 	and.w	r2, r3, #15
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	4613      	mov	r3, r2
 8009eb6:	009b      	lsls	r3, r3, #2
 8009eb8:	4413      	add	r3, r2
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	4403      	add	r3, r0
 8009ebe:	3318      	adds	r3, #24
 8009ec0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8009ec2:	4b09      	ldr	r3, [pc, #36]	; (8009ee8 <USBD_CDC_TransmitPacket+0x88>)
 8009ec4:	7819      	ldrb	r1, [r3, #0]
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f001 ffbf 	bl	800be56 <USBD_LL_Transmit>

    ret = USBD_OK;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8009edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3710      	adds	r7, #16
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	200000a3 	.word	0x200000a3

08009eec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	b084      	sub	sp, #16
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	32b0      	adds	r2, #176	; 0xb0
 8009efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f02:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	32b0      	adds	r2, #176	; 0xb0
 8009f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d101      	bne.n	8009f1a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009f16:	2303      	movs	r3, #3
 8009f18:	e018      	b.n	8009f4c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	7c1b      	ldrb	r3, [r3, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10a      	bne.n	8009f38 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f22:	4b0c      	ldr	r3, [pc, #48]	; (8009f54 <USBD_CDC_ReceivePacket+0x68>)
 8009f24:	7819      	ldrb	r1, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	f001 ffb1 	bl	800be98 <USBD_LL_PrepareReceive>
 8009f36:	e008      	b.n	8009f4a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f38:	4b06      	ldr	r3, [pc, #24]	; (8009f54 <USBD_CDC_ReceivePacket+0x68>)
 8009f3a:	7819      	ldrb	r1, [r3, #0]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f42:	2340      	movs	r3, #64	; 0x40
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f001 ffa7 	bl	800be98 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009f4a:	2300      	movs	r3, #0
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3710      	adds	r7, #16
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	200000a4 	.word	0x200000a4

08009f58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b086      	sub	sp, #24
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	4613      	mov	r3, r2
 8009f64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d101      	bne.n	8009f70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009f6c:	2303      	movs	r3, #3
 8009f6e:	e01f      	b.n	8009fb0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	2200      	movs	r2, #0
 8009f84:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d003      	beq.n	8009f96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	68ba      	ldr	r2, [r7, #8]
 8009f92:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	2201      	movs	r2, #1
 8009f9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	79fa      	ldrb	r2, [r7, #7]
 8009fa2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009fa4:	68f8      	ldr	r0, [r7, #12]
 8009fa6:	f001 fe21 	bl	800bbec <USBD_LL_Init>
 8009faa:	4603      	mov	r3, r0
 8009fac:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3718      	adds	r7, #24
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bd80      	pop	{r7, pc}

08009fb8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b084      	sub	sp, #16
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d101      	bne.n	8009fd0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009fcc:	2303      	movs	r3, #3
 8009fce:	e025      	b.n	800a01c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	683a      	ldr	r2, [r7, #0]
 8009fd4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	32ae      	adds	r2, #174	; 0xae
 8009fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d00f      	beq.n	800a00c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	32ae      	adds	r2, #174	; 0xae
 8009ff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ffc:	f107 020e 	add.w	r2, r7, #14
 800a000:	4610      	mov	r0, r2
 800a002:	4798      	blx	r3
 800a004:	4602      	mov	r2, r0
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800a012:	1c5a      	adds	r2, r3, #1
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800a01a:	2300      	movs	r3, #0
}
 800a01c:	4618      	mov	r0, r3
 800a01e:	3710      	adds	r7, #16
 800a020:	46bd      	mov	sp, r7
 800a022:	bd80      	pop	{r7, pc}

0800a024 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f001 fe29 	bl	800bc84 <USBD_LL_Start>
 800a032:	4603      	mov	r3, r0
}
 800a034:	4618      	mov	r0, r3
 800a036:	3708      	adds	r7, #8
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b083      	sub	sp, #12
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a044:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a046:	4618      	mov	r0, r3
 800a048:	370c      	adds	r7, #12
 800a04a:	46bd      	mov	sp, r7
 800a04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a050:	4770      	bx	lr

0800a052 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a052:	b580      	push	{r7, lr}
 800a054:	b084      	sub	sp, #16
 800a056:	af00      	add	r7, sp, #0
 800a058:	6078      	str	r0, [r7, #4]
 800a05a:	460b      	mov	r3, r1
 800a05c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a05e:	2300      	movs	r3, #0
 800a060:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d009      	beq.n	800a080 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	78fa      	ldrb	r2, [r7, #3]
 800a076:	4611      	mov	r1, r2
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	4798      	blx	r3
 800a07c:	4603      	mov	r3, r0
 800a07e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a080:	7bfb      	ldrb	r3, [r7, #15]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}

0800a08a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b084      	sub	sp, #16
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
 800a092:	460b      	mov	r3, r1
 800a094:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a096:	2300      	movs	r3, #0
 800a098:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	78fa      	ldrb	r2, [r7, #3]
 800a0a4:	4611      	mov	r1, r2
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	4798      	blx	r3
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d001      	beq.n	800a0b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a0b0:	2303      	movs	r3, #3
 800a0b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a0b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3710      	adds	r7, #16
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b084      	sub	sp, #16
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
 800a0c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a0ce:	6839      	ldr	r1, [r7, #0]
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f001 f908 	bl	800b2e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a0f2:	f003 031f 	and.w	r3, r3, #31
 800a0f6:	2b02      	cmp	r3, #2
 800a0f8:	d01a      	beq.n	800a130 <USBD_LL_SetupStage+0x72>
 800a0fa:	2b02      	cmp	r3, #2
 800a0fc:	d822      	bhi.n	800a144 <USBD_LL_SetupStage+0x86>
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d002      	beq.n	800a108 <USBD_LL_SetupStage+0x4a>
 800a102:	2b01      	cmp	r3, #1
 800a104:	d00a      	beq.n	800a11c <USBD_LL_SetupStage+0x5e>
 800a106:	e01d      	b.n	800a144 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a10e:	4619      	mov	r1, r3
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fb5f 	bl	800a7d4 <USBD_StdDevReq>
 800a116:	4603      	mov	r3, r0
 800a118:	73fb      	strb	r3, [r7, #15]
      break;
 800a11a:	e020      	b.n	800a15e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fbc7 	bl	800a8b8 <USBD_StdItfReq>
 800a12a:	4603      	mov	r3, r0
 800a12c:	73fb      	strb	r3, [r7, #15]
      break;
 800a12e:	e016      	b.n	800a15e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a136:	4619      	mov	r1, r3
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 fc29 	bl	800a990 <USBD_StdEPReq>
 800a13e:	4603      	mov	r3, r0
 800a140:	73fb      	strb	r3, [r7, #15]
      break;
 800a142:	e00c      	b.n	800a15e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a14a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	4619      	mov	r1, r3
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f001 fdf6 	bl	800bd44 <USBD_LL_StallEP>
 800a158:	4603      	mov	r3, r0
 800a15a:	73fb      	strb	r3, [r7, #15]
      break;
 800a15c:	bf00      	nop
  }

  return ret;
 800a15e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b086      	sub	sp, #24
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	60f8      	str	r0, [r7, #12]
 800a170:	460b      	mov	r3, r1
 800a172:	607a      	str	r2, [r7, #4]
 800a174:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a176:	2300      	movs	r3, #0
 800a178:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a17a:	7afb      	ldrb	r3, [r7, #11]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d16e      	bne.n	800a25e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a186:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a18e:	2b03      	cmp	r3, #3
 800a190:	f040 8098 	bne.w	800a2c4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	689a      	ldr	r2, [r3, #8]
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	68db      	ldr	r3, [r3, #12]
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d913      	bls.n	800a1c8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	689a      	ldr	r2, [r3, #8]
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	68db      	ldr	r3, [r3, #12]
 800a1a8:	1ad2      	subs	r2, r2, r3
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	68da      	ldr	r2, [r3, #12]
 800a1b2:	693b      	ldr	r3, [r7, #16]
 800a1b4:	689b      	ldr	r3, [r3, #8]
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	bf28      	it	cs
 800a1ba:	4613      	movcs	r3, r2
 800a1bc:	461a      	mov	r2, r3
 800a1be:	6879      	ldr	r1, [r7, #4]
 800a1c0:	68f8      	ldr	r0, [r7, #12]
 800a1c2:	f001 f984 	bl	800b4ce <USBD_CtlContinueRx>
 800a1c6:	e07d      	b.n	800a2c4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a1ce:	f003 031f 	and.w	r3, r3, #31
 800a1d2:	2b02      	cmp	r3, #2
 800a1d4:	d014      	beq.n	800a200 <USBD_LL_DataOutStage+0x98>
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d81d      	bhi.n	800a216 <USBD_LL_DataOutStage+0xae>
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d002      	beq.n	800a1e4 <USBD_LL_DataOutStage+0x7c>
 800a1de:	2b01      	cmp	r3, #1
 800a1e0:	d003      	beq.n	800a1ea <USBD_LL_DataOutStage+0x82>
 800a1e2:	e018      	b.n	800a216 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	75bb      	strb	r3, [r7, #22]
            break;
 800a1e8:	e018      	b.n	800a21c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f000 fa5e 	bl	800a6b6 <USBD_CoreFindIF>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	75bb      	strb	r3, [r7, #22]
            break;
 800a1fe:	e00d      	b.n	800a21c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a206:	b2db      	uxtb	r3, r3
 800a208:	4619      	mov	r1, r3
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 fa60 	bl	800a6d0 <USBD_CoreFindEP>
 800a210:	4603      	mov	r3, r0
 800a212:	75bb      	strb	r3, [r7, #22]
            break;
 800a214:	e002      	b.n	800a21c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a216:	2300      	movs	r3, #0
 800a218:	75bb      	strb	r3, [r7, #22]
            break;
 800a21a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a21c:	7dbb      	ldrb	r3, [r7, #22]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d119      	bne.n	800a256 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	2b03      	cmp	r3, #3
 800a22c:	d113      	bne.n	800a256 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a22e:	7dba      	ldrb	r2, [r7, #22]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	32ae      	adds	r2, #174	; 0xae
 800a234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00b      	beq.n	800a256 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a23e:	7dba      	ldrb	r2, [r7, #22]
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a246:	7dba      	ldrb	r2, [r7, #22]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	32ae      	adds	r2, #174	; 0xae
 800a24c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	68f8      	ldr	r0, [r7, #12]
 800a254:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f001 f94a 	bl	800b4f0 <USBD_CtlSendStatus>
 800a25c:	e032      	b.n	800a2c4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a25e:	7afb      	ldrb	r3, [r7, #11]
 800a260:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a264:	b2db      	uxtb	r3, r3
 800a266:	4619      	mov	r1, r3
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f000 fa31 	bl	800a6d0 <USBD_CoreFindEP>
 800a26e:	4603      	mov	r3, r0
 800a270:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a272:	7dbb      	ldrb	r3, [r7, #22]
 800a274:	2bff      	cmp	r3, #255	; 0xff
 800a276:	d025      	beq.n	800a2c4 <USBD_LL_DataOutStage+0x15c>
 800a278:	7dbb      	ldrb	r3, [r7, #22]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d122      	bne.n	800a2c4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b03      	cmp	r3, #3
 800a288:	d117      	bne.n	800a2ba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a28a:	7dba      	ldrb	r2, [r7, #22]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	32ae      	adds	r2, #174	; 0xae
 800a290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a294:	699b      	ldr	r3, [r3, #24]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d00f      	beq.n	800a2ba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a29a:	7dba      	ldrb	r2, [r7, #22]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a2a2:	7dba      	ldrb	r2, [r7, #22]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	32ae      	adds	r2, #174	; 0xae
 800a2a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ac:	699b      	ldr	r3, [r3, #24]
 800a2ae:	7afa      	ldrb	r2, [r7, #11]
 800a2b0:	4611      	mov	r1, r2
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	4798      	blx	r3
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a2ba:	7dfb      	ldrb	r3, [r7, #23]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d001      	beq.n	800a2c4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a2c0:	7dfb      	ldrb	r3, [r7, #23]
 800a2c2:	e000      	b.n	800a2c6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3718      	adds	r7, #24
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b086      	sub	sp, #24
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	60f8      	str	r0, [r7, #12]
 800a2d6:	460b      	mov	r3, r1
 800a2d8:	607a      	str	r2, [r7, #4]
 800a2da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a2dc:	7afb      	ldrb	r3, [r7, #11]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d16f      	bne.n	800a3c2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	3314      	adds	r3, #20
 800a2e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a2ee:	2b02      	cmp	r3, #2
 800a2f0:	d15a      	bne.n	800a3a8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	689a      	ldr	r2, [r3, #8]
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d914      	bls.n	800a328 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	689a      	ldr	r2, [r3, #8]
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	1ad2      	subs	r2, r2, r3
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a30c:	693b      	ldr	r3, [r7, #16]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	461a      	mov	r2, r3
 800a312:	6879      	ldr	r1, [r7, #4]
 800a314:	68f8      	ldr	r0, [r7, #12]
 800a316:	f001 f8ac 	bl	800b472 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a31a:	2300      	movs	r3, #0
 800a31c:	2200      	movs	r2, #0
 800a31e:	2100      	movs	r1, #0
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f001 fdb9 	bl	800be98 <USBD_LL_PrepareReceive>
 800a326:	e03f      	b.n	800a3a8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	68da      	ldr	r2, [r3, #12]
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	429a      	cmp	r2, r3
 800a332:	d11c      	bne.n	800a36e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a334:	693b      	ldr	r3, [r7, #16]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d316      	bcc.n	800a36e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	685a      	ldr	r2, [r3, #4]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a34a:	429a      	cmp	r2, r3
 800a34c:	d20f      	bcs.n	800a36e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a34e:	2200      	movs	r2, #0
 800a350:	2100      	movs	r1, #0
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f001 f88d 	bl	800b472 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	2200      	movs	r2, #0
 800a35c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a360:	2300      	movs	r3, #0
 800a362:	2200      	movs	r2, #0
 800a364:	2100      	movs	r1, #0
 800a366:	68f8      	ldr	r0, [r7, #12]
 800a368:	f001 fd96 	bl	800be98 <USBD_LL_PrepareReceive>
 800a36c:	e01c      	b.n	800a3a8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b03      	cmp	r3, #3
 800a378:	d10f      	bne.n	800a39a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a380:	68db      	ldr	r3, [r3, #12]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d009      	beq.n	800a39a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	68f8      	ldr	r0, [r7, #12]
 800a398:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a39a:	2180      	movs	r1, #128	; 0x80
 800a39c:	68f8      	ldr	r0, [r7, #12]
 800a39e:	f001 fcd1 	bl	800bd44 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a3a2:	68f8      	ldr	r0, [r7, #12]
 800a3a4:	f001 f8b7 	bl	800b516 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d03a      	beq.n	800a428 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a3b2:	68f8      	ldr	r0, [r7, #12]
 800a3b4:	f7ff fe42 	bl	800a03c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a3c0:	e032      	b.n	800a428 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a3c2:	7afb      	ldrb	r3, [r7, #11]
 800a3c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	4619      	mov	r1, r3
 800a3cc:	68f8      	ldr	r0, [r7, #12]
 800a3ce:	f000 f97f 	bl	800a6d0 <USBD_CoreFindEP>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a3d6:	7dfb      	ldrb	r3, [r7, #23]
 800a3d8:	2bff      	cmp	r3, #255	; 0xff
 800a3da:	d025      	beq.n	800a428 <USBD_LL_DataInStage+0x15a>
 800a3dc:	7dfb      	ldrb	r3, [r7, #23]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d122      	bne.n	800a428 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	2b03      	cmp	r3, #3
 800a3ec:	d11c      	bne.n	800a428 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a3ee:	7dfa      	ldrb	r2, [r7, #23]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	32ae      	adds	r2, #174	; 0xae
 800a3f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d014      	beq.n	800a428 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a3fe:	7dfa      	ldrb	r2, [r7, #23]
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a406:	7dfa      	ldrb	r2, [r7, #23]
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	32ae      	adds	r2, #174	; 0xae
 800a40c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a410:	695b      	ldr	r3, [r3, #20]
 800a412:	7afa      	ldrb	r2, [r7, #11]
 800a414:	4611      	mov	r1, r2
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	4798      	blx	r3
 800a41a:	4603      	mov	r3, r0
 800a41c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a41e:	7dbb      	ldrb	r3, [r7, #22]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d001      	beq.n	800a428 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a424:	7dbb      	ldrb	r3, [r7, #22]
 800a426:	e000      	b.n	800a42a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3718      	adds	r7, #24
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a432:	b580      	push	{r7, lr}
 800a434:	b084      	sub	sp, #16
 800a436:	af00      	add	r7, sp, #0
 800a438:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a43a:	2300      	movs	r3, #0
 800a43c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2201      	movs	r2, #1
 800a442:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	2200      	movs	r2, #0
 800a44a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2200      	movs	r2, #0
 800a452:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2200      	movs	r2, #0
 800a458:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2200      	movs	r2, #0
 800a460:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d014      	beq.n	800a498 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a474:	685b      	ldr	r3, [r3, #4]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d00e      	beq.n	800a498 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a480:	685b      	ldr	r3, [r3, #4]
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	6852      	ldr	r2, [r2, #4]
 800a486:	b2d2      	uxtb	r2, r2
 800a488:	4611      	mov	r1, r2
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	4798      	blx	r3
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d001      	beq.n	800a498 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a494:	2303      	movs	r3, #3
 800a496:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a498:	2340      	movs	r3, #64	; 0x40
 800a49a:	2200      	movs	r2, #0
 800a49c:	2100      	movs	r1, #0
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f001 fc0b 	bl	800bcba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2201      	movs	r2, #1
 800a4a8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2240      	movs	r2, #64	; 0x40
 800a4b0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4b4:	2340      	movs	r3, #64	; 0x40
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	2180      	movs	r1, #128	; 0x80
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f001 fbfd 	bl	800bcba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2201      	movs	r2, #1
 800a4c4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2240      	movs	r2, #64	; 0x40
 800a4ca:	621a      	str	r2, [r3, #32]

  return ret;
 800a4cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b083      	sub	sp, #12
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
 800a4de:	460b      	mov	r3, r1
 800a4e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	78fa      	ldrb	r2, [r7, #3]
 800a4e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	370c      	adds	r7, #12
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f4:	4770      	bx	lr

0800a4f6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a4f6:	b480      	push	{r7}
 800a4f8:	b083      	sub	sp, #12
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a504:	b2da      	uxtb	r2, r3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2204      	movs	r2, #4
 800a510:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a522:	b480      	push	{r7}
 800a524:	b083      	sub	sp, #12
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b04      	cmp	r3, #4
 800a534:	d106      	bne.n	800a544 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a53c:	b2da      	uxtb	r2, r3
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a544:	2300      	movs	r3, #0
}
 800a546:	4618      	mov	r0, r3
 800a548:	370c      	adds	r7, #12
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr

0800a552 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b082      	sub	sp, #8
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a560:	b2db      	uxtb	r3, r3
 800a562:	2b03      	cmp	r3, #3
 800a564:	d110      	bne.n	800a588 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d00b      	beq.n	800a588 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a576:	69db      	ldr	r3, [r3, #28]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d005      	beq.n	800a588 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a582:	69db      	ldr	r3, [r3, #28]
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a588:	2300      	movs	r3, #0
}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}

0800a592 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b082      	sub	sp, #8
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	460b      	mov	r3, r1
 800a59c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	32ae      	adds	r2, #174	; 0xae
 800a5a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d101      	bne.n	800a5b4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a5b0:	2303      	movs	r3, #3
 800a5b2:	e01c      	b.n	800a5ee <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d115      	bne.n	800a5ec <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	32ae      	adds	r2, #174	; 0xae
 800a5ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ce:	6a1b      	ldr	r3, [r3, #32]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d00b      	beq.n	800a5ec <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	32ae      	adds	r2, #174	; 0xae
 800a5de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5e2:	6a1b      	ldr	r3, [r3, #32]
 800a5e4:	78fa      	ldrb	r2, [r7, #3]
 800a5e6:	4611      	mov	r1, r2
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3708      	adds	r7, #8
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a5f6:	b580      	push	{r7, lr}
 800a5f8:	b082      	sub	sp, #8
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
 800a5fe:	460b      	mov	r3, r1
 800a600:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	32ae      	adds	r2, #174	; 0xae
 800a60c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a614:	2303      	movs	r3, #3
 800a616:	e01c      	b.n	800a652 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a61e:	b2db      	uxtb	r3, r3
 800a620:	2b03      	cmp	r3, #3
 800a622:	d115      	bne.n	800a650 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	32ae      	adds	r2, #174	; 0xae
 800a62e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a634:	2b00      	cmp	r3, #0
 800a636:	d00b      	beq.n	800a650 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	32ae      	adds	r2, #174	; 0xae
 800a642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a648:	78fa      	ldrb	r2, [r7, #3]
 800a64a:	4611      	mov	r1, r2
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a650:	2300      	movs	r3, #0
}
 800a652:	4618      	mov	r0, r3
 800a654:	3708      	adds	r7, #8
 800a656:	46bd      	mov	sp, r7
 800a658:	bd80      	pop	{r7, pc}

0800a65a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a65a:	b480      	push	{r7}
 800a65c:	b083      	sub	sp, #12
 800a65e:	af00      	add	r7, sp, #0
 800a660:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	370c      	adds	r7, #12
 800a668:	46bd      	mov	sp, r7
 800a66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66e:	4770      	bx	lr

0800a670 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a678:	2300      	movs	r3, #0
 800a67a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2201      	movs	r2, #1
 800a680:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d00e      	beq.n	800a6ac <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	6852      	ldr	r2, [r2, #4]
 800a69a:	b2d2      	uxtb	r2, r2
 800a69c:	4611      	mov	r1, r2
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	4798      	blx	r3
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a6a8:	2303      	movs	r3, #3
 800a6aa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a6b6:	b480      	push	{r7}
 800a6b8:	b083      	sub	sp, #12
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	460b      	mov	r3, r1
 800a6c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a6c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	370c      	adds	r7, #12
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b083      	sub	sp, #12
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	460b      	mov	r3, r1
 800a6da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a6dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	370c      	adds	r7, #12
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e8:	4770      	bx	lr

0800a6ea <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b086      	sub	sp, #24
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a6fe:	2300      	movs	r3, #0
 800a700:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	885b      	ldrh	r3, [r3, #2]
 800a706:	b29a      	uxth	r2, r3
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	781b      	ldrb	r3, [r3, #0]
 800a70c:	b29b      	uxth	r3, r3
 800a70e:	429a      	cmp	r2, r3
 800a710:	d920      	bls.n	800a754 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	781b      	ldrb	r3, [r3, #0]
 800a716:	b29b      	uxth	r3, r3
 800a718:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a71a:	e013      	b.n	800a744 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a71c:	f107 030a 	add.w	r3, r7, #10
 800a720:	4619      	mov	r1, r3
 800a722:	6978      	ldr	r0, [r7, #20]
 800a724:	f000 f81b 	bl	800a75e <USBD_GetNextDesc>
 800a728:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	785b      	ldrb	r3, [r3, #1]
 800a72e:	2b05      	cmp	r3, #5
 800a730:	d108      	bne.n	800a744 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	789b      	ldrb	r3, [r3, #2]
 800a73a:	78fa      	ldrb	r2, [r7, #3]
 800a73c:	429a      	cmp	r2, r3
 800a73e:	d008      	beq.n	800a752 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a740:	2300      	movs	r3, #0
 800a742:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	885b      	ldrh	r3, [r3, #2]
 800a748:	b29a      	uxth	r2, r3
 800a74a:	897b      	ldrh	r3, [r7, #10]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d8e5      	bhi.n	800a71c <USBD_GetEpDesc+0x32>
 800a750:	e000      	b.n	800a754 <USBD_GetEpDesc+0x6a>
          break;
 800a752:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a754:	693b      	ldr	r3, [r7, #16]
}
 800a756:	4618      	mov	r0, r3
 800a758:	3718      	adds	r7, #24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}

0800a75e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a75e:	b480      	push	{r7}
 800a760:	b085      	sub	sp, #20
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
 800a766:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	881a      	ldrh	r2, [r3, #0]
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	b29b      	uxth	r3, r3
 800a776:	4413      	add	r3, r2
 800a778:	b29a      	uxth	r2, r3
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	461a      	mov	r2, r3
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	4413      	add	r3, r2
 800a788:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a78a:	68fb      	ldr	r3, [r7, #12]
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a798:	b480      	push	{r7}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a7a4:	697b      	ldr	r3, [r7, #20]
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	3301      	adds	r3, #1
 800a7ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	781b      	ldrb	r3, [r3, #0]
 800a7b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a7b6:	8a3b      	ldrh	r3, [r7, #16]
 800a7b8:	021b      	lsls	r3, r3, #8
 800a7ba:	b21a      	sxth	r2, r3
 800a7bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	b21b      	sxth	r3, r3
 800a7c4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a7c6:	89fb      	ldrh	r3, [r7, #14]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	371c      	adds	r7, #28
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	781b      	ldrb	r3, [r3, #0]
 800a7e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a7ea:	2b40      	cmp	r3, #64	; 0x40
 800a7ec:	d005      	beq.n	800a7fa <USBD_StdDevReq+0x26>
 800a7ee:	2b40      	cmp	r3, #64	; 0x40
 800a7f0:	d857      	bhi.n	800a8a2 <USBD_StdDevReq+0xce>
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d00f      	beq.n	800a816 <USBD_StdDevReq+0x42>
 800a7f6:	2b20      	cmp	r3, #32
 800a7f8:	d153      	bne.n	800a8a2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	32ae      	adds	r2, #174	; 0xae
 800a804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a808:	689b      	ldr	r3, [r3, #8]
 800a80a:	6839      	ldr	r1, [r7, #0]
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	4798      	blx	r3
 800a810:	4603      	mov	r3, r0
 800a812:	73fb      	strb	r3, [r7, #15]
      break;
 800a814:	e04a      	b.n	800a8ac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	785b      	ldrb	r3, [r3, #1]
 800a81a:	2b09      	cmp	r3, #9
 800a81c:	d83b      	bhi.n	800a896 <USBD_StdDevReq+0xc2>
 800a81e:	a201      	add	r2, pc, #4	; (adr r2, 800a824 <USBD_StdDevReq+0x50>)
 800a820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a824:	0800a879 	.word	0x0800a879
 800a828:	0800a88d 	.word	0x0800a88d
 800a82c:	0800a897 	.word	0x0800a897
 800a830:	0800a883 	.word	0x0800a883
 800a834:	0800a897 	.word	0x0800a897
 800a838:	0800a857 	.word	0x0800a857
 800a83c:	0800a84d 	.word	0x0800a84d
 800a840:	0800a897 	.word	0x0800a897
 800a844:	0800a86f 	.word	0x0800a86f
 800a848:	0800a861 	.word	0x0800a861
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a84c:	6839      	ldr	r1, [r7, #0]
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fa3c 	bl	800accc <USBD_GetDescriptor>
          break;
 800a854:	e024      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a856:	6839      	ldr	r1, [r7, #0]
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f000 fba1 	bl	800afa0 <USBD_SetAddress>
          break;
 800a85e:	e01f      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a860:	6839      	ldr	r1, [r7, #0]
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 fbe0 	bl	800b028 <USBD_SetConfig>
 800a868:	4603      	mov	r3, r0
 800a86a:	73fb      	strb	r3, [r7, #15]
          break;
 800a86c:	e018      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a86e:	6839      	ldr	r1, [r7, #0]
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f000 fc83 	bl	800b17c <USBD_GetConfig>
          break;
 800a876:	e013      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a878:	6839      	ldr	r1, [r7, #0]
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 fcb4 	bl	800b1e8 <USBD_GetStatus>
          break;
 800a880:	e00e      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a882:	6839      	ldr	r1, [r7, #0]
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f000 fce3 	bl	800b250 <USBD_SetFeature>
          break;
 800a88a:	e009      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a88c:	6839      	ldr	r1, [r7, #0]
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 fd07 	bl	800b2a2 <USBD_ClrFeature>
          break;
 800a894:	e004      	b.n	800a8a0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a896:	6839      	ldr	r1, [r7, #0]
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 fd5e 	bl	800b35a <USBD_CtlError>
          break;
 800a89e:	bf00      	nop
      }
      break;
 800a8a0:	e004      	b.n	800a8ac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a8a2:	6839      	ldr	r1, [r7, #0]
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	f000 fd58 	bl	800b35a <USBD_CtlError>
      break;
 800a8aa:	bf00      	nop
  }

  return ret;
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3710      	adds	r7, #16
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop

0800a8b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b084      	sub	sp, #16
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
 800a8c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a8ce:	2b40      	cmp	r3, #64	; 0x40
 800a8d0:	d005      	beq.n	800a8de <USBD_StdItfReq+0x26>
 800a8d2:	2b40      	cmp	r3, #64	; 0x40
 800a8d4:	d852      	bhi.n	800a97c <USBD_StdItfReq+0xc4>
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <USBD_StdItfReq+0x26>
 800a8da:	2b20      	cmp	r3, #32
 800a8dc:	d14e      	bne.n	800a97c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8e4:	b2db      	uxtb	r3, r3
 800a8e6:	3b01      	subs	r3, #1
 800a8e8:	2b02      	cmp	r3, #2
 800a8ea:	d840      	bhi.n	800a96e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	889b      	ldrh	r3, [r3, #4]
 800a8f0:	b2db      	uxtb	r3, r3
 800a8f2:	2b01      	cmp	r3, #1
 800a8f4:	d836      	bhi.n	800a964 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	889b      	ldrh	r3, [r3, #4]
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	6878      	ldr	r0, [r7, #4]
 800a900:	f7ff fed9 	bl	800a6b6 <USBD_CoreFindIF>
 800a904:	4603      	mov	r3, r0
 800a906:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a908:	7bbb      	ldrb	r3, [r7, #14]
 800a90a:	2bff      	cmp	r3, #255	; 0xff
 800a90c:	d01d      	beq.n	800a94a <USBD_StdItfReq+0x92>
 800a90e:	7bbb      	ldrb	r3, [r7, #14]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d11a      	bne.n	800a94a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a914:	7bba      	ldrb	r2, [r7, #14]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	32ae      	adds	r2, #174	; 0xae
 800a91a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d00f      	beq.n	800a944 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a924:	7bba      	ldrb	r2, [r7, #14]
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a92c:	7bba      	ldrb	r2, [r7, #14]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	32ae      	adds	r2, #174	; 0xae
 800a932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	6839      	ldr	r1, [r7, #0]
 800a93a:	6878      	ldr	r0, [r7, #4]
 800a93c:	4798      	blx	r3
 800a93e:	4603      	mov	r3, r0
 800a940:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a942:	e004      	b.n	800a94e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a944:	2303      	movs	r3, #3
 800a946:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a948:	e001      	b.n	800a94e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a94a:	2303      	movs	r3, #3
 800a94c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	88db      	ldrh	r3, [r3, #6]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d110      	bne.n	800a978 <USBD_StdItfReq+0xc0>
 800a956:	7bfb      	ldrb	r3, [r7, #15]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d10d      	bne.n	800a978 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fdc7 	bl	800b4f0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a962:	e009      	b.n	800a978 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a964:	6839      	ldr	r1, [r7, #0]
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 fcf7 	bl	800b35a <USBD_CtlError>
          break;
 800a96c:	e004      	b.n	800a978 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a96e:	6839      	ldr	r1, [r7, #0]
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 fcf2 	bl	800b35a <USBD_CtlError>
          break;
 800a976:	e000      	b.n	800a97a <USBD_StdItfReq+0xc2>
          break;
 800a978:	bf00      	nop
      }
      break;
 800a97a:	e004      	b.n	800a986 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a97c:	6839      	ldr	r1, [r7, #0]
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fceb 	bl	800b35a <USBD_CtlError>
      break;
 800a984:	bf00      	nop
  }

  return ret;
 800a986:	7bfb      	ldrb	r3, [r7, #15]
}
 800a988:	4618      	mov	r0, r3
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a99a:	2300      	movs	r3, #0
 800a99c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	889b      	ldrh	r3, [r3, #4]
 800a9a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a9ac:	2b40      	cmp	r3, #64	; 0x40
 800a9ae:	d007      	beq.n	800a9c0 <USBD_StdEPReq+0x30>
 800a9b0:	2b40      	cmp	r3, #64	; 0x40
 800a9b2:	f200 817f 	bhi.w	800acb4 <USBD_StdEPReq+0x324>
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d02a      	beq.n	800aa10 <USBD_StdEPReq+0x80>
 800a9ba:	2b20      	cmp	r3, #32
 800a9bc:	f040 817a 	bne.w	800acb4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a9c0:	7bbb      	ldrb	r3, [r7, #14]
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f7ff fe83 	bl	800a6d0 <USBD_CoreFindEP>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a9ce:	7b7b      	ldrb	r3, [r7, #13]
 800a9d0:	2bff      	cmp	r3, #255	; 0xff
 800a9d2:	f000 8174 	beq.w	800acbe <USBD_StdEPReq+0x32e>
 800a9d6:	7b7b      	ldrb	r3, [r7, #13]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	f040 8170 	bne.w	800acbe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a9de:	7b7a      	ldrb	r2, [r7, #13]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a9e6:	7b7a      	ldrb	r2, [r7, #13]
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	32ae      	adds	r2, #174	; 0xae
 800a9ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9f0:	689b      	ldr	r3, [r3, #8]
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	f000 8163 	beq.w	800acbe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a9f8:	7b7a      	ldrb	r2, [r7, #13]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	32ae      	adds	r2, #174	; 0xae
 800a9fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	4798      	blx	r3
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aa0e:	e156      	b.n	800acbe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	785b      	ldrb	r3, [r3, #1]
 800aa14:	2b03      	cmp	r3, #3
 800aa16:	d008      	beq.n	800aa2a <USBD_StdEPReq+0x9a>
 800aa18:	2b03      	cmp	r3, #3
 800aa1a:	f300 8145 	bgt.w	800aca8 <USBD_StdEPReq+0x318>
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	f000 809b 	beq.w	800ab5a <USBD_StdEPReq+0x1ca>
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d03c      	beq.n	800aaa2 <USBD_StdEPReq+0x112>
 800aa28:	e13e      	b.n	800aca8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa30:	b2db      	uxtb	r3, r3
 800aa32:	2b02      	cmp	r3, #2
 800aa34:	d002      	beq.n	800aa3c <USBD_StdEPReq+0xac>
 800aa36:	2b03      	cmp	r3, #3
 800aa38:	d016      	beq.n	800aa68 <USBD_StdEPReq+0xd8>
 800aa3a:	e02c      	b.n	800aa96 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa3c:	7bbb      	ldrb	r3, [r7, #14]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00d      	beq.n	800aa5e <USBD_StdEPReq+0xce>
 800aa42:	7bbb      	ldrb	r3, [r7, #14]
 800aa44:	2b80      	cmp	r3, #128	; 0x80
 800aa46:	d00a      	beq.n	800aa5e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa48:	7bbb      	ldrb	r3, [r7, #14]
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f001 f979 	bl	800bd44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa52:	2180      	movs	r1, #128	; 0x80
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f001 f975 	bl	800bd44 <USBD_LL_StallEP>
 800aa5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa5c:	e020      	b.n	800aaa0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800aa5e:	6839      	ldr	r1, [r7, #0]
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fc7a 	bl	800b35a <USBD_CtlError>
              break;
 800aa66:	e01b      	b.n	800aaa0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	885b      	ldrh	r3, [r3, #2]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d10e      	bne.n	800aa8e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aa70:	7bbb      	ldrb	r3, [r7, #14]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d00b      	beq.n	800aa8e <USBD_StdEPReq+0xfe>
 800aa76:	7bbb      	ldrb	r3, [r7, #14]
 800aa78:	2b80      	cmp	r3, #128	; 0x80
 800aa7a:	d008      	beq.n	800aa8e <USBD_StdEPReq+0xfe>
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	88db      	ldrh	r3, [r3, #6]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d104      	bne.n	800aa8e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa84:	7bbb      	ldrb	r3, [r7, #14]
 800aa86:	4619      	mov	r1, r3
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f001 f95b 	bl	800bd44 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 fd2e 	bl	800b4f0 <USBD_CtlSendStatus>

              break;
 800aa94:	e004      	b.n	800aaa0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800aa96:	6839      	ldr	r1, [r7, #0]
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f000 fc5e 	bl	800b35a <USBD_CtlError>
              break;
 800aa9e:	bf00      	nop
          }
          break;
 800aaa0:	e107      	b.n	800acb2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aaa8:	b2db      	uxtb	r3, r3
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d002      	beq.n	800aab4 <USBD_StdEPReq+0x124>
 800aaae:	2b03      	cmp	r3, #3
 800aab0:	d016      	beq.n	800aae0 <USBD_StdEPReq+0x150>
 800aab2:	e04b      	b.n	800ab4c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00d      	beq.n	800aad6 <USBD_StdEPReq+0x146>
 800aaba:	7bbb      	ldrb	r3, [r7, #14]
 800aabc:	2b80      	cmp	r3, #128	; 0x80
 800aabe:	d00a      	beq.n	800aad6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aac0:	7bbb      	ldrb	r3, [r7, #14]
 800aac2:	4619      	mov	r1, r3
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f001 f93d 	bl	800bd44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aaca:	2180      	movs	r1, #128	; 0x80
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f001 f939 	bl	800bd44 <USBD_LL_StallEP>
 800aad2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aad4:	e040      	b.n	800ab58 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800aad6:	6839      	ldr	r1, [r7, #0]
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f000 fc3e 	bl	800b35a <USBD_CtlError>
              break;
 800aade:	e03b      	b.n	800ab58 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	885b      	ldrh	r3, [r3, #2]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d136      	bne.n	800ab56 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aae8:	7bbb      	ldrb	r3, [r7, #14]
 800aaea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d004      	beq.n	800aafc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aaf2:	7bbb      	ldrb	r3, [r7, #14]
 800aaf4:	4619      	mov	r1, r3
 800aaf6:	6878      	ldr	r0, [r7, #4]
 800aaf8:	f001 f943 	bl	800bd82 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f000 fcf7 	bl	800b4f0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ab02:	7bbb      	ldrb	r3, [r7, #14]
 800ab04:	4619      	mov	r1, r3
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f7ff fde2 	bl	800a6d0 <USBD_CoreFindEP>
 800ab0c:	4603      	mov	r3, r0
 800ab0e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ab10:	7b7b      	ldrb	r3, [r7, #13]
 800ab12:	2bff      	cmp	r3, #255	; 0xff
 800ab14:	d01f      	beq.n	800ab56 <USBD_StdEPReq+0x1c6>
 800ab16:	7b7b      	ldrb	r3, [r7, #13]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d11c      	bne.n	800ab56 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ab1c:	7b7a      	ldrb	r2, [r7, #13]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ab24:	7b7a      	ldrb	r2, [r7, #13]
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	32ae      	adds	r2, #174	; 0xae
 800ab2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d010      	beq.n	800ab56 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800ab34:	7b7a      	ldrb	r2, [r7, #13]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	32ae      	adds	r2, #174	; 0xae
 800ab3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	6839      	ldr	r1, [r7, #0]
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	4798      	blx	r3
 800ab46:	4603      	mov	r3, r0
 800ab48:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ab4a:	e004      	b.n	800ab56 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ab4c:	6839      	ldr	r1, [r7, #0]
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f000 fc03 	bl	800b35a <USBD_CtlError>
              break;
 800ab54:	e000      	b.n	800ab58 <USBD_StdEPReq+0x1c8>
              break;
 800ab56:	bf00      	nop
          }
          break;
 800ab58:	e0ab      	b.n	800acb2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b02      	cmp	r3, #2
 800ab64:	d002      	beq.n	800ab6c <USBD_StdEPReq+0x1dc>
 800ab66:	2b03      	cmp	r3, #3
 800ab68:	d032      	beq.n	800abd0 <USBD_StdEPReq+0x240>
 800ab6a:	e097      	b.n	800ac9c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab6c:	7bbb      	ldrb	r3, [r7, #14]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d007      	beq.n	800ab82 <USBD_StdEPReq+0x1f2>
 800ab72:	7bbb      	ldrb	r3, [r7, #14]
 800ab74:	2b80      	cmp	r3, #128	; 0x80
 800ab76:	d004      	beq.n	800ab82 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ab78:	6839      	ldr	r1, [r7, #0]
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 fbed 	bl	800b35a <USBD_CtlError>
                break;
 800ab80:	e091      	b.n	800aca6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	da0b      	bge.n	800aba2 <USBD_StdEPReq+0x212>
 800ab8a:	7bbb      	ldrb	r3, [r7, #14]
 800ab8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ab90:	4613      	mov	r3, r2
 800ab92:	009b      	lsls	r3, r3, #2
 800ab94:	4413      	add	r3, r2
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	3310      	adds	r3, #16
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	4413      	add	r3, r2
 800ab9e:	3304      	adds	r3, #4
 800aba0:	e00b      	b.n	800abba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aba2:	7bbb      	ldrb	r3, [r7, #14]
 800aba4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aba8:	4613      	mov	r3, r2
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	4413      	add	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800abb4:	687a      	ldr	r2, [r7, #4]
 800abb6:	4413      	add	r3, r2
 800abb8:	3304      	adds	r3, #4
 800abba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	2200      	movs	r2, #0
 800abc0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	2202      	movs	r2, #2
 800abc6:	4619      	mov	r1, r3
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f000 fc37 	bl	800b43c <USBD_CtlSendData>
              break;
 800abce:	e06a      	b.n	800aca6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800abd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	da11      	bge.n	800abfc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800abd8:	7bbb      	ldrb	r3, [r7, #14]
 800abda:	f003 020f 	and.w	r2, r3, #15
 800abde:	6879      	ldr	r1, [r7, #4]
 800abe0:	4613      	mov	r3, r2
 800abe2:	009b      	lsls	r3, r3, #2
 800abe4:	4413      	add	r3, r2
 800abe6:	009b      	lsls	r3, r3, #2
 800abe8:	440b      	add	r3, r1
 800abea:	3324      	adds	r3, #36	; 0x24
 800abec:	881b      	ldrh	r3, [r3, #0]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d117      	bne.n	800ac22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800abf2:	6839      	ldr	r1, [r7, #0]
 800abf4:	6878      	ldr	r0, [r7, #4]
 800abf6:	f000 fbb0 	bl	800b35a <USBD_CtlError>
                  break;
 800abfa:	e054      	b.n	800aca6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800abfc:	7bbb      	ldrb	r3, [r7, #14]
 800abfe:	f003 020f 	and.w	r2, r3, #15
 800ac02:	6879      	ldr	r1, [r7, #4]
 800ac04:	4613      	mov	r3, r2
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	4413      	add	r3, r2
 800ac0a:	009b      	lsls	r3, r3, #2
 800ac0c:	440b      	add	r3, r1
 800ac0e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ac12:	881b      	ldrh	r3, [r3, #0]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d104      	bne.n	800ac22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ac18:	6839      	ldr	r1, [r7, #0]
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f000 fb9d 	bl	800b35a <USBD_CtlError>
                  break;
 800ac20:	e041      	b.n	800aca6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	da0b      	bge.n	800ac42 <USBD_StdEPReq+0x2b2>
 800ac2a:	7bbb      	ldrb	r3, [r7, #14]
 800ac2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ac30:	4613      	mov	r3, r2
 800ac32:	009b      	lsls	r3, r3, #2
 800ac34:	4413      	add	r3, r2
 800ac36:	009b      	lsls	r3, r3, #2
 800ac38:	3310      	adds	r3, #16
 800ac3a:	687a      	ldr	r2, [r7, #4]
 800ac3c:	4413      	add	r3, r2
 800ac3e:	3304      	adds	r3, #4
 800ac40:	e00b      	b.n	800ac5a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ac42:	7bbb      	ldrb	r3, [r7, #14]
 800ac44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac48:	4613      	mov	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4413      	add	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	4413      	add	r3, r2
 800ac58:	3304      	adds	r3, #4
 800ac5a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ac5c:	7bbb      	ldrb	r3, [r7, #14]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d002      	beq.n	800ac68 <USBD_StdEPReq+0x2d8>
 800ac62:	7bbb      	ldrb	r3, [r7, #14]
 800ac64:	2b80      	cmp	r3, #128	; 0x80
 800ac66:	d103      	bne.n	800ac70 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	601a      	str	r2, [r3, #0]
 800ac6e:	e00e      	b.n	800ac8e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ac70:	7bbb      	ldrb	r3, [r7, #14]
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f001 f8a3 	bl	800bdc0 <USBD_LL_IsStallEP>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d003      	beq.n	800ac88 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800ac80:	68bb      	ldr	r3, [r7, #8]
 800ac82:	2201      	movs	r2, #1
 800ac84:	601a      	str	r2, [r3, #0]
 800ac86:	e002      	b.n	800ac8e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	2202      	movs	r2, #2
 800ac92:	4619      	mov	r1, r3
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f000 fbd1 	bl	800b43c <USBD_CtlSendData>
              break;
 800ac9a:	e004      	b.n	800aca6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ac9c:	6839      	ldr	r1, [r7, #0]
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	f000 fb5b 	bl	800b35a <USBD_CtlError>
              break;
 800aca4:	bf00      	nop
          }
          break;
 800aca6:	e004      	b.n	800acb2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800aca8:	6839      	ldr	r1, [r7, #0]
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fb55 	bl	800b35a <USBD_CtlError>
          break;
 800acb0:	bf00      	nop
      }
      break;
 800acb2:	e005      	b.n	800acc0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800acb4:	6839      	ldr	r1, [r7, #0]
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fb4f 	bl	800b35a <USBD_CtlError>
      break;
 800acbc:	e000      	b.n	800acc0 <USBD_StdEPReq+0x330>
      break;
 800acbe:	bf00      	nop
  }

  return ret;
 800acc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3710      	adds	r7, #16
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}
	...

0800accc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b084      	sub	sp, #16
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
 800acd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800acd6:	2300      	movs	r3, #0
 800acd8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800acda:	2300      	movs	r3, #0
 800acdc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800acde:	2300      	movs	r3, #0
 800ace0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	885b      	ldrh	r3, [r3, #2]
 800ace6:	0a1b      	lsrs	r3, r3, #8
 800ace8:	b29b      	uxth	r3, r3
 800acea:	3b01      	subs	r3, #1
 800acec:	2b06      	cmp	r3, #6
 800acee:	f200 8128 	bhi.w	800af42 <USBD_GetDescriptor+0x276>
 800acf2:	a201      	add	r2, pc, #4	; (adr r2, 800acf8 <USBD_GetDescriptor+0x2c>)
 800acf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf8:	0800ad15 	.word	0x0800ad15
 800acfc:	0800ad2d 	.word	0x0800ad2d
 800ad00:	0800ad6d 	.word	0x0800ad6d
 800ad04:	0800af43 	.word	0x0800af43
 800ad08:	0800af43 	.word	0x0800af43
 800ad0c:	0800aee3 	.word	0x0800aee3
 800ad10:	0800af0f 	.word	0x0800af0f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	7c12      	ldrb	r2, [r2, #16]
 800ad20:	f107 0108 	add.w	r1, r7, #8
 800ad24:	4610      	mov	r0, r2
 800ad26:	4798      	blx	r3
 800ad28:	60f8      	str	r0, [r7, #12]
      break;
 800ad2a:	e112      	b.n	800af52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	7c1b      	ldrb	r3, [r3, #16]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d10d      	bne.n	800ad50 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad3c:	f107 0208 	add.w	r2, r7, #8
 800ad40:	4610      	mov	r0, r2
 800ad42:	4798      	blx	r3
 800ad44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	3301      	adds	r3, #1
 800ad4a:	2202      	movs	r2, #2
 800ad4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ad4e:	e100      	b.n	800af52 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad58:	f107 0208 	add.w	r2, r7, #8
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	4798      	blx	r3
 800ad60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	3301      	adds	r3, #1
 800ad66:	2202      	movs	r2, #2
 800ad68:	701a      	strb	r2, [r3, #0]
      break;
 800ad6a:	e0f2      	b.n	800af52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	885b      	ldrh	r3, [r3, #2]
 800ad70:	b2db      	uxtb	r3, r3
 800ad72:	2b05      	cmp	r3, #5
 800ad74:	f200 80ac 	bhi.w	800aed0 <USBD_GetDescriptor+0x204>
 800ad78:	a201      	add	r2, pc, #4	; (adr r2, 800ad80 <USBD_GetDescriptor+0xb4>)
 800ad7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad7e:	bf00      	nop
 800ad80:	0800ad99 	.word	0x0800ad99
 800ad84:	0800adcd 	.word	0x0800adcd
 800ad88:	0800ae01 	.word	0x0800ae01
 800ad8c:	0800ae35 	.word	0x0800ae35
 800ad90:	0800ae69 	.word	0x0800ae69
 800ad94:	0800ae9d 	.word	0x0800ae9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00b      	beq.n	800adbc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	7c12      	ldrb	r2, [r2, #16]
 800adb0:	f107 0108 	add.w	r1, r7, #8
 800adb4:	4610      	mov	r0, r2
 800adb6:	4798      	blx	r3
 800adb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adba:	e091      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800adbc:	6839      	ldr	r1, [r7, #0]
 800adbe:	6878      	ldr	r0, [r7, #4]
 800adc0:	f000 facb 	bl	800b35a <USBD_CtlError>
            err++;
 800adc4:	7afb      	ldrb	r3, [r7, #11]
 800adc6:	3301      	adds	r3, #1
 800adc8:	72fb      	strb	r3, [r7, #11]
          break;
 800adca:	e089      	b.n	800aee0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d00b      	beq.n	800adf0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	7c12      	ldrb	r2, [r2, #16]
 800ade4:	f107 0108 	add.w	r1, r7, #8
 800ade8:	4610      	mov	r0, r2
 800adea:	4798      	blx	r3
 800adec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adee:	e077      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800adf0:	6839      	ldr	r1, [r7, #0]
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 fab1 	bl	800b35a <USBD_CtlError>
            err++;
 800adf8:	7afb      	ldrb	r3, [r7, #11]
 800adfa:	3301      	adds	r3, #1
 800adfc:	72fb      	strb	r3, [r7, #11]
          break;
 800adfe:	e06f      	b.n	800aee0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00b      	beq.n	800ae24 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	7c12      	ldrb	r2, [r2, #16]
 800ae18:	f107 0108 	add.w	r1, r7, #8
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	4798      	blx	r3
 800ae20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae22:	e05d      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae24:	6839      	ldr	r1, [r7, #0]
 800ae26:	6878      	ldr	r0, [r7, #4]
 800ae28:	f000 fa97 	bl	800b35a <USBD_CtlError>
            err++;
 800ae2c:	7afb      	ldrb	r3, [r7, #11]
 800ae2e:	3301      	adds	r3, #1
 800ae30:	72fb      	strb	r3, [r7, #11]
          break;
 800ae32:	e055      	b.n	800aee0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae3a:	691b      	ldr	r3, [r3, #16]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00b      	beq.n	800ae58 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	687a      	ldr	r2, [r7, #4]
 800ae4a:	7c12      	ldrb	r2, [r2, #16]
 800ae4c:	f107 0108 	add.w	r1, r7, #8
 800ae50:	4610      	mov	r0, r2
 800ae52:	4798      	blx	r3
 800ae54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae56:	e043      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae58:	6839      	ldr	r1, [r7, #0]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f000 fa7d 	bl	800b35a <USBD_CtlError>
            err++;
 800ae60:	7afb      	ldrb	r3, [r7, #11]
 800ae62:	3301      	adds	r3, #1
 800ae64:	72fb      	strb	r3, [r7, #11]
          break;
 800ae66:	e03b      	b.n	800aee0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae6e:	695b      	ldr	r3, [r3, #20]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d00b      	beq.n	800ae8c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	687a      	ldr	r2, [r7, #4]
 800ae7e:	7c12      	ldrb	r2, [r2, #16]
 800ae80:	f107 0108 	add.w	r1, r7, #8
 800ae84:	4610      	mov	r0, r2
 800ae86:	4798      	blx	r3
 800ae88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae8a:	e029      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ae8c:	6839      	ldr	r1, [r7, #0]
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 fa63 	bl	800b35a <USBD_CtlError>
            err++;
 800ae94:	7afb      	ldrb	r3, [r7, #11]
 800ae96:	3301      	adds	r3, #1
 800ae98:	72fb      	strb	r3, [r7, #11]
          break;
 800ae9a:	e021      	b.n	800aee0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aea2:	699b      	ldr	r3, [r3, #24]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d00b      	beq.n	800aec0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	687a      	ldr	r2, [r7, #4]
 800aeb2:	7c12      	ldrb	r2, [r2, #16]
 800aeb4:	f107 0108 	add.w	r1, r7, #8
 800aeb8:	4610      	mov	r0, r2
 800aeba:	4798      	blx	r3
 800aebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aebe:	e00f      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 fa49 	bl	800b35a <USBD_CtlError>
            err++;
 800aec8:	7afb      	ldrb	r3, [r7, #11]
 800aeca:	3301      	adds	r3, #1
 800aecc:	72fb      	strb	r3, [r7, #11]
          break;
 800aece:	e007      	b.n	800aee0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aed0:	6839      	ldr	r1, [r7, #0]
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f000 fa41 	bl	800b35a <USBD_CtlError>
          err++;
 800aed8:	7afb      	ldrb	r3, [r7, #11]
 800aeda:	3301      	adds	r3, #1
 800aedc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aede:	bf00      	nop
      }
      break;
 800aee0:	e037      	b.n	800af52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	7c1b      	ldrb	r3, [r3, #16]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d109      	bne.n	800aefe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aef0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aef2:	f107 0208 	add.w	r2, r7, #8
 800aef6:	4610      	mov	r0, r2
 800aef8:	4798      	blx	r3
 800aefa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aefc:	e029      	b.n	800af52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 fa2a 	bl	800b35a <USBD_CtlError>
        err++;
 800af06:	7afb      	ldrb	r3, [r7, #11]
 800af08:	3301      	adds	r3, #1
 800af0a:	72fb      	strb	r3, [r7, #11]
      break;
 800af0c:	e021      	b.n	800af52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	7c1b      	ldrb	r3, [r3, #16]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d10d      	bne.n	800af32 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af1e:	f107 0208 	add.w	r2, r7, #8
 800af22:	4610      	mov	r0, r2
 800af24:	4798      	blx	r3
 800af26:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	3301      	adds	r3, #1
 800af2c:	2207      	movs	r2, #7
 800af2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800af30:	e00f      	b.n	800af52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800af32:	6839      	ldr	r1, [r7, #0]
 800af34:	6878      	ldr	r0, [r7, #4]
 800af36:	f000 fa10 	bl	800b35a <USBD_CtlError>
        err++;
 800af3a:	7afb      	ldrb	r3, [r7, #11]
 800af3c:	3301      	adds	r3, #1
 800af3e:	72fb      	strb	r3, [r7, #11]
      break;
 800af40:	e007      	b.n	800af52 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f000 fa08 	bl	800b35a <USBD_CtlError>
      err++;
 800af4a:	7afb      	ldrb	r3, [r7, #11]
 800af4c:	3301      	adds	r3, #1
 800af4e:	72fb      	strb	r3, [r7, #11]
      break;
 800af50:	bf00      	nop
  }

  if (err != 0U)
 800af52:	7afb      	ldrb	r3, [r7, #11]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d11e      	bne.n	800af96 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800af58:	683b      	ldr	r3, [r7, #0]
 800af5a:	88db      	ldrh	r3, [r3, #6]
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d016      	beq.n	800af8e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800af60:	893b      	ldrh	r3, [r7, #8]
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00e      	beq.n	800af84 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	88da      	ldrh	r2, [r3, #6]
 800af6a:	893b      	ldrh	r3, [r7, #8]
 800af6c:	4293      	cmp	r3, r2
 800af6e:	bf28      	it	cs
 800af70:	4613      	movcs	r3, r2
 800af72:	b29b      	uxth	r3, r3
 800af74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af76:	893b      	ldrh	r3, [r7, #8]
 800af78:	461a      	mov	r2, r3
 800af7a:	68f9      	ldr	r1, [r7, #12]
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f000 fa5d 	bl	800b43c <USBD_CtlSendData>
 800af82:	e009      	b.n	800af98 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800af84:	6839      	ldr	r1, [r7, #0]
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 f9e7 	bl	800b35a <USBD_CtlError>
 800af8c:	e004      	b.n	800af98 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 faae 	bl	800b4f0 <USBD_CtlSendStatus>
 800af94:	e000      	b.n	800af98 <USBD_GetDescriptor+0x2cc>
    return;
 800af96:	bf00      	nop
  }
}
 800af98:	3710      	adds	r7, #16
 800af9a:	46bd      	mov	sp, r7
 800af9c:	bd80      	pop	{r7, pc}
 800af9e:	bf00      	nop

0800afa0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	889b      	ldrh	r3, [r3, #4]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d131      	bne.n	800b016 <USBD_SetAddress+0x76>
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	88db      	ldrh	r3, [r3, #6]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d12d      	bne.n	800b016 <USBD_SetAddress+0x76>
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	885b      	ldrh	r3, [r3, #2]
 800afbe:	2b7f      	cmp	r3, #127	; 0x7f
 800afc0:	d829      	bhi.n	800b016 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	885b      	ldrh	r3, [r3, #2]
 800afc6:	b2db      	uxtb	r3, r3
 800afc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afcc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afd4:	b2db      	uxtb	r3, r3
 800afd6:	2b03      	cmp	r3, #3
 800afd8:	d104      	bne.n	800afe4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800afda:	6839      	ldr	r1, [r7, #0]
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	f000 f9bc 	bl	800b35a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afe2:	e01d      	b.n	800b020 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	7bfa      	ldrb	r2, [r7, #15]
 800afe8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800afec:	7bfb      	ldrb	r3, [r7, #15]
 800afee:	4619      	mov	r1, r3
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f000 ff11 	bl	800be18 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800aff6:	6878      	ldr	r0, [r7, #4]
 800aff8:	f000 fa7a 	bl	800b4f0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800affc:	7bfb      	ldrb	r3, [r7, #15]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d004      	beq.n	800b00c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	2202      	movs	r2, #2
 800b006:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b00a:	e009      	b.n	800b020 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	2201      	movs	r2, #1
 800b010:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b014:	e004      	b.n	800b020 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b016:	6839      	ldr	r1, [r7, #0]
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 f99e 	bl	800b35a <USBD_CtlError>
  }
}
 800b01e:	bf00      	nop
 800b020:	bf00      	nop
 800b022:	3710      	adds	r7, #16
 800b024:	46bd      	mov	sp, r7
 800b026:	bd80      	pop	{r7, pc}

0800b028 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b028:	b580      	push	{r7, lr}
 800b02a:	b084      	sub	sp, #16
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	6078      	str	r0, [r7, #4]
 800b030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b032:	2300      	movs	r3, #0
 800b034:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	885b      	ldrh	r3, [r3, #2]
 800b03a:	b2da      	uxtb	r2, r3
 800b03c:	4b4e      	ldr	r3, [pc, #312]	; (800b178 <USBD_SetConfig+0x150>)
 800b03e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b040:	4b4d      	ldr	r3, [pc, #308]	; (800b178 <USBD_SetConfig+0x150>)
 800b042:	781b      	ldrb	r3, [r3, #0]
 800b044:	2b01      	cmp	r3, #1
 800b046:	d905      	bls.n	800b054 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 f985 	bl	800b35a <USBD_CtlError>
    return USBD_FAIL;
 800b050:	2303      	movs	r3, #3
 800b052:	e08c      	b.n	800b16e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	d002      	beq.n	800b066 <USBD_SetConfig+0x3e>
 800b060:	2b03      	cmp	r3, #3
 800b062:	d029      	beq.n	800b0b8 <USBD_SetConfig+0x90>
 800b064:	e075      	b.n	800b152 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b066:	4b44      	ldr	r3, [pc, #272]	; (800b178 <USBD_SetConfig+0x150>)
 800b068:	781b      	ldrb	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d020      	beq.n	800b0b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b06e:	4b42      	ldr	r3, [pc, #264]	; (800b178 <USBD_SetConfig+0x150>)
 800b070:	781b      	ldrb	r3, [r3, #0]
 800b072:	461a      	mov	r2, r3
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b078:	4b3f      	ldr	r3, [pc, #252]	; (800b178 <USBD_SetConfig+0x150>)
 800b07a:	781b      	ldrb	r3, [r3, #0]
 800b07c:	4619      	mov	r1, r3
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f7fe ffe7 	bl	800a052 <USBD_SetClassConfig>
 800b084:	4603      	mov	r3, r0
 800b086:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b088:	7bfb      	ldrb	r3, [r7, #15]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d008      	beq.n	800b0a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b08e:	6839      	ldr	r1, [r7, #0]
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f000 f962 	bl	800b35a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	2202      	movs	r2, #2
 800b09a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b09e:	e065      	b.n	800b16c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f000 fa25 	bl	800b4f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	2203      	movs	r2, #3
 800b0aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b0ae:	e05d      	b.n	800b16c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b0b0:	6878      	ldr	r0, [r7, #4]
 800b0b2:	f000 fa1d 	bl	800b4f0 <USBD_CtlSendStatus>
      break;
 800b0b6:	e059      	b.n	800b16c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b0b8:	4b2f      	ldr	r3, [pc, #188]	; (800b178 <USBD_SetConfig+0x150>)
 800b0ba:	781b      	ldrb	r3, [r3, #0]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d112      	bne.n	800b0e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b0c8:	4b2b      	ldr	r3, [pc, #172]	; (800b178 <USBD_SetConfig+0x150>)
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0d2:	4b29      	ldr	r3, [pc, #164]	; (800b178 <USBD_SetConfig+0x150>)
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f7fe ffd6 	bl	800a08a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b0de:	6878      	ldr	r0, [r7, #4]
 800b0e0:	f000 fa06 	bl	800b4f0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b0e4:	e042      	b.n	800b16c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b0e6:	4b24      	ldr	r3, [pc, #144]	; (800b178 <USBD_SetConfig+0x150>)
 800b0e8:	781b      	ldrb	r3, [r3, #0]
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	685b      	ldr	r3, [r3, #4]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d02a      	beq.n	800b14a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	b2db      	uxtb	r3, r3
 800b0fa:	4619      	mov	r1, r3
 800b0fc:	6878      	ldr	r0, [r7, #4]
 800b0fe:	f7fe ffc4 	bl	800a08a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b102:	4b1d      	ldr	r3, [pc, #116]	; (800b178 <USBD_SetConfig+0x150>)
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	461a      	mov	r2, r3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b10c:	4b1a      	ldr	r3, [pc, #104]	; (800b178 <USBD_SetConfig+0x150>)
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	4619      	mov	r1, r3
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f7fe ff9d 	bl	800a052 <USBD_SetClassConfig>
 800b118:	4603      	mov	r3, r0
 800b11a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b11c:	7bfb      	ldrb	r3, [r7, #15]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00f      	beq.n	800b142 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b122:	6839      	ldr	r1, [r7, #0]
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 f918 	bl	800b35a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	b2db      	uxtb	r3, r3
 800b130:	4619      	mov	r1, r3
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f7fe ffa9 	bl	800a08a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2202      	movs	r2, #2
 800b13c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b140:	e014      	b.n	800b16c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b142:	6878      	ldr	r0, [r7, #4]
 800b144:	f000 f9d4 	bl	800b4f0 <USBD_CtlSendStatus>
      break;
 800b148:	e010      	b.n	800b16c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 f9d0 	bl	800b4f0 <USBD_CtlSendStatus>
      break;
 800b150:	e00c      	b.n	800b16c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b152:	6839      	ldr	r1, [r7, #0]
 800b154:	6878      	ldr	r0, [r7, #4]
 800b156:	f000 f900 	bl	800b35a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b15a:	4b07      	ldr	r3, [pc, #28]	; (800b178 <USBD_SetConfig+0x150>)
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	4619      	mov	r1, r3
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f7fe ff92 	bl	800a08a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b166:	2303      	movs	r3, #3
 800b168:	73fb      	strb	r3, [r7, #15]
      break;
 800b16a:	bf00      	nop
  }

  return ret;
 800b16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b16e:	4618      	mov	r0, r3
 800b170:	3710      	adds	r7, #16
 800b172:	46bd      	mov	sp, r7
 800b174:	bd80      	pop	{r7, pc}
 800b176:	bf00      	nop
 800b178:	20000578 	.word	0x20000578

0800b17c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b082      	sub	sp, #8
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
 800b184:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	88db      	ldrh	r3, [r3, #6]
 800b18a:	2b01      	cmp	r3, #1
 800b18c:	d004      	beq.n	800b198 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b18e:	6839      	ldr	r1, [r7, #0]
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 f8e2 	bl	800b35a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b196:	e023      	b.n	800b1e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b19e:	b2db      	uxtb	r3, r3
 800b1a0:	2b02      	cmp	r3, #2
 800b1a2:	dc02      	bgt.n	800b1aa <USBD_GetConfig+0x2e>
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	dc03      	bgt.n	800b1b0 <USBD_GetConfig+0x34>
 800b1a8:	e015      	b.n	800b1d6 <USBD_GetConfig+0x5a>
 800b1aa:	2b03      	cmp	r3, #3
 800b1ac:	d00b      	beq.n	800b1c6 <USBD_GetConfig+0x4a>
 800b1ae:	e012      	b.n	800b1d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	3308      	adds	r3, #8
 800b1ba:	2201      	movs	r2, #1
 800b1bc:	4619      	mov	r1, r3
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 f93c 	bl	800b43c <USBD_CtlSendData>
        break;
 800b1c4:	e00c      	b.n	800b1e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	3304      	adds	r3, #4
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	4619      	mov	r1, r3
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 f934 	bl	800b43c <USBD_CtlSendData>
        break;
 800b1d4:	e004      	b.n	800b1e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b1d6:	6839      	ldr	r1, [r7, #0]
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f000 f8be 	bl	800b35a <USBD_CtlError>
        break;
 800b1de:	bf00      	nop
}
 800b1e0:	bf00      	nop
 800b1e2:	3708      	adds	r7, #8
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b082      	sub	sp, #8
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1f8:	b2db      	uxtb	r3, r3
 800b1fa:	3b01      	subs	r3, #1
 800b1fc:	2b02      	cmp	r3, #2
 800b1fe:	d81e      	bhi.n	800b23e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	88db      	ldrh	r3, [r3, #6]
 800b204:	2b02      	cmp	r3, #2
 800b206:	d004      	beq.n	800b212 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b208:	6839      	ldr	r1, [r7, #0]
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f000 f8a5 	bl	800b35a <USBD_CtlError>
        break;
 800b210:	e01a      	b.n	800b248 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2201      	movs	r2, #1
 800b216:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d005      	beq.n	800b22e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	68db      	ldr	r3, [r3, #12]
 800b226:	f043 0202 	orr.w	r2, r3, #2
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	330c      	adds	r3, #12
 800b232:	2202      	movs	r2, #2
 800b234:	4619      	mov	r1, r3
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 f900 	bl	800b43c <USBD_CtlSendData>
      break;
 800b23c:	e004      	b.n	800b248 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b23e:	6839      	ldr	r1, [r7, #0]
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 f88a 	bl	800b35a <USBD_CtlError>
      break;
 800b246:	bf00      	nop
  }
}
 800b248:	bf00      	nop
 800b24a:	3708      	adds	r7, #8
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}

0800b250 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b082      	sub	sp, #8
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b25a:	683b      	ldr	r3, [r7, #0]
 800b25c:	885b      	ldrh	r3, [r3, #2]
 800b25e:	2b01      	cmp	r3, #1
 800b260:	d107      	bne.n	800b272 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2201      	movs	r2, #1
 800b266:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b26a:	6878      	ldr	r0, [r7, #4]
 800b26c:	f000 f940 	bl	800b4f0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b270:	e013      	b.n	800b29a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	885b      	ldrh	r3, [r3, #2]
 800b276:	2b02      	cmp	r3, #2
 800b278:	d10b      	bne.n	800b292 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	889b      	ldrh	r3, [r3, #4]
 800b27e:	0a1b      	lsrs	r3, r3, #8
 800b280:	b29b      	uxth	r3, r3
 800b282:	b2da      	uxtb	r2, r3
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 f930 	bl	800b4f0 <USBD_CtlSendStatus>
}
 800b290:	e003      	b.n	800b29a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b292:	6839      	ldr	r1, [r7, #0]
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f000 f860 	bl	800b35a <USBD_CtlError>
}
 800b29a:	bf00      	nop
 800b29c:	3708      	adds	r7, #8
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b082      	sub	sp, #8
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
 800b2aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2b2:	b2db      	uxtb	r3, r3
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	2b02      	cmp	r3, #2
 800b2b8:	d80b      	bhi.n	800b2d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	885b      	ldrh	r3, [r3, #2]
 800b2be:	2b01      	cmp	r3, #1
 800b2c0:	d10c      	bne.n	800b2dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 f910 	bl	800b4f0 <USBD_CtlSendStatus>
      }
      break;
 800b2d0:	e004      	b.n	800b2dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b2d2:	6839      	ldr	r1, [r7, #0]
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 f840 	bl	800b35a <USBD_CtlError>
      break;
 800b2da:	e000      	b.n	800b2de <USBD_ClrFeature+0x3c>
      break;
 800b2dc:	bf00      	nop
  }
}
 800b2de:	bf00      	nop
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}

0800b2e6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b2e6:	b580      	push	{r7, lr}
 800b2e8:	b084      	sub	sp, #16
 800b2ea:	af00      	add	r7, sp, #0
 800b2ec:	6078      	str	r0, [r7, #4]
 800b2ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	781a      	ldrb	r2, [r3, #0]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	3301      	adds	r3, #1
 800b300:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	781a      	ldrb	r2, [r3, #0]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	3301      	adds	r3, #1
 800b30e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f7ff fa41 	bl	800a798 <SWAPBYTE>
 800b316:	4603      	mov	r3, r0
 800b318:	461a      	mov	r2, r3
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	3301      	adds	r3, #1
 800b322:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	3301      	adds	r3, #1
 800b328:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b32a:	68f8      	ldr	r0, [r7, #12]
 800b32c:	f7ff fa34 	bl	800a798 <SWAPBYTE>
 800b330:	4603      	mov	r3, r0
 800b332:	461a      	mov	r2, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	3301      	adds	r3, #1
 800b33c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	3301      	adds	r3, #1
 800b342:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b344:	68f8      	ldr	r0, [r7, #12]
 800b346:	f7ff fa27 	bl	800a798 <SWAPBYTE>
 800b34a:	4603      	mov	r3, r0
 800b34c:	461a      	mov	r2, r3
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	80da      	strh	r2, [r3, #6]
}
 800b352:	bf00      	nop
 800b354:	3710      	adds	r7, #16
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b082      	sub	sp, #8
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
 800b362:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b364:	2180      	movs	r1, #128	; 0x80
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f000 fcec 	bl	800bd44 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b36c:	2100      	movs	r1, #0
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fce8 	bl	800bd44 <USBD_LL_StallEP>
}
 800b374:	bf00      	nop
 800b376:	3708      	adds	r7, #8
 800b378:	46bd      	mov	sp, r7
 800b37a:	bd80      	pop	{r7, pc}

0800b37c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
 800b382:	60f8      	str	r0, [r7, #12]
 800b384:	60b9      	str	r1, [r7, #8]
 800b386:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b388:	2300      	movs	r3, #0
 800b38a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d036      	beq.n	800b400 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b396:	6938      	ldr	r0, [r7, #16]
 800b398:	f000 f836 	bl	800b408 <USBD_GetLen>
 800b39c:	4603      	mov	r3, r0
 800b39e:	3301      	adds	r3, #1
 800b3a0:	b29b      	uxth	r3, r3
 800b3a2:	005b      	lsls	r3, r3, #1
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b3aa:	7dfb      	ldrb	r3, [r7, #23]
 800b3ac:	68ba      	ldr	r2, [r7, #8]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	687a      	ldr	r2, [r7, #4]
 800b3b2:	7812      	ldrb	r2, [r2, #0]
 800b3b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b3b6:	7dfb      	ldrb	r3, [r7, #23]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b3bc:	7dfb      	ldrb	r3, [r7, #23]
 800b3be:	68ba      	ldr	r2, [r7, #8]
 800b3c0:	4413      	add	r3, r2
 800b3c2:	2203      	movs	r2, #3
 800b3c4:	701a      	strb	r2, [r3, #0]
  idx++;
 800b3c6:	7dfb      	ldrb	r3, [r7, #23]
 800b3c8:	3301      	adds	r3, #1
 800b3ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b3cc:	e013      	b.n	800b3f6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b3ce:	7dfb      	ldrb	r3, [r7, #23]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	4413      	add	r3, r2
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	7812      	ldrb	r2, [r2, #0]
 800b3d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	613b      	str	r3, [r7, #16]
    idx++;
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	3301      	adds	r3, #1
 800b3e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b3e6:	7dfb      	ldrb	r3, [r7, #23]
 800b3e8:	68ba      	ldr	r2, [r7, #8]
 800b3ea:	4413      	add	r3, r2
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	701a      	strb	r2, [r3, #0]
    idx++;
 800b3f0:	7dfb      	ldrb	r3, [r7, #23]
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b3f6:	693b      	ldr	r3, [r7, #16]
 800b3f8:	781b      	ldrb	r3, [r3, #0]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d1e7      	bne.n	800b3ce <USBD_GetString+0x52>
 800b3fe:	e000      	b.n	800b402 <USBD_GetString+0x86>
    return;
 800b400:	bf00      	nop
  }
}
 800b402:	3718      	adds	r7, #24
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b408:	b480      	push	{r7}
 800b40a:	b085      	sub	sp, #20
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b418:	e005      	b.n	800b426 <USBD_GetLen+0x1e>
  {
    len++;
 800b41a:	7bfb      	ldrb	r3, [r7, #15]
 800b41c:	3301      	adds	r3, #1
 800b41e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	3301      	adds	r3, #1
 800b424:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b426:	68bb      	ldr	r3, [r7, #8]
 800b428:	781b      	ldrb	r3, [r3, #0]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d1f5      	bne.n	800b41a <USBD_GetLen+0x12>
  }

  return len;
 800b42e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b430:	4618      	mov	r0, r3
 800b432:	3714      	adds	r7, #20
 800b434:	46bd      	mov	sp, r7
 800b436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43a:	4770      	bx	lr

0800b43c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	2202      	movs	r2, #2
 800b44c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	687a      	ldr	r2, [r7, #4]
 800b45a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	68ba      	ldr	r2, [r7, #8]
 800b460:	2100      	movs	r1, #0
 800b462:	68f8      	ldr	r0, [r7, #12]
 800b464:	f000 fcf7 	bl	800be56 <USBD_LL_Transmit>

  return USBD_OK;
 800b468:	2300      	movs	r3, #0
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3710      	adds	r7, #16
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b084      	sub	sp, #16
 800b476:	af00      	add	r7, sp, #0
 800b478:	60f8      	str	r0, [r7, #12]
 800b47a:	60b9      	str	r1, [r7, #8]
 800b47c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	68ba      	ldr	r2, [r7, #8]
 800b482:	2100      	movs	r1, #0
 800b484:	68f8      	ldr	r0, [r7, #12]
 800b486:	f000 fce6 	bl	800be56 <USBD_LL_Transmit>

  return USBD_OK;
 800b48a:	2300      	movs	r3, #0
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3710      	adds	r7, #16
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}

0800b494 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b494:	b580      	push	{r7, lr}
 800b496:	b084      	sub	sp, #16
 800b498:	af00      	add	r7, sp, #0
 800b49a:	60f8      	str	r0, [r7, #12]
 800b49c:	60b9      	str	r1, [r7, #8]
 800b49e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	2203      	movs	r2, #3
 800b4a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	687a      	ldr	r2, [r7, #4]
 800b4ac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	68ba      	ldr	r2, [r7, #8]
 800b4bc:	2100      	movs	r1, #0
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f000 fcea 	bl	800be98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b4c4:	2300      	movs	r3, #0
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b4ce:	b580      	push	{r7, lr}
 800b4d0:	b084      	sub	sp, #16
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	60f8      	str	r0, [r7, #12]
 800b4d6:	60b9      	str	r1, [r7, #8]
 800b4d8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	2100      	movs	r1, #0
 800b4e0:	68f8      	ldr	r0, [r7, #12]
 800b4e2:	f000 fcd9 	bl	800be98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3710      	adds	r7, #16
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2204      	movs	r2, #4
 800b4fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b500:	2300      	movs	r3, #0
 800b502:	2200      	movs	r2, #0
 800b504:	2100      	movs	r1, #0
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f000 fca5 	bl	800be56 <USBD_LL_Transmit>

  return USBD_OK;
 800b50c:	2300      	movs	r3, #0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}

0800b516 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b516:	b580      	push	{r7, lr}
 800b518:	b082      	sub	sp, #8
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2205      	movs	r2, #5
 800b522:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b526:	2300      	movs	r3, #0
 800b528:	2200      	movs	r2, #0
 800b52a:	2100      	movs	r1, #0
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 fcb3 	bl	800be98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b532:	2300      	movs	r3, #0
}
 800b534:	4618      	mov	r0, r3
 800b536:	3708      	adds	r7, #8
 800b538:	46bd      	mov	sp, r7
 800b53a:	bd80      	pop	{r7, pc}

0800b53c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b540:	2200      	movs	r2, #0
 800b542:	4912      	ldr	r1, [pc, #72]	; (800b58c <MX_USB_DEVICE_Init+0x50>)
 800b544:	4812      	ldr	r0, [pc, #72]	; (800b590 <MX_USB_DEVICE_Init+0x54>)
 800b546:	f7fe fd07 	bl	8009f58 <USBD_Init>
 800b54a:	4603      	mov	r3, r0
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d001      	beq.n	800b554 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b550:	f7f6 faa6 	bl	8001aa0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b554:	490f      	ldr	r1, [pc, #60]	; (800b594 <MX_USB_DEVICE_Init+0x58>)
 800b556:	480e      	ldr	r0, [pc, #56]	; (800b590 <MX_USB_DEVICE_Init+0x54>)
 800b558:	f7fe fd2e 	bl	8009fb8 <USBD_RegisterClass>
 800b55c:	4603      	mov	r3, r0
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d001      	beq.n	800b566 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b562:	f7f6 fa9d 	bl	8001aa0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b566:	490c      	ldr	r1, [pc, #48]	; (800b598 <MX_USB_DEVICE_Init+0x5c>)
 800b568:	4809      	ldr	r0, [pc, #36]	; (800b590 <MX_USB_DEVICE_Init+0x54>)
 800b56a:	f7fe fc1f 	bl	8009dac <USBD_CDC_RegisterInterface>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b00      	cmp	r3, #0
 800b572:	d001      	beq.n	800b578 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b574:	f7f6 fa94 	bl	8001aa0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b578:	4805      	ldr	r0, [pc, #20]	; (800b590 <MX_USB_DEVICE_Init+0x54>)
 800b57a:	f7fe fd53 	bl	800a024 <USBD_Start>
 800b57e:	4603      	mov	r3, r0
 800b580:	2b00      	cmp	r3, #0
 800b582:	d001      	beq.n	800b588 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b584:	f7f6 fa8c 	bl	8001aa0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b588:	bf00      	nop
 800b58a:	bd80      	pop	{r7, pc}
 800b58c:	200000bc 	.word	0x200000bc
 800b590:	2000057c 	.word	0x2000057c
 800b594:	20000028 	.word	0x20000028
 800b598:	200000a8 	.word	0x200000a8

0800b59c <CDC_Init_FS>:
/* Private functions ---------------------------------------------------------*/
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void) {
 800b59c:	b580      	push	{r7, lr}
 800b59e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	4905      	ldr	r1, [pc, #20]	; (800b5b8 <CDC_Init_FS+0x1c>)
 800b5a4:	4805      	ldr	r0, [pc, #20]	; (800b5bc <CDC_Init_FS+0x20>)
 800b5a6:	f7fe fc1b 	bl	8009de0 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b5aa:	4905      	ldr	r1, [pc, #20]	; (800b5c0 <CDC_Init_FS+0x24>)
 800b5ac:	4803      	ldr	r0, [pc, #12]	; (800b5bc <CDC_Init_FS+0x20>)
 800b5ae:	f7fe fc39 	bl	8009e24 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800b5b2:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	bd80      	pop	{r7, pc}
 800b5b8:	20001058 	.word	0x20001058
 800b5bc:	2000057c 	.word	0x2000057c
 800b5c0:	20000858 	.word	0x20000858

0800b5c4 <CDC_DeInit_FS>:

/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void) {
 800b5c4:	b480      	push	{r7}
 800b5c6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 800b5c8:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d2:	4770      	bx	lr

0800b5d4 <CDC_Control_FS>:
 * @param  cmd: Command code
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length) {
 800b5d4:	b480      	push	{r7}
 800b5d6:	b083      	sub	sp, #12
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	4603      	mov	r3, r0
 800b5dc:	6039      	str	r1, [r7, #0]
 800b5de:	71fb      	strb	r3, [r7, #7]
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd) {
 800b5e4:	79fb      	ldrb	r3, [r7, #7]
 800b5e6:	2b23      	cmp	r3, #35	; 0x23
 800b5e8:	d84a      	bhi.n	800b680 <CDC_Control_FS+0xac>
 800b5ea:	a201      	add	r2, pc, #4	; (adr r2, 800b5f0 <CDC_Control_FS+0x1c>)
 800b5ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5f0:	0800b681 	.word	0x0800b681
 800b5f4:	0800b681 	.word	0x0800b681
 800b5f8:	0800b681 	.word	0x0800b681
 800b5fc:	0800b681 	.word	0x0800b681
 800b600:	0800b681 	.word	0x0800b681
 800b604:	0800b681 	.word	0x0800b681
 800b608:	0800b681 	.word	0x0800b681
 800b60c:	0800b681 	.word	0x0800b681
 800b610:	0800b681 	.word	0x0800b681
 800b614:	0800b681 	.word	0x0800b681
 800b618:	0800b681 	.word	0x0800b681
 800b61c:	0800b681 	.word	0x0800b681
 800b620:	0800b681 	.word	0x0800b681
 800b624:	0800b681 	.word	0x0800b681
 800b628:	0800b681 	.word	0x0800b681
 800b62c:	0800b681 	.word	0x0800b681
 800b630:	0800b681 	.word	0x0800b681
 800b634:	0800b681 	.word	0x0800b681
 800b638:	0800b681 	.word	0x0800b681
 800b63c:	0800b681 	.word	0x0800b681
 800b640:	0800b681 	.word	0x0800b681
 800b644:	0800b681 	.word	0x0800b681
 800b648:	0800b681 	.word	0x0800b681
 800b64c:	0800b681 	.word	0x0800b681
 800b650:	0800b681 	.word	0x0800b681
 800b654:	0800b681 	.word	0x0800b681
 800b658:	0800b681 	.word	0x0800b681
 800b65c:	0800b681 	.word	0x0800b681
 800b660:	0800b681 	.word	0x0800b681
 800b664:	0800b681 	.word	0x0800b681
 800b668:	0800b681 	.word	0x0800b681
 800b66c:	0800b681 	.word	0x0800b681
 800b670:	0800b681 	.word	0x0800b681
 800b674:	0800b681 	.word	0x0800b681
 800b678:	0800b681 	.word	0x0800b681
 800b67c:	0800b681 	.word	0x0800b681
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800b680:	bf00      	nop
	}

	return (USBD_OK);
 800b682:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 800b684:	4618      	mov	r0, r3
 800b686:	370c      	adds	r7, #12
 800b688:	46bd      	mov	sp, r7
 800b68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b68e:	4770      	bx	lr

0800b690 <CDC_Receive_FS>:
 *
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len) {
 800b690:	b580      	push	{r7, lr}
 800b692:	b084      	sub	sp, #16
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
 800b698:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b69a:	6879      	ldr	r1, [r7, #4]
 800b69c:	480f      	ldr	r0, [pc, #60]	; (800b6dc <CDC_Receive_FS+0x4c>)
 800b69e:	f7fe fbc1 	bl	8009e24 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b6a2:	480e      	ldr	r0, [pc, #56]	; (800b6dc <CDC_Receive_FS+0x4c>)
 800b6a4:	f7fe fc22 	bl	8009eec <USBD_CDC_ReceivePacket>

	memset(buffer, '\0', 64);  // clear the buffer
 800b6a8:	2240      	movs	r2, #64	; 0x40
 800b6aa:	2100      	movs	r1, #0
 800b6ac:	480c      	ldr	r0, [pc, #48]	; (800b6e0 <CDC_Receive_FS+0x50>)
 800b6ae:	f000 feb5 	bl	800c41c <memset>
	uint8_t len = (uint8_t) *Len;
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	73fb      	strb	r3, [r7, #15]
	memcpy(buffer, Buf, len);  // copy the data to the buffer
 800b6b8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ba:	461a      	mov	r2, r3
 800b6bc:	6879      	ldr	r1, [r7, #4]
 800b6be:	4808      	ldr	r0, [pc, #32]	; (800b6e0 <CDC_Receive_FS+0x50>)
 800b6c0:	f000 fe9e 	bl	800c400 <memcpy>
	memset(Buf, '\0', len);   // clear the Buf also
 800b6c4:	7bfb      	ldrb	r3, [r7, #15]
 800b6c6:	461a      	mov	r2, r3
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	6878      	ldr	r0, [r7, #4]
 800b6cc:	f000 fea6 	bl	800c41c <memset>

	return (USBD_OK);
 800b6d0:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
 800b6da:	bf00      	nop
 800b6dc:	2000057c 	.word	0x2000057c
 800b6e0:	20001858 	.word	0x20001858

0800b6e4 <CDC_Transmit_FS>:
 *
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len) {
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b084      	sub	sp, #16
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	460b      	mov	r3, r1
 800b6ee:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800b6f4:	4b0d      	ldr	r3, [pc, #52]	; (800b72c <CDC_Transmit_FS+0x48>)
 800b6f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b6fa:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0) {
 800b6fc:	68bb      	ldr	r3, [r7, #8]
 800b6fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b702:	2b00      	cmp	r3, #0
 800b704:	d001      	beq.n	800b70a <CDC_Transmit_FS+0x26>
		return USBD_BUSY;
 800b706:	2301      	movs	r3, #1
 800b708:	e00b      	b.n	800b722 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800b70a:	887b      	ldrh	r3, [r7, #2]
 800b70c:	461a      	mov	r2, r3
 800b70e:	6879      	ldr	r1, [r7, #4]
 800b710:	4806      	ldr	r0, [pc, #24]	; (800b72c <CDC_Transmit_FS+0x48>)
 800b712:	f7fe fb65 	bl	8009de0 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800b716:	4805      	ldr	r0, [pc, #20]	; (800b72c <CDC_Transmit_FS+0x48>)
 800b718:	f7fe fba2 	bl	8009e60 <USBD_CDC_TransmitPacket>
 800b71c:	4603      	mov	r3, r0
 800b71e:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 800b720:	7bfb      	ldrb	r3, [r7, #15]
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
 800b72a:	bf00      	nop
 800b72c:	2000057c 	.word	0x2000057c

0800b730 <CDC_TransmitCplt_FS>:
 *
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum) {
 800b730:	b480      	push	{r7}
 800b732:	b087      	sub	sp, #28
 800b734:	af00      	add	r7, sp, #0
 800b736:	60f8      	str	r0, [r7, #12]
 800b738:	60b9      	str	r1, [r7, #8]
 800b73a:	4613      	mov	r3, r2
 800b73c:	71fb      	strb	r3, [r7, #7]
	uint8_t result = USBD_OK;
 800b73e:	2300      	movs	r3, #0
 800b740:	75fb      	strb	r3, [r7, #23]
	/* USER CODE BEGIN 13 */
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
	/* USER CODE END 13 */
	return result;
 800b742:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b746:	4618      	mov	r0, r3
 800b748:	371c      	adds	r7, #28
 800b74a:	46bd      	mov	sp, r7
 800b74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b750:	4770      	bx	lr
	...

0800b754 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b754:	b480      	push	{r7}
 800b756:	b083      	sub	sp, #12
 800b758:	af00      	add	r7, sp, #0
 800b75a:	4603      	mov	r3, r0
 800b75c:	6039      	str	r1, [r7, #0]
 800b75e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	2212      	movs	r2, #18
 800b764:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b766:	4b03      	ldr	r3, [pc, #12]	; (800b774 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b768:	4618      	mov	r0, r3
 800b76a:	370c      	adds	r7, #12
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr
 800b774:	200000d8 	.word	0x200000d8

0800b778 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b778:	b480      	push	{r7}
 800b77a:	b083      	sub	sp, #12
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	4603      	mov	r3, r0
 800b780:	6039      	str	r1, [r7, #0]
 800b782:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	2204      	movs	r2, #4
 800b788:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b78a:	4b03      	ldr	r3, [pc, #12]	; (800b798 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	370c      	adds	r7, #12
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr
 800b798:	200000ec 	.word	0x200000ec

0800b79c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b082      	sub	sp, #8
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	6039      	str	r1, [r7, #0]
 800b7a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b7a8:	79fb      	ldrb	r3, [r7, #7]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d105      	bne.n	800b7ba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7ae:	683a      	ldr	r2, [r7, #0]
 800b7b0:	4907      	ldr	r1, [pc, #28]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7b2:	4808      	ldr	r0, [pc, #32]	; (800b7d4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7b4:	f7ff fde2 	bl	800b37c <USBD_GetString>
 800b7b8:	e004      	b.n	800b7c4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7ba:	683a      	ldr	r2, [r7, #0]
 800b7bc:	4904      	ldr	r1, [pc, #16]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
 800b7be:	4805      	ldr	r0, [pc, #20]	; (800b7d4 <USBD_FS_ProductStrDescriptor+0x38>)
 800b7c0:	f7ff fddc 	bl	800b37c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b7c4:	4b02      	ldr	r3, [pc, #8]	; (800b7d0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	3708      	adds	r7, #8
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	bd80      	pop	{r7, pc}
 800b7ce:	bf00      	nop
 800b7d0:	20001898 	.word	0x20001898
 800b7d4:	08010db0 	.word	0x08010db0

0800b7d8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	4603      	mov	r3, r0
 800b7e0:	6039      	str	r1, [r7, #0]
 800b7e2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b7e4:	683a      	ldr	r2, [r7, #0]
 800b7e6:	4904      	ldr	r1, [pc, #16]	; (800b7f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b7e8:	4804      	ldr	r0, [pc, #16]	; (800b7fc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b7ea:	f7ff fdc7 	bl	800b37c <USBD_GetString>
  return USBD_StrDesc;
 800b7ee:	4b02      	ldr	r3, [pc, #8]	; (800b7f8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	3708      	adds	r7, #8
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}
 800b7f8:	20001898 	.word	0x20001898
 800b7fc:	08010dbc 	.word	0x08010dbc

0800b800 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	4603      	mov	r3, r0
 800b808:	6039      	str	r1, [r7, #0]
 800b80a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	221a      	movs	r2, #26
 800b810:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b812:	f000 f843 	bl	800b89c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b816:	4b02      	ldr	r3, [pc, #8]	; (800b820 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b818:	4618      	mov	r0, r3
 800b81a:	3708      	adds	r7, #8
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	200000f0 	.word	0x200000f0

0800b824 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b082      	sub	sp, #8
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4603      	mov	r3, r0
 800b82c:	6039      	str	r1, [r7, #0]
 800b82e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b830:	79fb      	ldrb	r3, [r7, #7]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d105      	bne.n	800b842 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b836:	683a      	ldr	r2, [r7, #0]
 800b838:	4907      	ldr	r1, [pc, #28]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b83a:	4808      	ldr	r0, [pc, #32]	; (800b85c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b83c:	f7ff fd9e 	bl	800b37c <USBD_GetString>
 800b840:	e004      	b.n	800b84c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b842:	683a      	ldr	r2, [r7, #0]
 800b844:	4904      	ldr	r1, [pc, #16]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b846:	4805      	ldr	r0, [pc, #20]	; (800b85c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b848:	f7ff fd98 	bl	800b37c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b84c:	4b02      	ldr	r3, [pc, #8]	; (800b858 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b84e:	4618      	mov	r0, r3
 800b850:	3708      	adds	r7, #8
 800b852:	46bd      	mov	sp, r7
 800b854:	bd80      	pop	{r7, pc}
 800b856:	bf00      	nop
 800b858:	20001898 	.word	0x20001898
 800b85c:	08010dd0 	.word	0x08010dd0

0800b860 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	4603      	mov	r3, r0
 800b868:	6039      	str	r1, [r7, #0]
 800b86a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b86c:	79fb      	ldrb	r3, [r7, #7]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d105      	bne.n	800b87e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b872:	683a      	ldr	r2, [r7, #0]
 800b874:	4907      	ldr	r1, [pc, #28]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b876:	4808      	ldr	r0, [pc, #32]	; (800b898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b878:	f7ff fd80 	bl	800b37c <USBD_GetString>
 800b87c:	e004      	b.n	800b888 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b87e:	683a      	ldr	r2, [r7, #0]
 800b880:	4904      	ldr	r1, [pc, #16]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b882:	4805      	ldr	r0, [pc, #20]	; (800b898 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b884:	f7ff fd7a 	bl	800b37c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b888:	4b02      	ldr	r3, [pc, #8]	; (800b894 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3708      	adds	r7, #8
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	20001898 	.word	0x20001898
 800b898:	08010ddc 	.word	0x08010ddc

0800b89c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b084      	sub	sp, #16
 800b8a0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b8a2:	4b0f      	ldr	r3, [pc, #60]	; (800b8e0 <Get_SerialNum+0x44>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b8a8:	4b0e      	ldr	r3, [pc, #56]	; (800b8e4 <Get_SerialNum+0x48>)
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b8ae:	4b0e      	ldr	r3, [pc, #56]	; (800b8e8 <Get_SerialNum+0x4c>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b8b4:	68fa      	ldr	r2, [r7, #12]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	4413      	add	r3, r2
 800b8ba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d009      	beq.n	800b8d6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b8c2:	2208      	movs	r2, #8
 800b8c4:	4909      	ldr	r1, [pc, #36]	; (800b8ec <Get_SerialNum+0x50>)
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	f000 f814 	bl	800b8f4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b8cc:	2204      	movs	r2, #4
 800b8ce:	4908      	ldr	r1, [pc, #32]	; (800b8f0 <Get_SerialNum+0x54>)
 800b8d0:	68b8      	ldr	r0, [r7, #8]
 800b8d2:	f000 f80f 	bl	800b8f4 <IntToUnicode>
  }
}
 800b8d6:	bf00      	nop
 800b8d8:	3710      	adds	r7, #16
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	1fff7a10 	.word	0x1fff7a10
 800b8e4:	1fff7a14 	.word	0x1fff7a14
 800b8e8:	1fff7a18 	.word	0x1fff7a18
 800b8ec:	200000f2 	.word	0x200000f2
 800b8f0:	20000102 	.word	0x20000102

0800b8f4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b087      	sub	sp, #28
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	4613      	mov	r3, r2
 800b900:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b902:	2300      	movs	r3, #0
 800b904:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b906:	2300      	movs	r3, #0
 800b908:	75fb      	strb	r3, [r7, #23]
 800b90a:	e027      	b.n	800b95c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	0f1b      	lsrs	r3, r3, #28
 800b910:	2b09      	cmp	r3, #9
 800b912:	d80b      	bhi.n	800b92c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	0f1b      	lsrs	r3, r3, #28
 800b918:	b2da      	uxtb	r2, r3
 800b91a:	7dfb      	ldrb	r3, [r7, #23]
 800b91c:	005b      	lsls	r3, r3, #1
 800b91e:	4619      	mov	r1, r3
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	440b      	add	r3, r1
 800b924:	3230      	adds	r2, #48	; 0x30
 800b926:	b2d2      	uxtb	r2, r2
 800b928:	701a      	strb	r2, [r3, #0]
 800b92a:	e00a      	b.n	800b942 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	0f1b      	lsrs	r3, r3, #28
 800b930:	b2da      	uxtb	r2, r3
 800b932:	7dfb      	ldrb	r3, [r7, #23]
 800b934:	005b      	lsls	r3, r3, #1
 800b936:	4619      	mov	r1, r3
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	440b      	add	r3, r1
 800b93c:	3237      	adds	r2, #55	; 0x37
 800b93e:	b2d2      	uxtb	r2, r2
 800b940:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	011b      	lsls	r3, r3, #4
 800b946:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b948:	7dfb      	ldrb	r3, [r7, #23]
 800b94a:	005b      	lsls	r3, r3, #1
 800b94c:	3301      	adds	r3, #1
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	4413      	add	r3, r2
 800b952:	2200      	movs	r2, #0
 800b954:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b956:	7dfb      	ldrb	r3, [r7, #23]
 800b958:	3301      	adds	r3, #1
 800b95a:	75fb      	strb	r3, [r7, #23]
 800b95c:	7dfa      	ldrb	r2, [r7, #23]
 800b95e:	79fb      	ldrb	r3, [r7, #7]
 800b960:	429a      	cmp	r2, r3
 800b962:	d3d3      	bcc.n	800b90c <IntToUnicode+0x18>
  }
}
 800b964:	bf00      	nop
 800b966:	bf00      	nop
 800b968:	371c      	adds	r7, #28
 800b96a:	46bd      	mov	sp, r7
 800b96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b970:	4770      	bx	lr
	...

0800b974 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b08a      	sub	sp, #40	; 0x28
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b97c:	f107 0314 	add.w	r3, r7, #20
 800b980:	2200      	movs	r2, #0
 800b982:	601a      	str	r2, [r3, #0]
 800b984:	605a      	str	r2, [r3, #4]
 800b986:	609a      	str	r2, [r3, #8]
 800b988:	60da      	str	r2, [r3, #12]
 800b98a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b994:	d13a      	bne.n	800ba0c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b996:	2300      	movs	r3, #0
 800b998:	613b      	str	r3, [r7, #16]
 800b99a:	4b1e      	ldr	r3, [pc, #120]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b99c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b99e:	4a1d      	ldr	r2, [pc, #116]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9a0:	f043 0301 	orr.w	r3, r3, #1
 800b9a4:	6313      	str	r3, [r2, #48]	; 0x30
 800b9a6:	4b1b      	ldr	r3, [pc, #108]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9aa:	f003 0301 	and.w	r3, r3, #1
 800b9ae:	613b      	str	r3, [r7, #16]
 800b9b0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b9b2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800b9b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b9b8:	2302      	movs	r3, #2
 800b9ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b9c0:	2303      	movs	r3, #3
 800b9c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b9c4:	230a      	movs	r3, #10
 800b9c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b9c8:	f107 0314 	add.w	r3, r7, #20
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	4812      	ldr	r0, [pc, #72]	; (800ba18 <HAL_PCD_MspInit+0xa4>)
 800b9d0:	f7f8 fd60 	bl	8004494 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b9d4:	4b0f      	ldr	r3, [pc, #60]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b9d8:	4a0e      	ldr	r2, [pc, #56]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9de:	6353      	str	r3, [r2, #52]	; 0x34
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	60fb      	str	r3, [r7, #12]
 800b9e4:	4b0b      	ldr	r3, [pc, #44]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9e8:	4a0a      	ldr	r2, [pc, #40]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b9ee:	6453      	str	r3, [r2, #68]	; 0x44
 800b9f0:	4b08      	ldr	r3, [pc, #32]	; (800ba14 <HAL_PCD_MspInit+0xa0>)
 800b9f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9f8:	60fb      	str	r3, [r7, #12]
 800b9fa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b9fc:	2200      	movs	r2, #0
 800b9fe:	2100      	movs	r1, #0
 800ba00:	2043      	movs	r0, #67	; 0x43
 800ba02:	f7f8 f96f 	bl	8003ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ba06:	2043      	movs	r0, #67	; 0x43
 800ba08:	f7f8 f988 	bl	8003d1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ba0c:	bf00      	nop
 800ba0e:	3728      	adds	r7, #40	; 0x28
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	40023800 	.word	0x40023800
 800ba18:	40020000 	.word	0x40020000

0800ba1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b082      	sub	sp, #8
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ba30:	4619      	mov	r1, r3
 800ba32:	4610      	mov	r0, r2
 800ba34:	f7fe fb43 	bl	800a0be <USBD_LL_SetupStage>
}
 800ba38:	bf00      	nop
 800ba3a:	3708      	adds	r7, #8
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b082      	sub	sp, #8
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	460b      	mov	r3, r1
 800ba4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ba52:	78fa      	ldrb	r2, [r7, #3]
 800ba54:	6879      	ldr	r1, [r7, #4]
 800ba56:	4613      	mov	r3, r2
 800ba58:	00db      	lsls	r3, r3, #3
 800ba5a:	4413      	add	r3, r2
 800ba5c:	009b      	lsls	r3, r3, #2
 800ba5e:	440b      	add	r3, r1
 800ba60:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	78fb      	ldrb	r3, [r7, #3]
 800ba68:	4619      	mov	r1, r3
 800ba6a:	f7fe fb7d 	bl	800a168 <USBD_LL_DataOutStage>
}
 800ba6e:	bf00      	nop
 800ba70:	3708      	adds	r7, #8
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b082      	sub	sp, #8
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	6078      	str	r0, [r7, #4]
 800ba7e:	460b      	mov	r3, r1
 800ba80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ba88:	78fa      	ldrb	r2, [r7, #3]
 800ba8a:	6879      	ldr	r1, [r7, #4]
 800ba8c:	4613      	mov	r3, r2
 800ba8e:	00db      	lsls	r3, r3, #3
 800ba90:	4413      	add	r3, r2
 800ba92:	009b      	lsls	r3, r3, #2
 800ba94:	440b      	add	r3, r1
 800ba96:	334c      	adds	r3, #76	; 0x4c
 800ba98:	681a      	ldr	r2, [r3, #0]
 800ba9a:	78fb      	ldrb	r3, [r7, #3]
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	f7fe fc16 	bl	800a2ce <USBD_LL_DataInStage>
}
 800baa2:	bf00      	nop
 800baa4:	3708      	adds	r7, #8
 800baa6:	46bd      	mov	sp, r7
 800baa8:	bd80      	pop	{r7, pc}

0800baaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baaa:	b580      	push	{r7, lr}
 800baac:	b082      	sub	sp, #8
 800baae:	af00      	add	r7, sp, #0
 800bab0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bab8:	4618      	mov	r0, r3
 800baba:	f7fe fd4a 	bl	800a552 <USBD_LL_SOF>
}
 800babe:	bf00      	nop
 800bac0:	3708      	adds	r7, #8
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}

0800bac6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bac6:	b580      	push	{r7, lr}
 800bac8:	b084      	sub	sp, #16
 800baca:	af00      	add	r7, sp, #0
 800bacc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bace:	2301      	movs	r3, #1
 800bad0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	68db      	ldr	r3, [r3, #12]
 800bad6:	2b02      	cmp	r3, #2
 800bad8:	d001      	beq.n	800bade <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bada:	f7f5 ffe1 	bl	8001aa0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bae4:	7bfa      	ldrb	r2, [r7, #15]
 800bae6:	4611      	mov	r1, r2
 800bae8:	4618      	mov	r0, r3
 800baea:	f7fe fcf4 	bl	800a4d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800baf4:	4618      	mov	r0, r3
 800baf6:	f7fe fc9c 	bl	800a432 <USBD_LL_Reset>
}
 800bafa:	bf00      	nop
 800bafc:	3710      	adds	r7, #16
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}
	...

0800bb04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b082      	sub	sp, #8
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bb12:	4618      	mov	r0, r3
 800bb14:	f7fe fcef 	bl	800a4f6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	687a      	ldr	r2, [r7, #4]
 800bb24:	6812      	ldr	r2, [r2, #0]
 800bb26:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bb2a:	f043 0301 	orr.w	r3, r3, #1
 800bb2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6a1b      	ldr	r3, [r3, #32]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d005      	beq.n	800bb44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bb38:	4b04      	ldr	r3, [pc, #16]	; (800bb4c <HAL_PCD_SuspendCallback+0x48>)
 800bb3a:	691b      	ldr	r3, [r3, #16]
 800bb3c:	4a03      	ldr	r2, [pc, #12]	; (800bb4c <HAL_PCD_SuspendCallback+0x48>)
 800bb3e:	f043 0306 	orr.w	r3, r3, #6
 800bb42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bb44:	bf00      	nop
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}
 800bb4c:	e000ed00 	.word	0xe000ed00

0800bb50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b082      	sub	sp, #8
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7fe fcdf 	bl	800a522 <USBD_LL_Resume>
}
 800bb64:	bf00      	nop
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}

0800bb6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	460b      	mov	r3, r1
 800bb76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bb7e:	78fa      	ldrb	r2, [r7, #3]
 800bb80:	4611      	mov	r1, r2
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7fe fd37 	bl	800a5f6 <USBD_LL_IsoOUTIncomplete>
}
 800bb88:	bf00      	nop
 800bb8a:	3708      	adds	r7, #8
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	bd80      	pop	{r7, pc}

0800bb90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b082      	sub	sp, #8
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
 800bb98:	460b      	mov	r3, r1
 800bb9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bba2:	78fa      	ldrb	r2, [r7, #3]
 800bba4:	4611      	mov	r1, r2
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7fe fcf3 	bl	800a592 <USBD_LL_IsoINIncomplete>
}
 800bbac:	bf00      	nop
 800bbae:	3708      	adds	r7, #8
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	f7fe fd49 	bl	800a65a <USBD_LL_DevConnected>
}
 800bbc8:	bf00      	nop
 800bbca:	3708      	adds	r7, #8
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}

0800bbd0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f7fe fd46 	bl	800a670 <USBD_LL_DevDisconnected>
}
 800bbe4:	bf00      	nop
 800bbe6:	3708      	adds	r7, #8
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}

0800bbec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bbec:	b580      	push	{r7, lr}
 800bbee:	b082      	sub	sp, #8
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	781b      	ldrb	r3, [r3, #0]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d13c      	bne.n	800bc76 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bbfc:	4a20      	ldr	r2, [pc, #128]	; (800bc80 <USBD_LL_Init+0x94>)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	4a1e      	ldr	r2, [pc, #120]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc08:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bc0c:	4b1c      	ldr	r3, [pc, #112]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bc12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bc14:	4b1a      	ldr	r3, [pc, #104]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc16:	2204      	movs	r2, #4
 800bc18:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bc1a:	4b19      	ldr	r3, [pc, #100]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc1c:	2202      	movs	r2, #2
 800bc1e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bc20:	4b17      	ldr	r3, [pc, #92]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc22:	2200      	movs	r2, #0
 800bc24:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bc26:	4b16      	ldr	r3, [pc, #88]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc28:	2202      	movs	r2, #2
 800bc2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bc2c:	4b14      	ldr	r3, [pc, #80]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc2e:	2200      	movs	r2, #0
 800bc30:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bc32:	4b13      	ldr	r3, [pc, #76]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bc38:	4b11      	ldr	r3, [pc, #68]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bc3e:	4b10      	ldr	r3, [pc, #64]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc40:	2200      	movs	r2, #0
 800bc42:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bc44:	4b0e      	ldr	r3, [pc, #56]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc46:	2200      	movs	r2, #0
 800bc48:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bc4a:	480d      	ldr	r0, [pc, #52]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc4c:	f7f8 fdd8 	bl	8004800 <HAL_PCD_Init>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d001      	beq.n	800bc5a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bc56:	f7f5 ff23 	bl	8001aa0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bc5a:	2180      	movs	r1, #128	; 0x80
 800bc5c:	4808      	ldr	r0, [pc, #32]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc5e:	f7fa f830 	bl	8005cc2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bc62:	2240      	movs	r2, #64	; 0x40
 800bc64:	2100      	movs	r1, #0
 800bc66:	4806      	ldr	r0, [pc, #24]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc68:	f7f9 ffe4 	bl	8005c34 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bc6c:	2280      	movs	r2, #128	; 0x80
 800bc6e:	2101      	movs	r1, #1
 800bc70:	4803      	ldr	r0, [pc, #12]	; (800bc80 <USBD_LL_Init+0x94>)
 800bc72:	f7f9 ffdf 	bl	8005c34 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3708      	adds	r7, #8
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}
 800bc80:	20001a98 	.word	0x20001a98

0800bc84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bc90:	2300      	movs	r3, #0
 800bc92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f7f8 fecd 	bl	8004a3a <HAL_PCD_Start>
 800bca0:	4603      	mov	r3, r0
 800bca2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bca4:	7bfb      	ldrb	r3, [r7, #15]
 800bca6:	4618      	mov	r0, r3
 800bca8:	f000 f942 	bl	800bf30 <USBD_Get_USB_Status>
 800bcac:	4603      	mov	r3, r0
 800bcae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcb2:	4618      	mov	r0, r3
 800bcb4:	3710      	adds	r7, #16
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}

0800bcba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bcba:	b580      	push	{r7, lr}
 800bcbc:	b084      	sub	sp, #16
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
 800bcc2:	4608      	mov	r0, r1
 800bcc4:	4611      	mov	r1, r2
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	4603      	mov	r3, r0
 800bcca:	70fb      	strb	r3, [r7, #3]
 800bccc:	460b      	mov	r3, r1
 800bcce:	70bb      	strb	r3, [r7, #2]
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800bce2:	78bb      	ldrb	r3, [r7, #2]
 800bce4:	883a      	ldrh	r2, [r7, #0]
 800bce6:	78f9      	ldrb	r1, [r7, #3]
 800bce8:	f7f9 fb9e 	bl	8005428 <HAL_PCD_EP_Open>
 800bcec:	4603      	mov	r3, r0
 800bcee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bcf0:	7bfb      	ldrb	r3, [r7, #15]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f000 f91c 	bl	800bf30 <USBD_Get_USB_Status>
 800bcf8:	4603      	mov	r3, r0
 800bcfa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bcfc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3710      	adds	r7, #16
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b084      	sub	sp, #16
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
 800bd0e:	460b      	mov	r3, r1
 800bd10:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd12:	2300      	movs	r3, #0
 800bd14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd16:	2300      	movs	r3, #0
 800bd18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bd20:	78fa      	ldrb	r2, [r7, #3]
 800bd22:	4611      	mov	r1, r2
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7f9 fbe7 	bl	80054f8 <HAL_PCD_EP_Close>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd2e:	7bfb      	ldrb	r3, [r7, #15]
 800bd30:	4618      	mov	r0, r3
 800bd32:	f000 f8fd 	bl	800bf30 <USBD_Get_USB_Status>
 800bd36:	4603      	mov	r3, r0
 800bd38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd3a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3710      	adds	r7, #16
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}

0800bd44 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd50:	2300      	movs	r3, #0
 800bd52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd54:	2300      	movs	r3, #0
 800bd56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bd5e:	78fa      	ldrb	r2, [r7, #3]
 800bd60:	4611      	mov	r1, r2
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7f9 fcbf 	bl	80056e6 <HAL_PCD_EP_SetStall>
 800bd68:	4603      	mov	r3, r0
 800bd6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd6c:	7bfb      	ldrb	r3, [r7, #15]
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f000 f8de 	bl	800bf30 <USBD_Get_USB_Status>
 800bd74:	4603      	mov	r3, r0
 800bd76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd78:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3710      	adds	r7, #16
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}

0800bd82 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd82:	b580      	push	{r7, lr}
 800bd84:	b084      	sub	sp, #16
 800bd86:	af00      	add	r7, sp, #0
 800bd88:	6078      	str	r0, [r7, #4]
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd8e:	2300      	movs	r3, #0
 800bd90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd92:	2300      	movs	r3, #0
 800bd94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bd9c:	78fa      	ldrb	r2, [r7, #3]
 800bd9e:	4611      	mov	r1, r2
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7f9 fd04 	bl	80057ae <HAL_PCD_EP_ClrStall>
 800bda6:	4603      	mov	r3, r0
 800bda8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdaa:	7bfb      	ldrb	r3, [r7, #15]
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 f8bf 	bl	800bf30 <USBD_Get_USB_Status>
 800bdb2:	4603      	mov	r3, r0
 800bdb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdb6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdb8:	4618      	mov	r0, r3
 800bdba:	3710      	adds	r7, #16
 800bdbc:	46bd      	mov	sp, r7
 800bdbe:	bd80      	pop	{r7, pc}

0800bdc0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdc0:	b480      	push	{r7}
 800bdc2:	b085      	sub	sp, #20
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	460b      	mov	r3, r1
 800bdca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bdd2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bdd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	da0b      	bge.n	800bdf4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bddc:	78fb      	ldrb	r3, [r7, #3]
 800bdde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bde2:	68f9      	ldr	r1, [r7, #12]
 800bde4:	4613      	mov	r3, r2
 800bde6:	00db      	lsls	r3, r3, #3
 800bde8:	4413      	add	r3, r2
 800bdea:	009b      	lsls	r3, r3, #2
 800bdec:	440b      	add	r3, r1
 800bdee:	333e      	adds	r3, #62	; 0x3e
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	e00b      	b.n	800be0c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bdf4:	78fb      	ldrb	r3, [r7, #3]
 800bdf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bdfa:	68f9      	ldr	r1, [r7, #12]
 800bdfc:	4613      	mov	r3, r2
 800bdfe:	00db      	lsls	r3, r3, #3
 800be00:	4413      	add	r3, r2
 800be02:	009b      	lsls	r3, r3, #2
 800be04:	440b      	add	r3, r1
 800be06:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800be0a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800be0c:	4618      	mov	r0, r3
 800be0e:	3714      	adds	r7, #20
 800be10:	46bd      	mov	sp, r7
 800be12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be16:	4770      	bx	lr

0800be18 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b084      	sub	sp, #16
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
 800be20:	460b      	mov	r3, r1
 800be22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be24:	2300      	movs	r3, #0
 800be26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be28:	2300      	movs	r3, #0
 800be2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800be32:	78fa      	ldrb	r2, [r7, #3]
 800be34:	4611      	mov	r1, r2
 800be36:	4618      	mov	r0, r3
 800be38:	f7f9 fad1 	bl	80053de <HAL_PCD_SetAddress>
 800be3c:	4603      	mov	r3, r0
 800be3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be40:	7bfb      	ldrb	r3, [r7, #15]
 800be42:	4618      	mov	r0, r3
 800be44:	f000 f874 	bl	800bf30 <USBD_Get_USB_Status>
 800be48:	4603      	mov	r3, r0
 800be4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3710      	adds	r7, #16
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800be56:	b580      	push	{r7, lr}
 800be58:	b086      	sub	sp, #24
 800be5a:	af00      	add	r7, sp, #0
 800be5c:	60f8      	str	r0, [r7, #12]
 800be5e:	607a      	str	r2, [r7, #4]
 800be60:	603b      	str	r3, [r7, #0]
 800be62:	460b      	mov	r3, r1
 800be64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be66:	2300      	movs	r3, #0
 800be68:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be6a:	2300      	movs	r3, #0
 800be6c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800be74:	7af9      	ldrb	r1, [r7, #11]
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	f7f9 fbea 	bl	8005652 <HAL_PCD_EP_Transmit>
 800be7e:	4603      	mov	r3, r0
 800be80:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be82:	7dfb      	ldrb	r3, [r7, #23]
 800be84:	4618      	mov	r0, r3
 800be86:	f000 f853 	bl	800bf30 <USBD_Get_USB_Status>
 800be8a:	4603      	mov	r3, r0
 800be8c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800be8e:	7dbb      	ldrb	r3, [r7, #22]
}
 800be90:	4618      	mov	r0, r3
 800be92:	3718      	adds	r7, #24
 800be94:	46bd      	mov	sp, r7
 800be96:	bd80      	pop	{r7, pc}

0800be98 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b086      	sub	sp, #24
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	60f8      	str	r0, [r7, #12]
 800bea0:	607a      	str	r2, [r7, #4]
 800bea2:	603b      	str	r3, [r7, #0]
 800bea4:	460b      	mov	r3, r1
 800bea6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bea8:	2300      	movs	r3, #0
 800beaa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beac:	2300      	movs	r3, #0
 800beae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800beb6:	7af9      	ldrb	r1, [r7, #11]
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	687a      	ldr	r2, [r7, #4]
 800bebc:	f7f9 fb66 	bl	800558c <HAL_PCD_EP_Receive>
 800bec0:	4603      	mov	r3, r0
 800bec2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bec4:	7dfb      	ldrb	r3, [r7, #23]
 800bec6:	4618      	mov	r0, r3
 800bec8:	f000 f832 	bl	800bf30 <USBD_Get_USB_Status>
 800becc:	4603      	mov	r3, r0
 800bece:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bed0:	7dbb      	ldrb	r3, [r7, #22]
}
 800bed2:	4618      	mov	r0, r3
 800bed4:	3718      	adds	r7, #24
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}

0800beda <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800beda:	b580      	push	{r7, lr}
 800bedc:	b082      	sub	sp, #8
 800bede:	af00      	add	r7, sp, #0
 800bee0:	6078      	str	r0, [r7, #4]
 800bee2:	460b      	mov	r3, r1
 800bee4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800beec:	78fa      	ldrb	r2, [r7, #3]
 800beee:	4611      	mov	r1, r2
 800bef0:	4618      	mov	r0, r3
 800bef2:	f7f9 fb96 	bl	8005622 <HAL_PCD_EP_GetRxCount>
 800bef6:	4603      	mov	r3, r0
}
 800bef8:	4618      	mov	r0, r3
 800befa:	3708      	adds	r7, #8
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800bf08:	4b03      	ldr	r3, [pc, #12]	; (800bf18 <USBD_static_malloc+0x18>)
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	370c      	adds	r7, #12
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf14:	4770      	bx	lr
 800bf16:	bf00      	nop
 800bf18:	20001fa4 	.word	0x20001fa4

0800bf1c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b083      	sub	sp, #12
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]

}
 800bf24:	bf00      	nop
 800bf26:	370c      	adds	r7, #12
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2e:	4770      	bx	lr

0800bf30 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b085      	sub	sp, #20
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	4603      	mov	r3, r0
 800bf38:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bf3e:	79fb      	ldrb	r3, [r7, #7]
 800bf40:	2b03      	cmp	r3, #3
 800bf42:	d817      	bhi.n	800bf74 <USBD_Get_USB_Status+0x44>
 800bf44:	a201      	add	r2, pc, #4	; (adr r2, 800bf4c <USBD_Get_USB_Status+0x1c>)
 800bf46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf4a:	bf00      	nop
 800bf4c:	0800bf5d 	.word	0x0800bf5d
 800bf50:	0800bf63 	.word	0x0800bf63
 800bf54:	0800bf69 	.word	0x0800bf69
 800bf58:	0800bf6f 	.word	0x0800bf6f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf60:	e00b      	b.n	800bf7a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf62:	2303      	movs	r3, #3
 800bf64:	73fb      	strb	r3, [r7, #15]
    break;
 800bf66:	e008      	b.n	800bf7a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf68:	2301      	movs	r3, #1
 800bf6a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf6c:	e005      	b.n	800bf7a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	73fb      	strb	r3, [r7, #15]
    break;
 800bf72:	e002      	b.n	800bf7a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bf74:	2303      	movs	r3, #3
 800bf76:	73fb      	strb	r3, [r7, #15]
    break;
 800bf78:	bf00      	nop
  }
  return usb_status;
 800bf7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3714      	adds	r7, #20
 800bf80:	46bd      	mov	sp, r7
 800bf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf86:	4770      	bx	lr

0800bf88 <log>:
 800bf88:	b538      	push	{r3, r4, r5, lr}
 800bf8a:	ed2d 8b02 	vpush	{d8}
 800bf8e:	ec55 4b10 	vmov	r4, r5, d0
 800bf92:	f000 f839 	bl	800c008 <__ieee754_log>
 800bf96:	4622      	mov	r2, r4
 800bf98:	462b      	mov	r3, r5
 800bf9a:	4620      	mov	r0, r4
 800bf9c:	4629      	mov	r1, r5
 800bf9e:	eeb0 8a40 	vmov.f32	s16, s0
 800bfa2:	eef0 8a60 	vmov.f32	s17, s1
 800bfa6:	f7f4 fdc9 	bl	8000b3c <__aeabi_dcmpun>
 800bfaa:	b998      	cbnz	r0, 800bfd4 <log+0x4c>
 800bfac:	2200      	movs	r2, #0
 800bfae:	2300      	movs	r3, #0
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	4629      	mov	r1, r5
 800bfb4:	f7f4 fdb8 	bl	8000b28 <__aeabi_dcmpgt>
 800bfb8:	b960      	cbnz	r0, 800bfd4 <log+0x4c>
 800bfba:	2200      	movs	r2, #0
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	f7f4 fd89 	bl	8000ad8 <__aeabi_dcmpeq>
 800bfc6:	b160      	cbz	r0, 800bfe2 <log+0x5a>
 800bfc8:	f000 f9e8 	bl	800c39c <__errno>
 800bfcc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800bff8 <log+0x70>
 800bfd0:	2322      	movs	r3, #34	; 0x22
 800bfd2:	6003      	str	r3, [r0, #0]
 800bfd4:	eeb0 0a48 	vmov.f32	s0, s16
 800bfd8:	eef0 0a68 	vmov.f32	s1, s17
 800bfdc:	ecbd 8b02 	vpop	{d8}
 800bfe0:	bd38      	pop	{r3, r4, r5, pc}
 800bfe2:	f000 f9db 	bl	800c39c <__errno>
 800bfe6:	ecbd 8b02 	vpop	{d8}
 800bfea:	2321      	movs	r3, #33	; 0x21
 800bfec:	6003      	str	r3, [r0, #0]
 800bfee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bff2:	4803      	ldr	r0, [pc, #12]	; (800c000 <log+0x78>)
 800bff4:	f000 b9c4 	b.w	800c380 <nan>
 800bff8:	00000000 	.word	0x00000000
 800bffc:	fff00000 	.word	0xfff00000
 800c000:	08014c30 	.word	0x08014c30
 800c004:	00000000 	.word	0x00000000

0800c008 <__ieee754_log>:
 800c008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c00c:	ec51 0b10 	vmov	r0, r1, d0
 800c010:	ed2d 8b04 	vpush	{d8-d9}
 800c014:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c018:	b083      	sub	sp, #12
 800c01a:	460d      	mov	r5, r1
 800c01c:	da29      	bge.n	800c072 <__ieee754_log+0x6a>
 800c01e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c022:	4303      	orrs	r3, r0
 800c024:	ee10 2a10 	vmov	r2, s0
 800c028:	d10c      	bne.n	800c044 <__ieee754_log+0x3c>
 800c02a:	49cf      	ldr	r1, [pc, #828]	; (800c368 <__ieee754_log+0x360>)
 800c02c:	2200      	movs	r2, #0
 800c02e:	2300      	movs	r3, #0
 800c030:	2000      	movs	r0, #0
 800c032:	f7f4 fc13 	bl	800085c <__aeabi_ddiv>
 800c036:	ec41 0b10 	vmov	d0, r0, r1
 800c03a:	b003      	add	sp, #12
 800c03c:	ecbd 8b04 	vpop	{d8-d9}
 800c040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c044:	2900      	cmp	r1, #0
 800c046:	da05      	bge.n	800c054 <__ieee754_log+0x4c>
 800c048:	460b      	mov	r3, r1
 800c04a:	f7f4 f925 	bl	8000298 <__aeabi_dsub>
 800c04e:	2200      	movs	r2, #0
 800c050:	2300      	movs	r3, #0
 800c052:	e7ee      	b.n	800c032 <__ieee754_log+0x2a>
 800c054:	4bc5      	ldr	r3, [pc, #788]	; (800c36c <__ieee754_log+0x364>)
 800c056:	2200      	movs	r2, #0
 800c058:	f7f4 fad6 	bl	8000608 <__aeabi_dmul>
 800c05c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800c060:	460d      	mov	r5, r1
 800c062:	4ac3      	ldr	r2, [pc, #780]	; (800c370 <__ieee754_log+0x368>)
 800c064:	4295      	cmp	r5, r2
 800c066:	dd06      	ble.n	800c076 <__ieee754_log+0x6e>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	f7f4 f916 	bl	800029c <__adddf3>
 800c070:	e7e1      	b.n	800c036 <__ieee754_log+0x2e>
 800c072:	2300      	movs	r3, #0
 800c074:	e7f5      	b.n	800c062 <__ieee754_log+0x5a>
 800c076:	152c      	asrs	r4, r5, #20
 800c078:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c07c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800c080:	441c      	add	r4, r3
 800c082:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800c086:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800c08a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c08e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800c092:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800c096:	ea42 0105 	orr.w	r1, r2, r5
 800c09a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800c09e:	2200      	movs	r2, #0
 800c0a0:	4bb4      	ldr	r3, [pc, #720]	; (800c374 <__ieee754_log+0x36c>)
 800c0a2:	f7f4 f8f9 	bl	8000298 <__aeabi_dsub>
 800c0a6:	1cab      	adds	r3, r5, #2
 800c0a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0ac:	2b02      	cmp	r3, #2
 800c0ae:	4682      	mov	sl, r0
 800c0b0:	468b      	mov	fp, r1
 800c0b2:	f04f 0200 	mov.w	r2, #0
 800c0b6:	dc53      	bgt.n	800c160 <__ieee754_log+0x158>
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	f7f4 fd0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800c0be:	b1d0      	cbz	r0, 800c0f6 <__ieee754_log+0xee>
 800c0c0:	2c00      	cmp	r4, #0
 800c0c2:	f000 8122 	beq.w	800c30a <__ieee754_log+0x302>
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f7f4 fa34 	bl	8000534 <__aeabi_i2d>
 800c0cc:	a390      	add	r3, pc, #576	; (adr r3, 800c310 <__ieee754_log+0x308>)
 800c0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d2:	4606      	mov	r6, r0
 800c0d4:	460f      	mov	r7, r1
 800c0d6:	f7f4 fa97 	bl	8000608 <__aeabi_dmul>
 800c0da:	a38f      	add	r3, pc, #572	; (adr r3, 800c318 <__ieee754_log+0x310>)
 800c0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	460d      	mov	r5, r1
 800c0e4:	4630      	mov	r0, r6
 800c0e6:	4639      	mov	r1, r7
 800c0e8:	f7f4 fa8e 	bl	8000608 <__aeabi_dmul>
 800c0ec:	4602      	mov	r2, r0
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	4629      	mov	r1, r5
 800c0f4:	e7ba      	b.n	800c06c <__ieee754_log+0x64>
 800c0f6:	a38a      	add	r3, pc, #552	; (adr r3, 800c320 <__ieee754_log+0x318>)
 800c0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fc:	4650      	mov	r0, sl
 800c0fe:	4659      	mov	r1, fp
 800c100:	f7f4 fa82 	bl	8000608 <__aeabi_dmul>
 800c104:	4602      	mov	r2, r0
 800c106:	460b      	mov	r3, r1
 800c108:	2000      	movs	r0, #0
 800c10a:	499b      	ldr	r1, [pc, #620]	; (800c378 <__ieee754_log+0x370>)
 800c10c:	f7f4 f8c4 	bl	8000298 <__aeabi_dsub>
 800c110:	4652      	mov	r2, sl
 800c112:	4606      	mov	r6, r0
 800c114:	460f      	mov	r7, r1
 800c116:	465b      	mov	r3, fp
 800c118:	4650      	mov	r0, sl
 800c11a:	4659      	mov	r1, fp
 800c11c:	f7f4 fa74 	bl	8000608 <__aeabi_dmul>
 800c120:	4602      	mov	r2, r0
 800c122:	460b      	mov	r3, r1
 800c124:	4630      	mov	r0, r6
 800c126:	4639      	mov	r1, r7
 800c128:	f7f4 fa6e 	bl	8000608 <__aeabi_dmul>
 800c12c:	4606      	mov	r6, r0
 800c12e:	460f      	mov	r7, r1
 800c130:	b914      	cbnz	r4, 800c138 <__ieee754_log+0x130>
 800c132:	4632      	mov	r2, r6
 800c134:	463b      	mov	r3, r7
 800c136:	e0a2      	b.n	800c27e <__ieee754_log+0x276>
 800c138:	4620      	mov	r0, r4
 800c13a:	f7f4 f9fb 	bl	8000534 <__aeabi_i2d>
 800c13e:	a374      	add	r3, pc, #464	; (adr r3, 800c310 <__ieee754_log+0x308>)
 800c140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c144:	4680      	mov	r8, r0
 800c146:	4689      	mov	r9, r1
 800c148:	f7f4 fa5e 	bl	8000608 <__aeabi_dmul>
 800c14c:	a372      	add	r3, pc, #456	; (adr r3, 800c318 <__ieee754_log+0x310>)
 800c14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c152:	4604      	mov	r4, r0
 800c154:	460d      	mov	r5, r1
 800c156:	4640      	mov	r0, r8
 800c158:	4649      	mov	r1, r9
 800c15a:	f7f4 fa55 	bl	8000608 <__aeabi_dmul>
 800c15e:	e0a7      	b.n	800c2b0 <__ieee754_log+0x2a8>
 800c160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c164:	f7f4 f89a 	bl	800029c <__adddf3>
 800c168:	4602      	mov	r2, r0
 800c16a:	460b      	mov	r3, r1
 800c16c:	4650      	mov	r0, sl
 800c16e:	4659      	mov	r1, fp
 800c170:	f7f4 fb74 	bl	800085c <__aeabi_ddiv>
 800c174:	ec41 0b18 	vmov	d8, r0, r1
 800c178:	4620      	mov	r0, r4
 800c17a:	f7f4 f9db 	bl	8000534 <__aeabi_i2d>
 800c17e:	ec53 2b18 	vmov	r2, r3, d8
 800c182:	ec41 0b19 	vmov	d9, r0, r1
 800c186:	ec51 0b18 	vmov	r0, r1, d8
 800c18a:	f7f4 fa3d 	bl	8000608 <__aeabi_dmul>
 800c18e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800c192:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800c196:	9301      	str	r3, [sp, #4]
 800c198:	4602      	mov	r2, r0
 800c19a:	460b      	mov	r3, r1
 800c19c:	4680      	mov	r8, r0
 800c19e:	4689      	mov	r9, r1
 800c1a0:	f7f4 fa32 	bl	8000608 <__aeabi_dmul>
 800c1a4:	a360      	add	r3, pc, #384	; (adr r3, 800c328 <__ieee754_log+0x320>)
 800c1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1aa:	4606      	mov	r6, r0
 800c1ac:	460f      	mov	r7, r1
 800c1ae:	f7f4 fa2b 	bl	8000608 <__aeabi_dmul>
 800c1b2:	a35f      	add	r3, pc, #380	; (adr r3, 800c330 <__ieee754_log+0x328>)
 800c1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b8:	f7f4 f870 	bl	800029c <__adddf3>
 800c1bc:	4632      	mov	r2, r6
 800c1be:	463b      	mov	r3, r7
 800c1c0:	f7f4 fa22 	bl	8000608 <__aeabi_dmul>
 800c1c4:	a35c      	add	r3, pc, #368	; (adr r3, 800c338 <__ieee754_log+0x330>)
 800c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ca:	f7f4 f867 	bl	800029c <__adddf3>
 800c1ce:	4632      	mov	r2, r6
 800c1d0:	463b      	mov	r3, r7
 800c1d2:	f7f4 fa19 	bl	8000608 <__aeabi_dmul>
 800c1d6:	a35a      	add	r3, pc, #360	; (adr r3, 800c340 <__ieee754_log+0x338>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	f7f4 f85e 	bl	800029c <__adddf3>
 800c1e0:	4642      	mov	r2, r8
 800c1e2:	464b      	mov	r3, r9
 800c1e4:	f7f4 fa10 	bl	8000608 <__aeabi_dmul>
 800c1e8:	a357      	add	r3, pc, #348	; (adr r3, 800c348 <__ieee754_log+0x340>)
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	4680      	mov	r8, r0
 800c1f0:	4689      	mov	r9, r1
 800c1f2:	4630      	mov	r0, r6
 800c1f4:	4639      	mov	r1, r7
 800c1f6:	f7f4 fa07 	bl	8000608 <__aeabi_dmul>
 800c1fa:	a355      	add	r3, pc, #340	; (adr r3, 800c350 <__ieee754_log+0x348>)
 800c1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c200:	f7f4 f84c 	bl	800029c <__adddf3>
 800c204:	4632      	mov	r2, r6
 800c206:	463b      	mov	r3, r7
 800c208:	f7f4 f9fe 	bl	8000608 <__aeabi_dmul>
 800c20c:	a352      	add	r3, pc, #328	; (adr r3, 800c358 <__ieee754_log+0x350>)
 800c20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c212:	f7f4 f843 	bl	800029c <__adddf3>
 800c216:	4632      	mov	r2, r6
 800c218:	463b      	mov	r3, r7
 800c21a:	f7f4 f9f5 	bl	8000608 <__aeabi_dmul>
 800c21e:	460b      	mov	r3, r1
 800c220:	4602      	mov	r2, r0
 800c222:	4649      	mov	r1, r9
 800c224:	4640      	mov	r0, r8
 800c226:	f7f4 f839 	bl	800029c <__adddf3>
 800c22a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800c22e:	9b01      	ldr	r3, [sp, #4]
 800c230:	3551      	adds	r5, #81	; 0x51
 800c232:	431d      	orrs	r5, r3
 800c234:	2d00      	cmp	r5, #0
 800c236:	4680      	mov	r8, r0
 800c238:	4689      	mov	r9, r1
 800c23a:	dd48      	ble.n	800c2ce <__ieee754_log+0x2c6>
 800c23c:	4b4e      	ldr	r3, [pc, #312]	; (800c378 <__ieee754_log+0x370>)
 800c23e:	2200      	movs	r2, #0
 800c240:	4650      	mov	r0, sl
 800c242:	4659      	mov	r1, fp
 800c244:	f7f4 f9e0 	bl	8000608 <__aeabi_dmul>
 800c248:	4652      	mov	r2, sl
 800c24a:	465b      	mov	r3, fp
 800c24c:	f7f4 f9dc 	bl	8000608 <__aeabi_dmul>
 800c250:	4602      	mov	r2, r0
 800c252:	460b      	mov	r3, r1
 800c254:	4606      	mov	r6, r0
 800c256:	460f      	mov	r7, r1
 800c258:	4640      	mov	r0, r8
 800c25a:	4649      	mov	r1, r9
 800c25c:	f7f4 f81e 	bl	800029c <__adddf3>
 800c260:	ec53 2b18 	vmov	r2, r3, d8
 800c264:	f7f4 f9d0 	bl	8000608 <__aeabi_dmul>
 800c268:	4680      	mov	r8, r0
 800c26a:	4689      	mov	r9, r1
 800c26c:	b964      	cbnz	r4, 800c288 <__ieee754_log+0x280>
 800c26e:	4602      	mov	r2, r0
 800c270:	460b      	mov	r3, r1
 800c272:	4630      	mov	r0, r6
 800c274:	4639      	mov	r1, r7
 800c276:	f7f4 f80f 	bl	8000298 <__aeabi_dsub>
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4650      	mov	r0, sl
 800c280:	4659      	mov	r1, fp
 800c282:	f7f4 f809 	bl	8000298 <__aeabi_dsub>
 800c286:	e6d6      	b.n	800c036 <__ieee754_log+0x2e>
 800c288:	a321      	add	r3, pc, #132	; (adr r3, 800c310 <__ieee754_log+0x308>)
 800c28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c28e:	ec51 0b19 	vmov	r0, r1, d9
 800c292:	f7f4 f9b9 	bl	8000608 <__aeabi_dmul>
 800c296:	a320      	add	r3, pc, #128	; (adr r3, 800c318 <__ieee754_log+0x310>)
 800c298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29c:	4604      	mov	r4, r0
 800c29e:	460d      	mov	r5, r1
 800c2a0:	ec51 0b19 	vmov	r0, r1, d9
 800c2a4:	f7f4 f9b0 	bl	8000608 <__aeabi_dmul>
 800c2a8:	4642      	mov	r2, r8
 800c2aa:	464b      	mov	r3, r9
 800c2ac:	f7f3 fff6 	bl	800029c <__adddf3>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4630      	mov	r0, r6
 800c2b6:	4639      	mov	r1, r7
 800c2b8:	f7f3 ffee 	bl	8000298 <__aeabi_dsub>
 800c2bc:	4652      	mov	r2, sl
 800c2be:	465b      	mov	r3, fp
 800c2c0:	f7f3 ffea 	bl	8000298 <__aeabi_dsub>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	4620      	mov	r0, r4
 800c2ca:	4629      	mov	r1, r5
 800c2cc:	e7d9      	b.n	800c282 <__ieee754_log+0x27a>
 800c2ce:	4602      	mov	r2, r0
 800c2d0:	460b      	mov	r3, r1
 800c2d2:	4650      	mov	r0, sl
 800c2d4:	4659      	mov	r1, fp
 800c2d6:	f7f3 ffdf 	bl	8000298 <__aeabi_dsub>
 800c2da:	ec53 2b18 	vmov	r2, r3, d8
 800c2de:	f7f4 f993 	bl	8000608 <__aeabi_dmul>
 800c2e2:	4606      	mov	r6, r0
 800c2e4:	460f      	mov	r7, r1
 800c2e6:	2c00      	cmp	r4, #0
 800c2e8:	f43f af23 	beq.w	800c132 <__ieee754_log+0x12a>
 800c2ec:	a308      	add	r3, pc, #32	; (adr r3, 800c310 <__ieee754_log+0x308>)
 800c2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2f2:	ec51 0b19 	vmov	r0, r1, d9
 800c2f6:	f7f4 f987 	bl	8000608 <__aeabi_dmul>
 800c2fa:	a307      	add	r3, pc, #28	; (adr r3, 800c318 <__ieee754_log+0x310>)
 800c2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c300:	4604      	mov	r4, r0
 800c302:	460d      	mov	r5, r1
 800c304:	ec51 0b19 	vmov	r0, r1, d9
 800c308:	e727      	b.n	800c15a <__ieee754_log+0x152>
 800c30a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800c360 <__ieee754_log+0x358>
 800c30e:	e694      	b.n	800c03a <__ieee754_log+0x32>
 800c310:	fee00000 	.word	0xfee00000
 800c314:	3fe62e42 	.word	0x3fe62e42
 800c318:	35793c76 	.word	0x35793c76
 800c31c:	3dea39ef 	.word	0x3dea39ef
 800c320:	55555555 	.word	0x55555555
 800c324:	3fd55555 	.word	0x3fd55555
 800c328:	df3e5244 	.word	0xdf3e5244
 800c32c:	3fc2f112 	.word	0x3fc2f112
 800c330:	96cb03de 	.word	0x96cb03de
 800c334:	3fc74664 	.word	0x3fc74664
 800c338:	94229359 	.word	0x94229359
 800c33c:	3fd24924 	.word	0x3fd24924
 800c340:	55555593 	.word	0x55555593
 800c344:	3fe55555 	.word	0x3fe55555
 800c348:	d078c69f 	.word	0xd078c69f
 800c34c:	3fc39a09 	.word	0x3fc39a09
 800c350:	1d8e78af 	.word	0x1d8e78af
 800c354:	3fcc71c5 	.word	0x3fcc71c5
 800c358:	9997fa04 	.word	0x9997fa04
 800c35c:	3fd99999 	.word	0x3fd99999
	...
 800c368:	c3500000 	.word	0xc3500000
 800c36c:	43500000 	.word	0x43500000
 800c370:	7fefffff 	.word	0x7fefffff
 800c374:	3ff00000 	.word	0x3ff00000
 800c378:	3fe00000 	.word	0x3fe00000
 800c37c:	00000000 	.word	0x00000000

0800c380 <nan>:
 800c380:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c388 <nan+0x8>
 800c384:	4770      	bx	lr
 800c386:	bf00      	nop
 800c388:	00000000 	.word	0x00000000
 800c38c:	7ff80000 	.word	0x7ff80000

0800c390 <nanf>:
 800c390:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c398 <nanf+0x8>
 800c394:	4770      	bx	lr
 800c396:	bf00      	nop
 800c398:	7fc00000 	.word	0x7fc00000

0800c39c <__errno>:
 800c39c:	4b01      	ldr	r3, [pc, #4]	; (800c3a4 <__errno+0x8>)
 800c39e:	6818      	ldr	r0, [r3, #0]
 800c3a0:	4770      	bx	lr
 800c3a2:	bf00      	nop
 800c3a4:	2000010c 	.word	0x2000010c

0800c3a8 <__libc_init_array>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	4d0d      	ldr	r5, [pc, #52]	; (800c3e0 <__libc_init_array+0x38>)
 800c3ac:	4c0d      	ldr	r4, [pc, #52]	; (800c3e4 <__libc_init_array+0x3c>)
 800c3ae:	1b64      	subs	r4, r4, r5
 800c3b0:	10a4      	asrs	r4, r4, #2
 800c3b2:	2600      	movs	r6, #0
 800c3b4:	42a6      	cmp	r6, r4
 800c3b6:	d109      	bne.n	800c3cc <__libc_init_array+0x24>
 800c3b8:	4d0b      	ldr	r5, [pc, #44]	; (800c3e8 <__libc_init_array+0x40>)
 800c3ba:	4c0c      	ldr	r4, [pc, #48]	; (800c3ec <__libc_init_array+0x44>)
 800c3bc:	f004 fcc0 	bl	8010d40 <_init>
 800c3c0:	1b64      	subs	r4, r4, r5
 800c3c2:	10a4      	asrs	r4, r4, #2
 800c3c4:	2600      	movs	r6, #0
 800c3c6:	42a6      	cmp	r6, r4
 800c3c8:	d105      	bne.n	800c3d6 <__libc_init_array+0x2e>
 800c3ca:	bd70      	pop	{r4, r5, r6, pc}
 800c3cc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3d0:	4798      	blx	r3
 800c3d2:	3601      	adds	r6, #1
 800c3d4:	e7ee      	b.n	800c3b4 <__libc_init_array+0xc>
 800c3d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3da:	4798      	blx	r3
 800c3dc:	3601      	adds	r6, #1
 800c3de:	e7f2      	b.n	800c3c6 <__libc_init_array+0x1e>
 800c3e0:	08014c9c 	.word	0x08014c9c
 800c3e4:	08014c9c 	.word	0x08014c9c
 800c3e8:	08014c9c 	.word	0x08014c9c
 800c3ec:	08014ca0 	.word	0x08014ca0

0800c3f0 <malloc>:
 800c3f0:	4b02      	ldr	r3, [pc, #8]	; (800c3fc <malloc+0xc>)
 800c3f2:	4601      	mov	r1, r0
 800c3f4:	6818      	ldr	r0, [r3, #0]
 800c3f6:	f000 b885 	b.w	800c504 <_malloc_r>
 800c3fa:	bf00      	nop
 800c3fc:	2000010c 	.word	0x2000010c

0800c400 <memcpy>:
 800c400:	440a      	add	r2, r1
 800c402:	4291      	cmp	r1, r2
 800c404:	f100 33ff 	add.w	r3, r0, #4294967295
 800c408:	d100      	bne.n	800c40c <memcpy+0xc>
 800c40a:	4770      	bx	lr
 800c40c:	b510      	push	{r4, lr}
 800c40e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c412:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c416:	4291      	cmp	r1, r2
 800c418:	d1f9      	bne.n	800c40e <memcpy+0xe>
 800c41a:	bd10      	pop	{r4, pc}

0800c41c <memset>:
 800c41c:	4402      	add	r2, r0
 800c41e:	4603      	mov	r3, r0
 800c420:	4293      	cmp	r3, r2
 800c422:	d100      	bne.n	800c426 <memset+0xa>
 800c424:	4770      	bx	lr
 800c426:	f803 1b01 	strb.w	r1, [r3], #1
 800c42a:	e7f9      	b.n	800c420 <memset+0x4>

0800c42c <_free_r>:
 800c42c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c42e:	2900      	cmp	r1, #0
 800c430:	d044      	beq.n	800c4bc <_free_r+0x90>
 800c432:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c436:	9001      	str	r0, [sp, #4]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	f1a1 0404 	sub.w	r4, r1, #4
 800c43e:	bfb8      	it	lt
 800c440:	18e4      	addlt	r4, r4, r3
 800c442:	f003 f829 	bl	800f498 <__malloc_lock>
 800c446:	4a1e      	ldr	r2, [pc, #120]	; (800c4c0 <_free_r+0x94>)
 800c448:	9801      	ldr	r0, [sp, #4]
 800c44a:	6813      	ldr	r3, [r2, #0]
 800c44c:	b933      	cbnz	r3, 800c45c <_free_r+0x30>
 800c44e:	6063      	str	r3, [r4, #4]
 800c450:	6014      	str	r4, [r2, #0]
 800c452:	b003      	add	sp, #12
 800c454:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c458:	f003 b824 	b.w	800f4a4 <__malloc_unlock>
 800c45c:	42a3      	cmp	r3, r4
 800c45e:	d908      	bls.n	800c472 <_free_r+0x46>
 800c460:	6825      	ldr	r5, [r4, #0]
 800c462:	1961      	adds	r1, r4, r5
 800c464:	428b      	cmp	r3, r1
 800c466:	bf01      	itttt	eq
 800c468:	6819      	ldreq	r1, [r3, #0]
 800c46a:	685b      	ldreq	r3, [r3, #4]
 800c46c:	1949      	addeq	r1, r1, r5
 800c46e:	6021      	streq	r1, [r4, #0]
 800c470:	e7ed      	b.n	800c44e <_free_r+0x22>
 800c472:	461a      	mov	r2, r3
 800c474:	685b      	ldr	r3, [r3, #4]
 800c476:	b10b      	cbz	r3, 800c47c <_free_r+0x50>
 800c478:	42a3      	cmp	r3, r4
 800c47a:	d9fa      	bls.n	800c472 <_free_r+0x46>
 800c47c:	6811      	ldr	r1, [r2, #0]
 800c47e:	1855      	adds	r5, r2, r1
 800c480:	42a5      	cmp	r5, r4
 800c482:	d10b      	bne.n	800c49c <_free_r+0x70>
 800c484:	6824      	ldr	r4, [r4, #0]
 800c486:	4421      	add	r1, r4
 800c488:	1854      	adds	r4, r2, r1
 800c48a:	42a3      	cmp	r3, r4
 800c48c:	6011      	str	r1, [r2, #0]
 800c48e:	d1e0      	bne.n	800c452 <_free_r+0x26>
 800c490:	681c      	ldr	r4, [r3, #0]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	6053      	str	r3, [r2, #4]
 800c496:	4421      	add	r1, r4
 800c498:	6011      	str	r1, [r2, #0]
 800c49a:	e7da      	b.n	800c452 <_free_r+0x26>
 800c49c:	d902      	bls.n	800c4a4 <_free_r+0x78>
 800c49e:	230c      	movs	r3, #12
 800c4a0:	6003      	str	r3, [r0, #0]
 800c4a2:	e7d6      	b.n	800c452 <_free_r+0x26>
 800c4a4:	6825      	ldr	r5, [r4, #0]
 800c4a6:	1961      	adds	r1, r4, r5
 800c4a8:	428b      	cmp	r3, r1
 800c4aa:	bf04      	itt	eq
 800c4ac:	6819      	ldreq	r1, [r3, #0]
 800c4ae:	685b      	ldreq	r3, [r3, #4]
 800c4b0:	6063      	str	r3, [r4, #4]
 800c4b2:	bf04      	itt	eq
 800c4b4:	1949      	addeq	r1, r1, r5
 800c4b6:	6021      	streq	r1, [r4, #0]
 800c4b8:	6054      	str	r4, [r2, #4]
 800c4ba:	e7ca      	b.n	800c452 <_free_r+0x26>
 800c4bc:	b003      	add	sp, #12
 800c4be:	bd30      	pop	{r4, r5, pc}
 800c4c0:	200021c4 	.word	0x200021c4

0800c4c4 <sbrk_aligned>:
 800c4c4:	b570      	push	{r4, r5, r6, lr}
 800c4c6:	4e0e      	ldr	r6, [pc, #56]	; (800c500 <sbrk_aligned+0x3c>)
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	6831      	ldr	r1, [r6, #0]
 800c4cc:	4605      	mov	r5, r0
 800c4ce:	b911      	cbnz	r1, 800c4d6 <sbrk_aligned+0x12>
 800c4d0:	f000 ff06 	bl	800d2e0 <_sbrk_r>
 800c4d4:	6030      	str	r0, [r6, #0]
 800c4d6:	4621      	mov	r1, r4
 800c4d8:	4628      	mov	r0, r5
 800c4da:	f000 ff01 	bl	800d2e0 <_sbrk_r>
 800c4de:	1c43      	adds	r3, r0, #1
 800c4e0:	d00a      	beq.n	800c4f8 <sbrk_aligned+0x34>
 800c4e2:	1cc4      	adds	r4, r0, #3
 800c4e4:	f024 0403 	bic.w	r4, r4, #3
 800c4e8:	42a0      	cmp	r0, r4
 800c4ea:	d007      	beq.n	800c4fc <sbrk_aligned+0x38>
 800c4ec:	1a21      	subs	r1, r4, r0
 800c4ee:	4628      	mov	r0, r5
 800c4f0:	f000 fef6 	bl	800d2e0 <_sbrk_r>
 800c4f4:	3001      	adds	r0, #1
 800c4f6:	d101      	bne.n	800c4fc <sbrk_aligned+0x38>
 800c4f8:	f04f 34ff 	mov.w	r4, #4294967295
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	bd70      	pop	{r4, r5, r6, pc}
 800c500:	200021c8 	.word	0x200021c8

0800c504 <_malloc_r>:
 800c504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c508:	1ccd      	adds	r5, r1, #3
 800c50a:	f025 0503 	bic.w	r5, r5, #3
 800c50e:	3508      	adds	r5, #8
 800c510:	2d0c      	cmp	r5, #12
 800c512:	bf38      	it	cc
 800c514:	250c      	movcc	r5, #12
 800c516:	2d00      	cmp	r5, #0
 800c518:	4607      	mov	r7, r0
 800c51a:	db01      	blt.n	800c520 <_malloc_r+0x1c>
 800c51c:	42a9      	cmp	r1, r5
 800c51e:	d905      	bls.n	800c52c <_malloc_r+0x28>
 800c520:	230c      	movs	r3, #12
 800c522:	603b      	str	r3, [r7, #0]
 800c524:	2600      	movs	r6, #0
 800c526:	4630      	mov	r0, r6
 800c528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c52c:	4e2e      	ldr	r6, [pc, #184]	; (800c5e8 <_malloc_r+0xe4>)
 800c52e:	f002 ffb3 	bl	800f498 <__malloc_lock>
 800c532:	6833      	ldr	r3, [r6, #0]
 800c534:	461c      	mov	r4, r3
 800c536:	bb34      	cbnz	r4, 800c586 <_malloc_r+0x82>
 800c538:	4629      	mov	r1, r5
 800c53a:	4638      	mov	r0, r7
 800c53c:	f7ff ffc2 	bl	800c4c4 <sbrk_aligned>
 800c540:	1c43      	adds	r3, r0, #1
 800c542:	4604      	mov	r4, r0
 800c544:	d14d      	bne.n	800c5e2 <_malloc_r+0xde>
 800c546:	6834      	ldr	r4, [r6, #0]
 800c548:	4626      	mov	r6, r4
 800c54a:	2e00      	cmp	r6, #0
 800c54c:	d140      	bne.n	800c5d0 <_malloc_r+0xcc>
 800c54e:	6823      	ldr	r3, [r4, #0]
 800c550:	4631      	mov	r1, r6
 800c552:	4638      	mov	r0, r7
 800c554:	eb04 0803 	add.w	r8, r4, r3
 800c558:	f000 fec2 	bl	800d2e0 <_sbrk_r>
 800c55c:	4580      	cmp	r8, r0
 800c55e:	d13a      	bne.n	800c5d6 <_malloc_r+0xd2>
 800c560:	6821      	ldr	r1, [r4, #0]
 800c562:	3503      	adds	r5, #3
 800c564:	1a6d      	subs	r5, r5, r1
 800c566:	f025 0503 	bic.w	r5, r5, #3
 800c56a:	3508      	adds	r5, #8
 800c56c:	2d0c      	cmp	r5, #12
 800c56e:	bf38      	it	cc
 800c570:	250c      	movcc	r5, #12
 800c572:	4629      	mov	r1, r5
 800c574:	4638      	mov	r0, r7
 800c576:	f7ff ffa5 	bl	800c4c4 <sbrk_aligned>
 800c57a:	3001      	adds	r0, #1
 800c57c:	d02b      	beq.n	800c5d6 <_malloc_r+0xd2>
 800c57e:	6823      	ldr	r3, [r4, #0]
 800c580:	442b      	add	r3, r5
 800c582:	6023      	str	r3, [r4, #0]
 800c584:	e00e      	b.n	800c5a4 <_malloc_r+0xa0>
 800c586:	6822      	ldr	r2, [r4, #0]
 800c588:	1b52      	subs	r2, r2, r5
 800c58a:	d41e      	bmi.n	800c5ca <_malloc_r+0xc6>
 800c58c:	2a0b      	cmp	r2, #11
 800c58e:	d916      	bls.n	800c5be <_malloc_r+0xba>
 800c590:	1961      	adds	r1, r4, r5
 800c592:	42a3      	cmp	r3, r4
 800c594:	6025      	str	r5, [r4, #0]
 800c596:	bf18      	it	ne
 800c598:	6059      	strne	r1, [r3, #4]
 800c59a:	6863      	ldr	r3, [r4, #4]
 800c59c:	bf08      	it	eq
 800c59e:	6031      	streq	r1, [r6, #0]
 800c5a0:	5162      	str	r2, [r4, r5]
 800c5a2:	604b      	str	r3, [r1, #4]
 800c5a4:	4638      	mov	r0, r7
 800c5a6:	f104 060b 	add.w	r6, r4, #11
 800c5aa:	f002 ff7b 	bl	800f4a4 <__malloc_unlock>
 800c5ae:	f026 0607 	bic.w	r6, r6, #7
 800c5b2:	1d23      	adds	r3, r4, #4
 800c5b4:	1af2      	subs	r2, r6, r3
 800c5b6:	d0b6      	beq.n	800c526 <_malloc_r+0x22>
 800c5b8:	1b9b      	subs	r3, r3, r6
 800c5ba:	50a3      	str	r3, [r4, r2]
 800c5bc:	e7b3      	b.n	800c526 <_malloc_r+0x22>
 800c5be:	6862      	ldr	r2, [r4, #4]
 800c5c0:	42a3      	cmp	r3, r4
 800c5c2:	bf0c      	ite	eq
 800c5c4:	6032      	streq	r2, [r6, #0]
 800c5c6:	605a      	strne	r2, [r3, #4]
 800c5c8:	e7ec      	b.n	800c5a4 <_malloc_r+0xa0>
 800c5ca:	4623      	mov	r3, r4
 800c5cc:	6864      	ldr	r4, [r4, #4]
 800c5ce:	e7b2      	b.n	800c536 <_malloc_r+0x32>
 800c5d0:	4634      	mov	r4, r6
 800c5d2:	6876      	ldr	r6, [r6, #4]
 800c5d4:	e7b9      	b.n	800c54a <_malloc_r+0x46>
 800c5d6:	230c      	movs	r3, #12
 800c5d8:	603b      	str	r3, [r7, #0]
 800c5da:	4638      	mov	r0, r7
 800c5dc:	f002 ff62 	bl	800f4a4 <__malloc_unlock>
 800c5e0:	e7a1      	b.n	800c526 <_malloc_r+0x22>
 800c5e2:	6025      	str	r5, [r4, #0]
 800c5e4:	e7de      	b.n	800c5a4 <_malloc_r+0xa0>
 800c5e6:	bf00      	nop
 800c5e8:	200021c4 	.word	0x200021c4

0800c5ec <__cvt>:
 800c5ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5f0:	ec55 4b10 	vmov	r4, r5, d0
 800c5f4:	2d00      	cmp	r5, #0
 800c5f6:	460e      	mov	r6, r1
 800c5f8:	4619      	mov	r1, r3
 800c5fa:	462b      	mov	r3, r5
 800c5fc:	bfbb      	ittet	lt
 800c5fe:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c602:	461d      	movlt	r5, r3
 800c604:	2300      	movge	r3, #0
 800c606:	232d      	movlt	r3, #45	; 0x2d
 800c608:	700b      	strb	r3, [r1, #0]
 800c60a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c60c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c610:	4691      	mov	r9, r2
 800c612:	f023 0820 	bic.w	r8, r3, #32
 800c616:	bfbc      	itt	lt
 800c618:	4622      	movlt	r2, r4
 800c61a:	4614      	movlt	r4, r2
 800c61c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c620:	d005      	beq.n	800c62e <__cvt+0x42>
 800c622:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c626:	d100      	bne.n	800c62a <__cvt+0x3e>
 800c628:	3601      	adds	r6, #1
 800c62a:	2102      	movs	r1, #2
 800c62c:	e000      	b.n	800c630 <__cvt+0x44>
 800c62e:	2103      	movs	r1, #3
 800c630:	ab03      	add	r3, sp, #12
 800c632:	9301      	str	r3, [sp, #4]
 800c634:	ab02      	add	r3, sp, #8
 800c636:	9300      	str	r3, [sp, #0]
 800c638:	ec45 4b10 	vmov	d0, r4, r5
 800c63c:	4653      	mov	r3, sl
 800c63e:	4632      	mov	r2, r6
 800c640:	f001 fdb6 	bl	800e1b0 <_dtoa_r>
 800c644:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c648:	4607      	mov	r7, r0
 800c64a:	d102      	bne.n	800c652 <__cvt+0x66>
 800c64c:	f019 0f01 	tst.w	r9, #1
 800c650:	d022      	beq.n	800c698 <__cvt+0xac>
 800c652:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c656:	eb07 0906 	add.w	r9, r7, r6
 800c65a:	d110      	bne.n	800c67e <__cvt+0x92>
 800c65c:	783b      	ldrb	r3, [r7, #0]
 800c65e:	2b30      	cmp	r3, #48	; 0x30
 800c660:	d10a      	bne.n	800c678 <__cvt+0x8c>
 800c662:	2200      	movs	r2, #0
 800c664:	2300      	movs	r3, #0
 800c666:	4620      	mov	r0, r4
 800c668:	4629      	mov	r1, r5
 800c66a:	f7f4 fa35 	bl	8000ad8 <__aeabi_dcmpeq>
 800c66e:	b918      	cbnz	r0, 800c678 <__cvt+0x8c>
 800c670:	f1c6 0601 	rsb	r6, r6, #1
 800c674:	f8ca 6000 	str.w	r6, [sl]
 800c678:	f8da 3000 	ldr.w	r3, [sl]
 800c67c:	4499      	add	r9, r3
 800c67e:	2200      	movs	r2, #0
 800c680:	2300      	movs	r3, #0
 800c682:	4620      	mov	r0, r4
 800c684:	4629      	mov	r1, r5
 800c686:	f7f4 fa27 	bl	8000ad8 <__aeabi_dcmpeq>
 800c68a:	b108      	cbz	r0, 800c690 <__cvt+0xa4>
 800c68c:	f8cd 900c 	str.w	r9, [sp, #12]
 800c690:	2230      	movs	r2, #48	; 0x30
 800c692:	9b03      	ldr	r3, [sp, #12]
 800c694:	454b      	cmp	r3, r9
 800c696:	d307      	bcc.n	800c6a8 <__cvt+0xbc>
 800c698:	9b03      	ldr	r3, [sp, #12]
 800c69a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c69c:	1bdb      	subs	r3, r3, r7
 800c69e:	4638      	mov	r0, r7
 800c6a0:	6013      	str	r3, [r2, #0]
 800c6a2:	b004      	add	sp, #16
 800c6a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6a8:	1c59      	adds	r1, r3, #1
 800c6aa:	9103      	str	r1, [sp, #12]
 800c6ac:	701a      	strb	r2, [r3, #0]
 800c6ae:	e7f0      	b.n	800c692 <__cvt+0xa6>

0800c6b0 <__exponent>:
 800c6b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	2900      	cmp	r1, #0
 800c6b6:	bfb8      	it	lt
 800c6b8:	4249      	neglt	r1, r1
 800c6ba:	f803 2b02 	strb.w	r2, [r3], #2
 800c6be:	bfb4      	ite	lt
 800c6c0:	222d      	movlt	r2, #45	; 0x2d
 800c6c2:	222b      	movge	r2, #43	; 0x2b
 800c6c4:	2909      	cmp	r1, #9
 800c6c6:	7042      	strb	r2, [r0, #1]
 800c6c8:	dd2a      	ble.n	800c720 <__exponent+0x70>
 800c6ca:	f10d 0407 	add.w	r4, sp, #7
 800c6ce:	46a4      	mov	ip, r4
 800c6d0:	270a      	movs	r7, #10
 800c6d2:	46a6      	mov	lr, r4
 800c6d4:	460a      	mov	r2, r1
 800c6d6:	fb91 f6f7 	sdiv	r6, r1, r7
 800c6da:	fb07 1516 	mls	r5, r7, r6, r1
 800c6de:	3530      	adds	r5, #48	; 0x30
 800c6e0:	2a63      	cmp	r2, #99	; 0x63
 800c6e2:	f104 34ff 	add.w	r4, r4, #4294967295
 800c6e6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c6ea:	4631      	mov	r1, r6
 800c6ec:	dcf1      	bgt.n	800c6d2 <__exponent+0x22>
 800c6ee:	3130      	adds	r1, #48	; 0x30
 800c6f0:	f1ae 0502 	sub.w	r5, lr, #2
 800c6f4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c6f8:	1c44      	adds	r4, r0, #1
 800c6fa:	4629      	mov	r1, r5
 800c6fc:	4561      	cmp	r1, ip
 800c6fe:	d30a      	bcc.n	800c716 <__exponent+0x66>
 800c700:	f10d 0209 	add.w	r2, sp, #9
 800c704:	eba2 020e 	sub.w	r2, r2, lr
 800c708:	4565      	cmp	r5, ip
 800c70a:	bf88      	it	hi
 800c70c:	2200      	movhi	r2, #0
 800c70e:	4413      	add	r3, r2
 800c710:	1a18      	subs	r0, r3, r0
 800c712:	b003      	add	sp, #12
 800c714:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c716:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c71a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c71e:	e7ed      	b.n	800c6fc <__exponent+0x4c>
 800c720:	2330      	movs	r3, #48	; 0x30
 800c722:	3130      	adds	r1, #48	; 0x30
 800c724:	7083      	strb	r3, [r0, #2]
 800c726:	70c1      	strb	r1, [r0, #3]
 800c728:	1d03      	adds	r3, r0, #4
 800c72a:	e7f1      	b.n	800c710 <__exponent+0x60>

0800c72c <_printf_float>:
 800c72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c730:	ed2d 8b02 	vpush	{d8}
 800c734:	b08d      	sub	sp, #52	; 0x34
 800c736:	460c      	mov	r4, r1
 800c738:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c73c:	4616      	mov	r6, r2
 800c73e:	461f      	mov	r7, r3
 800c740:	4605      	mov	r5, r0
 800c742:	f002 fe93 	bl	800f46c <_localeconv_r>
 800c746:	f8d0 a000 	ldr.w	sl, [r0]
 800c74a:	4650      	mov	r0, sl
 800c74c:	f7f3 fd48 	bl	80001e0 <strlen>
 800c750:	2300      	movs	r3, #0
 800c752:	930a      	str	r3, [sp, #40]	; 0x28
 800c754:	6823      	ldr	r3, [r4, #0]
 800c756:	9305      	str	r3, [sp, #20]
 800c758:	f8d8 3000 	ldr.w	r3, [r8]
 800c75c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c760:	3307      	adds	r3, #7
 800c762:	f023 0307 	bic.w	r3, r3, #7
 800c766:	f103 0208 	add.w	r2, r3, #8
 800c76a:	f8c8 2000 	str.w	r2, [r8]
 800c76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c772:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c776:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c77a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c77e:	9307      	str	r3, [sp, #28]
 800c780:	f8cd 8018 	str.w	r8, [sp, #24]
 800c784:	ee08 0a10 	vmov	s16, r0
 800c788:	4b9f      	ldr	r3, [pc, #636]	; (800ca08 <_printf_float+0x2dc>)
 800c78a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c78e:	f04f 32ff 	mov.w	r2, #4294967295
 800c792:	f7f4 f9d3 	bl	8000b3c <__aeabi_dcmpun>
 800c796:	bb88      	cbnz	r0, 800c7fc <_printf_float+0xd0>
 800c798:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c79c:	4b9a      	ldr	r3, [pc, #616]	; (800ca08 <_printf_float+0x2dc>)
 800c79e:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a2:	f7f4 f9ad 	bl	8000b00 <__aeabi_dcmple>
 800c7a6:	bb48      	cbnz	r0, 800c7fc <_printf_float+0xd0>
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	4640      	mov	r0, r8
 800c7ae:	4649      	mov	r1, r9
 800c7b0:	f7f4 f99c 	bl	8000aec <__aeabi_dcmplt>
 800c7b4:	b110      	cbz	r0, 800c7bc <_printf_float+0x90>
 800c7b6:	232d      	movs	r3, #45	; 0x2d
 800c7b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c7bc:	4b93      	ldr	r3, [pc, #588]	; (800ca0c <_printf_float+0x2e0>)
 800c7be:	4894      	ldr	r0, [pc, #592]	; (800ca10 <_printf_float+0x2e4>)
 800c7c0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c7c4:	bf94      	ite	ls
 800c7c6:	4698      	movls	r8, r3
 800c7c8:	4680      	movhi	r8, r0
 800c7ca:	2303      	movs	r3, #3
 800c7cc:	6123      	str	r3, [r4, #16]
 800c7ce:	9b05      	ldr	r3, [sp, #20]
 800c7d0:	f023 0204 	bic.w	r2, r3, #4
 800c7d4:	6022      	str	r2, [r4, #0]
 800c7d6:	f04f 0900 	mov.w	r9, #0
 800c7da:	9700      	str	r7, [sp, #0]
 800c7dc:	4633      	mov	r3, r6
 800c7de:	aa0b      	add	r2, sp, #44	; 0x2c
 800c7e0:	4621      	mov	r1, r4
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	f000 f9d8 	bl	800cb98 <_printf_common>
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	f040 8090 	bne.w	800c90e <_printf_float+0x1e2>
 800c7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f2:	b00d      	add	sp, #52	; 0x34
 800c7f4:	ecbd 8b02 	vpop	{d8}
 800c7f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7fc:	4642      	mov	r2, r8
 800c7fe:	464b      	mov	r3, r9
 800c800:	4640      	mov	r0, r8
 800c802:	4649      	mov	r1, r9
 800c804:	f7f4 f99a 	bl	8000b3c <__aeabi_dcmpun>
 800c808:	b140      	cbz	r0, 800c81c <_printf_float+0xf0>
 800c80a:	464b      	mov	r3, r9
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	bfbc      	itt	lt
 800c810:	232d      	movlt	r3, #45	; 0x2d
 800c812:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c816:	487f      	ldr	r0, [pc, #508]	; (800ca14 <_printf_float+0x2e8>)
 800c818:	4b7f      	ldr	r3, [pc, #508]	; (800ca18 <_printf_float+0x2ec>)
 800c81a:	e7d1      	b.n	800c7c0 <_printf_float+0x94>
 800c81c:	6863      	ldr	r3, [r4, #4]
 800c81e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c822:	9206      	str	r2, [sp, #24]
 800c824:	1c5a      	adds	r2, r3, #1
 800c826:	d13f      	bne.n	800c8a8 <_printf_float+0x17c>
 800c828:	2306      	movs	r3, #6
 800c82a:	6063      	str	r3, [r4, #4]
 800c82c:	9b05      	ldr	r3, [sp, #20]
 800c82e:	6861      	ldr	r1, [r4, #4]
 800c830:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c834:	2300      	movs	r3, #0
 800c836:	9303      	str	r3, [sp, #12]
 800c838:	ab0a      	add	r3, sp, #40	; 0x28
 800c83a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c83e:	ab09      	add	r3, sp, #36	; 0x24
 800c840:	ec49 8b10 	vmov	d0, r8, r9
 800c844:	9300      	str	r3, [sp, #0]
 800c846:	6022      	str	r2, [r4, #0]
 800c848:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c84c:	4628      	mov	r0, r5
 800c84e:	f7ff fecd 	bl	800c5ec <__cvt>
 800c852:	9b06      	ldr	r3, [sp, #24]
 800c854:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c856:	2b47      	cmp	r3, #71	; 0x47
 800c858:	4680      	mov	r8, r0
 800c85a:	d108      	bne.n	800c86e <_printf_float+0x142>
 800c85c:	1cc8      	adds	r0, r1, #3
 800c85e:	db02      	blt.n	800c866 <_printf_float+0x13a>
 800c860:	6863      	ldr	r3, [r4, #4]
 800c862:	4299      	cmp	r1, r3
 800c864:	dd41      	ble.n	800c8ea <_printf_float+0x1be>
 800c866:	f1ab 0b02 	sub.w	fp, fp, #2
 800c86a:	fa5f fb8b 	uxtb.w	fp, fp
 800c86e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c872:	d820      	bhi.n	800c8b6 <_printf_float+0x18a>
 800c874:	3901      	subs	r1, #1
 800c876:	465a      	mov	r2, fp
 800c878:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c87c:	9109      	str	r1, [sp, #36]	; 0x24
 800c87e:	f7ff ff17 	bl	800c6b0 <__exponent>
 800c882:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c884:	1813      	adds	r3, r2, r0
 800c886:	2a01      	cmp	r2, #1
 800c888:	4681      	mov	r9, r0
 800c88a:	6123      	str	r3, [r4, #16]
 800c88c:	dc02      	bgt.n	800c894 <_printf_float+0x168>
 800c88e:	6822      	ldr	r2, [r4, #0]
 800c890:	07d2      	lsls	r2, r2, #31
 800c892:	d501      	bpl.n	800c898 <_printf_float+0x16c>
 800c894:	3301      	adds	r3, #1
 800c896:	6123      	str	r3, [r4, #16]
 800c898:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d09c      	beq.n	800c7da <_printf_float+0xae>
 800c8a0:	232d      	movs	r3, #45	; 0x2d
 800c8a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8a6:	e798      	b.n	800c7da <_printf_float+0xae>
 800c8a8:	9a06      	ldr	r2, [sp, #24]
 800c8aa:	2a47      	cmp	r2, #71	; 0x47
 800c8ac:	d1be      	bne.n	800c82c <_printf_float+0x100>
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d1bc      	bne.n	800c82c <_printf_float+0x100>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	e7b9      	b.n	800c82a <_printf_float+0xfe>
 800c8b6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c8ba:	d118      	bne.n	800c8ee <_printf_float+0x1c2>
 800c8bc:	2900      	cmp	r1, #0
 800c8be:	6863      	ldr	r3, [r4, #4]
 800c8c0:	dd0b      	ble.n	800c8da <_printf_float+0x1ae>
 800c8c2:	6121      	str	r1, [r4, #16]
 800c8c4:	b913      	cbnz	r3, 800c8cc <_printf_float+0x1a0>
 800c8c6:	6822      	ldr	r2, [r4, #0]
 800c8c8:	07d0      	lsls	r0, r2, #31
 800c8ca:	d502      	bpl.n	800c8d2 <_printf_float+0x1a6>
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	440b      	add	r3, r1
 800c8d0:	6123      	str	r3, [r4, #16]
 800c8d2:	65a1      	str	r1, [r4, #88]	; 0x58
 800c8d4:	f04f 0900 	mov.w	r9, #0
 800c8d8:	e7de      	b.n	800c898 <_printf_float+0x16c>
 800c8da:	b913      	cbnz	r3, 800c8e2 <_printf_float+0x1b6>
 800c8dc:	6822      	ldr	r2, [r4, #0]
 800c8de:	07d2      	lsls	r2, r2, #31
 800c8e0:	d501      	bpl.n	800c8e6 <_printf_float+0x1ba>
 800c8e2:	3302      	adds	r3, #2
 800c8e4:	e7f4      	b.n	800c8d0 <_printf_float+0x1a4>
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	e7f2      	b.n	800c8d0 <_printf_float+0x1a4>
 800c8ea:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c8ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8f0:	4299      	cmp	r1, r3
 800c8f2:	db05      	blt.n	800c900 <_printf_float+0x1d4>
 800c8f4:	6823      	ldr	r3, [r4, #0]
 800c8f6:	6121      	str	r1, [r4, #16]
 800c8f8:	07d8      	lsls	r0, r3, #31
 800c8fa:	d5ea      	bpl.n	800c8d2 <_printf_float+0x1a6>
 800c8fc:	1c4b      	adds	r3, r1, #1
 800c8fe:	e7e7      	b.n	800c8d0 <_printf_float+0x1a4>
 800c900:	2900      	cmp	r1, #0
 800c902:	bfd4      	ite	le
 800c904:	f1c1 0202 	rsble	r2, r1, #2
 800c908:	2201      	movgt	r2, #1
 800c90a:	4413      	add	r3, r2
 800c90c:	e7e0      	b.n	800c8d0 <_printf_float+0x1a4>
 800c90e:	6823      	ldr	r3, [r4, #0]
 800c910:	055a      	lsls	r2, r3, #21
 800c912:	d407      	bmi.n	800c924 <_printf_float+0x1f8>
 800c914:	6923      	ldr	r3, [r4, #16]
 800c916:	4642      	mov	r2, r8
 800c918:	4631      	mov	r1, r6
 800c91a:	4628      	mov	r0, r5
 800c91c:	47b8      	blx	r7
 800c91e:	3001      	adds	r0, #1
 800c920:	d12c      	bne.n	800c97c <_printf_float+0x250>
 800c922:	e764      	b.n	800c7ee <_printf_float+0xc2>
 800c924:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c928:	f240 80e0 	bls.w	800caec <_printf_float+0x3c0>
 800c92c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c930:	2200      	movs	r2, #0
 800c932:	2300      	movs	r3, #0
 800c934:	f7f4 f8d0 	bl	8000ad8 <__aeabi_dcmpeq>
 800c938:	2800      	cmp	r0, #0
 800c93a:	d034      	beq.n	800c9a6 <_printf_float+0x27a>
 800c93c:	4a37      	ldr	r2, [pc, #220]	; (800ca1c <_printf_float+0x2f0>)
 800c93e:	2301      	movs	r3, #1
 800c940:	4631      	mov	r1, r6
 800c942:	4628      	mov	r0, r5
 800c944:	47b8      	blx	r7
 800c946:	3001      	adds	r0, #1
 800c948:	f43f af51 	beq.w	800c7ee <_printf_float+0xc2>
 800c94c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c950:	429a      	cmp	r2, r3
 800c952:	db02      	blt.n	800c95a <_printf_float+0x22e>
 800c954:	6823      	ldr	r3, [r4, #0]
 800c956:	07d8      	lsls	r0, r3, #31
 800c958:	d510      	bpl.n	800c97c <_printf_float+0x250>
 800c95a:	ee18 3a10 	vmov	r3, s16
 800c95e:	4652      	mov	r2, sl
 800c960:	4631      	mov	r1, r6
 800c962:	4628      	mov	r0, r5
 800c964:	47b8      	blx	r7
 800c966:	3001      	adds	r0, #1
 800c968:	f43f af41 	beq.w	800c7ee <_printf_float+0xc2>
 800c96c:	f04f 0800 	mov.w	r8, #0
 800c970:	f104 091a 	add.w	r9, r4, #26
 800c974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c976:	3b01      	subs	r3, #1
 800c978:	4543      	cmp	r3, r8
 800c97a:	dc09      	bgt.n	800c990 <_printf_float+0x264>
 800c97c:	6823      	ldr	r3, [r4, #0]
 800c97e:	079b      	lsls	r3, r3, #30
 800c980:	f100 8105 	bmi.w	800cb8e <_printf_float+0x462>
 800c984:	68e0      	ldr	r0, [r4, #12]
 800c986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c988:	4298      	cmp	r0, r3
 800c98a:	bfb8      	it	lt
 800c98c:	4618      	movlt	r0, r3
 800c98e:	e730      	b.n	800c7f2 <_printf_float+0xc6>
 800c990:	2301      	movs	r3, #1
 800c992:	464a      	mov	r2, r9
 800c994:	4631      	mov	r1, r6
 800c996:	4628      	mov	r0, r5
 800c998:	47b8      	blx	r7
 800c99a:	3001      	adds	r0, #1
 800c99c:	f43f af27 	beq.w	800c7ee <_printf_float+0xc2>
 800c9a0:	f108 0801 	add.w	r8, r8, #1
 800c9a4:	e7e6      	b.n	800c974 <_printf_float+0x248>
 800c9a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	dc39      	bgt.n	800ca20 <_printf_float+0x2f4>
 800c9ac:	4a1b      	ldr	r2, [pc, #108]	; (800ca1c <_printf_float+0x2f0>)
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	4631      	mov	r1, r6
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	47b8      	blx	r7
 800c9b6:	3001      	adds	r0, #1
 800c9b8:	f43f af19 	beq.w	800c7ee <_printf_float+0xc2>
 800c9bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c9c0:	4313      	orrs	r3, r2
 800c9c2:	d102      	bne.n	800c9ca <_printf_float+0x29e>
 800c9c4:	6823      	ldr	r3, [r4, #0]
 800c9c6:	07d9      	lsls	r1, r3, #31
 800c9c8:	d5d8      	bpl.n	800c97c <_printf_float+0x250>
 800c9ca:	ee18 3a10 	vmov	r3, s16
 800c9ce:	4652      	mov	r2, sl
 800c9d0:	4631      	mov	r1, r6
 800c9d2:	4628      	mov	r0, r5
 800c9d4:	47b8      	blx	r7
 800c9d6:	3001      	adds	r0, #1
 800c9d8:	f43f af09 	beq.w	800c7ee <_printf_float+0xc2>
 800c9dc:	f04f 0900 	mov.w	r9, #0
 800c9e0:	f104 0a1a 	add.w	sl, r4, #26
 800c9e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9e6:	425b      	negs	r3, r3
 800c9e8:	454b      	cmp	r3, r9
 800c9ea:	dc01      	bgt.n	800c9f0 <_printf_float+0x2c4>
 800c9ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9ee:	e792      	b.n	800c916 <_printf_float+0x1ea>
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	4652      	mov	r2, sl
 800c9f4:	4631      	mov	r1, r6
 800c9f6:	4628      	mov	r0, r5
 800c9f8:	47b8      	blx	r7
 800c9fa:	3001      	adds	r0, #1
 800c9fc:	f43f aef7 	beq.w	800c7ee <_printf_float+0xc2>
 800ca00:	f109 0901 	add.w	r9, r9, #1
 800ca04:	e7ee      	b.n	800c9e4 <_printf_float+0x2b8>
 800ca06:	bf00      	nop
 800ca08:	7fefffff 	.word	0x7fefffff
 800ca0c:	080147f4 	.word	0x080147f4
 800ca10:	080147f8 	.word	0x080147f8
 800ca14:	08014800 	.word	0x08014800
 800ca18:	080147fc 	.word	0x080147fc
 800ca1c:	08014804 	.word	0x08014804
 800ca20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ca24:	429a      	cmp	r2, r3
 800ca26:	bfa8      	it	ge
 800ca28:	461a      	movge	r2, r3
 800ca2a:	2a00      	cmp	r2, #0
 800ca2c:	4691      	mov	r9, r2
 800ca2e:	dc37      	bgt.n	800caa0 <_printf_float+0x374>
 800ca30:	f04f 0b00 	mov.w	fp, #0
 800ca34:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca38:	f104 021a 	add.w	r2, r4, #26
 800ca3c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ca3e:	9305      	str	r3, [sp, #20]
 800ca40:	eba3 0309 	sub.w	r3, r3, r9
 800ca44:	455b      	cmp	r3, fp
 800ca46:	dc33      	bgt.n	800cab0 <_printf_float+0x384>
 800ca48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	db3b      	blt.n	800cac8 <_printf_float+0x39c>
 800ca50:	6823      	ldr	r3, [r4, #0]
 800ca52:	07da      	lsls	r2, r3, #31
 800ca54:	d438      	bmi.n	800cac8 <_printf_float+0x39c>
 800ca56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca58:	9a05      	ldr	r2, [sp, #20]
 800ca5a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca5c:	1a9a      	subs	r2, r3, r2
 800ca5e:	eba3 0901 	sub.w	r9, r3, r1
 800ca62:	4591      	cmp	r9, r2
 800ca64:	bfa8      	it	ge
 800ca66:	4691      	movge	r9, r2
 800ca68:	f1b9 0f00 	cmp.w	r9, #0
 800ca6c:	dc35      	bgt.n	800cada <_printf_float+0x3ae>
 800ca6e:	f04f 0800 	mov.w	r8, #0
 800ca72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca76:	f104 0a1a 	add.w	sl, r4, #26
 800ca7a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ca7e:	1a9b      	subs	r3, r3, r2
 800ca80:	eba3 0309 	sub.w	r3, r3, r9
 800ca84:	4543      	cmp	r3, r8
 800ca86:	f77f af79 	ble.w	800c97c <_printf_float+0x250>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	4652      	mov	r2, sl
 800ca8e:	4631      	mov	r1, r6
 800ca90:	4628      	mov	r0, r5
 800ca92:	47b8      	blx	r7
 800ca94:	3001      	adds	r0, #1
 800ca96:	f43f aeaa 	beq.w	800c7ee <_printf_float+0xc2>
 800ca9a:	f108 0801 	add.w	r8, r8, #1
 800ca9e:	e7ec      	b.n	800ca7a <_printf_float+0x34e>
 800caa0:	4613      	mov	r3, r2
 800caa2:	4631      	mov	r1, r6
 800caa4:	4642      	mov	r2, r8
 800caa6:	4628      	mov	r0, r5
 800caa8:	47b8      	blx	r7
 800caaa:	3001      	adds	r0, #1
 800caac:	d1c0      	bne.n	800ca30 <_printf_float+0x304>
 800caae:	e69e      	b.n	800c7ee <_printf_float+0xc2>
 800cab0:	2301      	movs	r3, #1
 800cab2:	4631      	mov	r1, r6
 800cab4:	4628      	mov	r0, r5
 800cab6:	9205      	str	r2, [sp, #20]
 800cab8:	47b8      	blx	r7
 800caba:	3001      	adds	r0, #1
 800cabc:	f43f ae97 	beq.w	800c7ee <_printf_float+0xc2>
 800cac0:	9a05      	ldr	r2, [sp, #20]
 800cac2:	f10b 0b01 	add.w	fp, fp, #1
 800cac6:	e7b9      	b.n	800ca3c <_printf_float+0x310>
 800cac8:	ee18 3a10 	vmov	r3, s16
 800cacc:	4652      	mov	r2, sl
 800cace:	4631      	mov	r1, r6
 800cad0:	4628      	mov	r0, r5
 800cad2:	47b8      	blx	r7
 800cad4:	3001      	adds	r0, #1
 800cad6:	d1be      	bne.n	800ca56 <_printf_float+0x32a>
 800cad8:	e689      	b.n	800c7ee <_printf_float+0xc2>
 800cada:	9a05      	ldr	r2, [sp, #20]
 800cadc:	464b      	mov	r3, r9
 800cade:	4442      	add	r2, r8
 800cae0:	4631      	mov	r1, r6
 800cae2:	4628      	mov	r0, r5
 800cae4:	47b8      	blx	r7
 800cae6:	3001      	adds	r0, #1
 800cae8:	d1c1      	bne.n	800ca6e <_printf_float+0x342>
 800caea:	e680      	b.n	800c7ee <_printf_float+0xc2>
 800caec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800caee:	2a01      	cmp	r2, #1
 800caf0:	dc01      	bgt.n	800caf6 <_printf_float+0x3ca>
 800caf2:	07db      	lsls	r3, r3, #31
 800caf4:	d538      	bpl.n	800cb68 <_printf_float+0x43c>
 800caf6:	2301      	movs	r3, #1
 800caf8:	4642      	mov	r2, r8
 800cafa:	4631      	mov	r1, r6
 800cafc:	4628      	mov	r0, r5
 800cafe:	47b8      	blx	r7
 800cb00:	3001      	adds	r0, #1
 800cb02:	f43f ae74 	beq.w	800c7ee <_printf_float+0xc2>
 800cb06:	ee18 3a10 	vmov	r3, s16
 800cb0a:	4652      	mov	r2, sl
 800cb0c:	4631      	mov	r1, r6
 800cb0e:	4628      	mov	r0, r5
 800cb10:	47b8      	blx	r7
 800cb12:	3001      	adds	r0, #1
 800cb14:	f43f ae6b 	beq.w	800c7ee <_printf_float+0xc2>
 800cb18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	2300      	movs	r3, #0
 800cb20:	f7f3 ffda 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb24:	b9d8      	cbnz	r0, 800cb5e <_printf_float+0x432>
 800cb26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb28:	f108 0201 	add.w	r2, r8, #1
 800cb2c:	3b01      	subs	r3, #1
 800cb2e:	4631      	mov	r1, r6
 800cb30:	4628      	mov	r0, r5
 800cb32:	47b8      	blx	r7
 800cb34:	3001      	adds	r0, #1
 800cb36:	d10e      	bne.n	800cb56 <_printf_float+0x42a>
 800cb38:	e659      	b.n	800c7ee <_printf_float+0xc2>
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	4652      	mov	r2, sl
 800cb3e:	4631      	mov	r1, r6
 800cb40:	4628      	mov	r0, r5
 800cb42:	47b8      	blx	r7
 800cb44:	3001      	adds	r0, #1
 800cb46:	f43f ae52 	beq.w	800c7ee <_printf_float+0xc2>
 800cb4a:	f108 0801 	add.w	r8, r8, #1
 800cb4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb50:	3b01      	subs	r3, #1
 800cb52:	4543      	cmp	r3, r8
 800cb54:	dcf1      	bgt.n	800cb3a <_printf_float+0x40e>
 800cb56:	464b      	mov	r3, r9
 800cb58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800cb5c:	e6dc      	b.n	800c918 <_printf_float+0x1ec>
 800cb5e:	f04f 0800 	mov.w	r8, #0
 800cb62:	f104 0a1a 	add.w	sl, r4, #26
 800cb66:	e7f2      	b.n	800cb4e <_printf_float+0x422>
 800cb68:	2301      	movs	r3, #1
 800cb6a:	4642      	mov	r2, r8
 800cb6c:	e7df      	b.n	800cb2e <_printf_float+0x402>
 800cb6e:	2301      	movs	r3, #1
 800cb70:	464a      	mov	r2, r9
 800cb72:	4631      	mov	r1, r6
 800cb74:	4628      	mov	r0, r5
 800cb76:	47b8      	blx	r7
 800cb78:	3001      	adds	r0, #1
 800cb7a:	f43f ae38 	beq.w	800c7ee <_printf_float+0xc2>
 800cb7e:	f108 0801 	add.w	r8, r8, #1
 800cb82:	68e3      	ldr	r3, [r4, #12]
 800cb84:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800cb86:	1a5b      	subs	r3, r3, r1
 800cb88:	4543      	cmp	r3, r8
 800cb8a:	dcf0      	bgt.n	800cb6e <_printf_float+0x442>
 800cb8c:	e6fa      	b.n	800c984 <_printf_float+0x258>
 800cb8e:	f04f 0800 	mov.w	r8, #0
 800cb92:	f104 0919 	add.w	r9, r4, #25
 800cb96:	e7f4      	b.n	800cb82 <_printf_float+0x456>

0800cb98 <_printf_common>:
 800cb98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb9c:	4616      	mov	r6, r2
 800cb9e:	4699      	mov	r9, r3
 800cba0:	688a      	ldr	r2, [r1, #8]
 800cba2:	690b      	ldr	r3, [r1, #16]
 800cba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	bfb8      	it	lt
 800cbac:	4613      	movlt	r3, r2
 800cbae:	6033      	str	r3, [r6, #0]
 800cbb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cbb4:	4607      	mov	r7, r0
 800cbb6:	460c      	mov	r4, r1
 800cbb8:	b10a      	cbz	r2, 800cbbe <_printf_common+0x26>
 800cbba:	3301      	adds	r3, #1
 800cbbc:	6033      	str	r3, [r6, #0]
 800cbbe:	6823      	ldr	r3, [r4, #0]
 800cbc0:	0699      	lsls	r1, r3, #26
 800cbc2:	bf42      	ittt	mi
 800cbc4:	6833      	ldrmi	r3, [r6, #0]
 800cbc6:	3302      	addmi	r3, #2
 800cbc8:	6033      	strmi	r3, [r6, #0]
 800cbca:	6825      	ldr	r5, [r4, #0]
 800cbcc:	f015 0506 	ands.w	r5, r5, #6
 800cbd0:	d106      	bne.n	800cbe0 <_printf_common+0x48>
 800cbd2:	f104 0a19 	add.w	sl, r4, #25
 800cbd6:	68e3      	ldr	r3, [r4, #12]
 800cbd8:	6832      	ldr	r2, [r6, #0]
 800cbda:	1a9b      	subs	r3, r3, r2
 800cbdc:	42ab      	cmp	r3, r5
 800cbde:	dc26      	bgt.n	800cc2e <_printf_common+0x96>
 800cbe0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cbe4:	1e13      	subs	r3, r2, #0
 800cbe6:	6822      	ldr	r2, [r4, #0]
 800cbe8:	bf18      	it	ne
 800cbea:	2301      	movne	r3, #1
 800cbec:	0692      	lsls	r2, r2, #26
 800cbee:	d42b      	bmi.n	800cc48 <_printf_common+0xb0>
 800cbf0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cbf4:	4649      	mov	r1, r9
 800cbf6:	4638      	mov	r0, r7
 800cbf8:	47c0      	blx	r8
 800cbfa:	3001      	adds	r0, #1
 800cbfc:	d01e      	beq.n	800cc3c <_printf_common+0xa4>
 800cbfe:	6823      	ldr	r3, [r4, #0]
 800cc00:	68e5      	ldr	r5, [r4, #12]
 800cc02:	6832      	ldr	r2, [r6, #0]
 800cc04:	f003 0306 	and.w	r3, r3, #6
 800cc08:	2b04      	cmp	r3, #4
 800cc0a:	bf08      	it	eq
 800cc0c:	1aad      	subeq	r5, r5, r2
 800cc0e:	68a3      	ldr	r3, [r4, #8]
 800cc10:	6922      	ldr	r2, [r4, #16]
 800cc12:	bf0c      	ite	eq
 800cc14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cc18:	2500      	movne	r5, #0
 800cc1a:	4293      	cmp	r3, r2
 800cc1c:	bfc4      	itt	gt
 800cc1e:	1a9b      	subgt	r3, r3, r2
 800cc20:	18ed      	addgt	r5, r5, r3
 800cc22:	2600      	movs	r6, #0
 800cc24:	341a      	adds	r4, #26
 800cc26:	42b5      	cmp	r5, r6
 800cc28:	d11a      	bne.n	800cc60 <_printf_common+0xc8>
 800cc2a:	2000      	movs	r0, #0
 800cc2c:	e008      	b.n	800cc40 <_printf_common+0xa8>
 800cc2e:	2301      	movs	r3, #1
 800cc30:	4652      	mov	r2, sl
 800cc32:	4649      	mov	r1, r9
 800cc34:	4638      	mov	r0, r7
 800cc36:	47c0      	blx	r8
 800cc38:	3001      	adds	r0, #1
 800cc3a:	d103      	bne.n	800cc44 <_printf_common+0xac>
 800cc3c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc44:	3501      	adds	r5, #1
 800cc46:	e7c6      	b.n	800cbd6 <_printf_common+0x3e>
 800cc48:	18e1      	adds	r1, r4, r3
 800cc4a:	1c5a      	adds	r2, r3, #1
 800cc4c:	2030      	movs	r0, #48	; 0x30
 800cc4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cc52:	4422      	add	r2, r4
 800cc54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cc58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cc5c:	3302      	adds	r3, #2
 800cc5e:	e7c7      	b.n	800cbf0 <_printf_common+0x58>
 800cc60:	2301      	movs	r3, #1
 800cc62:	4622      	mov	r2, r4
 800cc64:	4649      	mov	r1, r9
 800cc66:	4638      	mov	r0, r7
 800cc68:	47c0      	blx	r8
 800cc6a:	3001      	adds	r0, #1
 800cc6c:	d0e6      	beq.n	800cc3c <_printf_common+0xa4>
 800cc6e:	3601      	adds	r6, #1
 800cc70:	e7d9      	b.n	800cc26 <_printf_common+0x8e>
	...

0800cc74 <_printf_i>:
 800cc74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc78:	7e0f      	ldrb	r7, [r1, #24]
 800cc7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cc7c:	2f78      	cmp	r7, #120	; 0x78
 800cc7e:	4691      	mov	r9, r2
 800cc80:	4680      	mov	r8, r0
 800cc82:	460c      	mov	r4, r1
 800cc84:	469a      	mov	sl, r3
 800cc86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800cc8a:	d807      	bhi.n	800cc9c <_printf_i+0x28>
 800cc8c:	2f62      	cmp	r7, #98	; 0x62
 800cc8e:	d80a      	bhi.n	800cca6 <_printf_i+0x32>
 800cc90:	2f00      	cmp	r7, #0
 800cc92:	f000 80d8 	beq.w	800ce46 <_printf_i+0x1d2>
 800cc96:	2f58      	cmp	r7, #88	; 0x58
 800cc98:	f000 80a3 	beq.w	800cde2 <_printf_i+0x16e>
 800cc9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cca0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cca4:	e03a      	b.n	800cd1c <_printf_i+0xa8>
 800cca6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ccaa:	2b15      	cmp	r3, #21
 800ccac:	d8f6      	bhi.n	800cc9c <_printf_i+0x28>
 800ccae:	a101      	add	r1, pc, #4	; (adr r1, 800ccb4 <_printf_i+0x40>)
 800ccb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ccb4:	0800cd0d 	.word	0x0800cd0d
 800ccb8:	0800cd21 	.word	0x0800cd21
 800ccbc:	0800cc9d 	.word	0x0800cc9d
 800ccc0:	0800cc9d 	.word	0x0800cc9d
 800ccc4:	0800cc9d 	.word	0x0800cc9d
 800ccc8:	0800cc9d 	.word	0x0800cc9d
 800cccc:	0800cd21 	.word	0x0800cd21
 800ccd0:	0800cc9d 	.word	0x0800cc9d
 800ccd4:	0800cc9d 	.word	0x0800cc9d
 800ccd8:	0800cc9d 	.word	0x0800cc9d
 800ccdc:	0800cc9d 	.word	0x0800cc9d
 800cce0:	0800ce2d 	.word	0x0800ce2d
 800cce4:	0800cd51 	.word	0x0800cd51
 800cce8:	0800ce0f 	.word	0x0800ce0f
 800ccec:	0800cc9d 	.word	0x0800cc9d
 800ccf0:	0800cc9d 	.word	0x0800cc9d
 800ccf4:	0800ce4f 	.word	0x0800ce4f
 800ccf8:	0800cc9d 	.word	0x0800cc9d
 800ccfc:	0800cd51 	.word	0x0800cd51
 800cd00:	0800cc9d 	.word	0x0800cc9d
 800cd04:	0800cc9d 	.word	0x0800cc9d
 800cd08:	0800ce17 	.word	0x0800ce17
 800cd0c:	682b      	ldr	r3, [r5, #0]
 800cd0e:	1d1a      	adds	r2, r3, #4
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	602a      	str	r2, [r5, #0]
 800cd14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800cd18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cd1c:	2301      	movs	r3, #1
 800cd1e:	e0a3      	b.n	800ce68 <_printf_i+0x1f4>
 800cd20:	6820      	ldr	r0, [r4, #0]
 800cd22:	6829      	ldr	r1, [r5, #0]
 800cd24:	0606      	lsls	r6, r0, #24
 800cd26:	f101 0304 	add.w	r3, r1, #4
 800cd2a:	d50a      	bpl.n	800cd42 <_printf_i+0xce>
 800cd2c:	680e      	ldr	r6, [r1, #0]
 800cd2e:	602b      	str	r3, [r5, #0]
 800cd30:	2e00      	cmp	r6, #0
 800cd32:	da03      	bge.n	800cd3c <_printf_i+0xc8>
 800cd34:	232d      	movs	r3, #45	; 0x2d
 800cd36:	4276      	negs	r6, r6
 800cd38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cd3c:	485e      	ldr	r0, [pc, #376]	; (800ceb8 <_printf_i+0x244>)
 800cd3e:	230a      	movs	r3, #10
 800cd40:	e019      	b.n	800cd76 <_printf_i+0x102>
 800cd42:	680e      	ldr	r6, [r1, #0]
 800cd44:	602b      	str	r3, [r5, #0]
 800cd46:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cd4a:	bf18      	it	ne
 800cd4c:	b236      	sxthne	r6, r6
 800cd4e:	e7ef      	b.n	800cd30 <_printf_i+0xbc>
 800cd50:	682b      	ldr	r3, [r5, #0]
 800cd52:	6820      	ldr	r0, [r4, #0]
 800cd54:	1d19      	adds	r1, r3, #4
 800cd56:	6029      	str	r1, [r5, #0]
 800cd58:	0601      	lsls	r1, r0, #24
 800cd5a:	d501      	bpl.n	800cd60 <_printf_i+0xec>
 800cd5c:	681e      	ldr	r6, [r3, #0]
 800cd5e:	e002      	b.n	800cd66 <_printf_i+0xf2>
 800cd60:	0646      	lsls	r6, r0, #25
 800cd62:	d5fb      	bpl.n	800cd5c <_printf_i+0xe8>
 800cd64:	881e      	ldrh	r6, [r3, #0]
 800cd66:	4854      	ldr	r0, [pc, #336]	; (800ceb8 <_printf_i+0x244>)
 800cd68:	2f6f      	cmp	r7, #111	; 0x6f
 800cd6a:	bf0c      	ite	eq
 800cd6c:	2308      	moveq	r3, #8
 800cd6e:	230a      	movne	r3, #10
 800cd70:	2100      	movs	r1, #0
 800cd72:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cd76:	6865      	ldr	r5, [r4, #4]
 800cd78:	60a5      	str	r5, [r4, #8]
 800cd7a:	2d00      	cmp	r5, #0
 800cd7c:	bfa2      	ittt	ge
 800cd7e:	6821      	ldrge	r1, [r4, #0]
 800cd80:	f021 0104 	bicge.w	r1, r1, #4
 800cd84:	6021      	strge	r1, [r4, #0]
 800cd86:	b90e      	cbnz	r6, 800cd8c <_printf_i+0x118>
 800cd88:	2d00      	cmp	r5, #0
 800cd8a:	d04d      	beq.n	800ce28 <_printf_i+0x1b4>
 800cd8c:	4615      	mov	r5, r2
 800cd8e:	fbb6 f1f3 	udiv	r1, r6, r3
 800cd92:	fb03 6711 	mls	r7, r3, r1, r6
 800cd96:	5dc7      	ldrb	r7, [r0, r7]
 800cd98:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cd9c:	4637      	mov	r7, r6
 800cd9e:	42bb      	cmp	r3, r7
 800cda0:	460e      	mov	r6, r1
 800cda2:	d9f4      	bls.n	800cd8e <_printf_i+0x11a>
 800cda4:	2b08      	cmp	r3, #8
 800cda6:	d10b      	bne.n	800cdc0 <_printf_i+0x14c>
 800cda8:	6823      	ldr	r3, [r4, #0]
 800cdaa:	07de      	lsls	r6, r3, #31
 800cdac:	d508      	bpl.n	800cdc0 <_printf_i+0x14c>
 800cdae:	6923      	ldr	r3, [r4, #16]
 800cdb0:	6861      	ldr	r1, [r4, #4]
 800cdb2:	4299      	cmp	r1, r3
 800cdb4:	bfde      	ittt	le
 800cdb6:	2330      	movle	r3, #48	; 0x30
 800cdb8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cdbc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800cdc0:	1b52      	subs	r2, r2, r5
 800cdc2:	6122      	str	r2, [r4, #16]
 800cdc4:	f8cd a000 	str.w	sl, [sp]
 800cdc8:	464b      	mov	r3, r9
 800cdca:	aa03      	add	r2, sp, #12
 800cdcc:	4621      	mov	r1, r4
 800cdce:	4640      	mov	r0, r8
 800cdd0:	f7ff fee2 	bl	800cb98 <_printf_common>
 800cdd4:	3001      	adds	r0, #1
 800cdd6:	d14c      	bne.n	800ce72 <_printf_i+0x1fe>
 800cdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cddc:	b004      	add	sp, #16
 800cdde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cde2:	4835      	ldr	r0, [pc, #212]	; (800ceb8 <_printf_i+0x244>)
 800cde4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cde8:	6829      	ldr	r1, [r5, #0]
 800cdea:	6823      	ldr	r3, [r4, #0]
 800cdec:	f851 6b04 	ldr.w	r6, [r1], #4
 800cdf0:	6029      	str	r1, [r5, #0]
 800cdf2:	061d      	lsls	r5, r3, #24
 800cdf4:	d514      	bpl.n	800ce20 <_printf_i+0x1ac>
 800cdf6:	07df      	lsls	r7, r3, #31
 800cdf8:	bf44      	itt	mi
 800cdfa:	f043 0320 	orrmi.w	r3, r3, #32
 800cdfe:	6023      	strmi	r3, [r4, #0]
 800ce00:	b91e      	cbnz	r6, 800ce0a <_printf_i+0x196>
 800ce02:	6823      	ldr	r3, [r4, #0]
 800ce04:	f023 0320 	bic.w	r3, r3, #32
 800ce08:	6023      	str	r3, [r4, #0]
 800ce0a:	2310      	movs	r3, #16
 800ce0c:	e7b0      	b.n	800cd70 <_printf_i+0xfc>
 800ce0e:	6823      	ldr	r3, [r4, #0]
 800ce10:	f043 0320 	orr.w	r3, r3, #32
 800ce14:	6023      	str	r3, [r4, #0]
 800ce16:	2378      	movs	r3, #120	; 0x78
 800ce18:	4828      	ldr	r0, [pc, #160]	; (800cebc <_printf_i+0x248>)
 800ce1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ce1e:	e7e3      	b.n	800cde8 <_printf_i+0x174>
 800ce20:	0659      	lsls	r1, r3, #25
 800ce22:	bf48      	it	mi
 800ce24:	b2b6      	uxthmi	r6, r6
 800ce26:	e7e6      	b.n	800cdf6 <_printf_i+0x182>
 800ce28:	4615      	mov	r5, r2
 800ce2a:	e7bb      	b.n	800cda4 <_printf_i+0x130>
 800ce2c:	682b      	ldr	r3, [r5, #0]
 800ce2e:	6826      	ldr	r6, [r4, #0]
 800ce30:	6961      	ldr	r1, [r4, #20]
 800ce32:	1d18      	adds	r0, r3, #4
 800ce34:	6028      	str	r0, [r5, #0]
 800ce36:	0635      	lsls	r5, r6, #24
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	d501      	bpl.n	800ce40 <_printf_i+0x1cc>
 800ce3c:	6019      	str	r1, [r3, #0]
 800ce3e:	e002      	b.n	800ce46 <_printf_i+0x1d2>
 800ce40:	0670      	lsls	r0, r6, #25
 800ce42:	d5fb      	bpl.n	800ce3c <_printf_i+0x1c8>
 800ce44:	8019      	strh	r1, [r3, #0]
 800ce46:	2300      	movs	r3, #0
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	4615      	mov	r5, r2
 800ce4c:	e7ba      	b.n	800cdc4 <_printf_i+0x150>
 800ce4e:	682b      	ldr	r3, [r5, #0]
 800ce50:	1d1a      	adds	r2, r3, #4
 800ce52:	602a      	str	r2, [r5, #0]
 800ce54:	681d      	ldr	r5, [r3, #0]
 800ce56:	6862      	ldr	r2, [r4, #4]
 800ce58:	2100      	movs	r1, #0
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	f7f3 f9c8 	bl	80001f0 <memchr>
 800ce60:	b108      	cbz	r0, 800ce66 <_printf_i+0x1f2>
 800ce62:	1b40      	subs	r0, r0, r5
 800ce64:	6060      	str	r0, [r4, #4]
 800ce66:	6863      	ldr	r3, [r4, #4]
 800ce68:	6123      	str	r3, [r4, #16]
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ce70:	e7a8      	b.n	800cdc4 <_printf_i+0x150>
 800ce72:	6923      	ldr	r3, [r4, #16]
 800ce74:	462a      	mov	r2, r5
 800ce76:	4649      	mov	r1, r9
 800ce78:	4640      	mov	r0, r8
 800ce7a:	47d0      	blx	sl
 800ce7c:	3001      	adds	r0, #1
 800ce7e:	d0ab      	beq.n	800cdd8 <_printf_i+0x164>
 800ce80:	6823      	ldr	r3, [r4, #0]
 800ce82:	079b      	lsls	r3, r3, #30
 800ce84:	d413      	bmi.n	800ceae <_printf_i+0x23a>
 800ce86:	68e0      	ldr	r0, [r4, #12]
 800ce88:	9b03      	ldr	r3, [sp, #12]
 800ce8a:	4298      	cmp	r0, r3
 800ce8c:	bfb8      	it	lt
 800ce8e:	4618      	movlt	r0, r3
 800ce90:	e7a4      	b.n	800cddc <_printf_i+0x168>
 800ce92:	2301      	movs	r3, #1
 800ce94:	4632      	mov	r2, r6
 800ce96:	4649      	mov	r1, r9
 800ce98:	4640      	mov	r0, r8
 800ce9a:	47d0      	blx	sl
 800ce9c:	3001      	adds	r0, #1
 800ce9e:	d09b      	beq.n	800cdd8 <_printf_i+0x164>
 800cea0:	3501      	adds	r5, #1
 800cea2:	68e3      	ldr	r3, [r4, #12]
 800cea4:	9903      	ldr	r1, [sp, #12]
 800cea6:	1a5b      	subs	r3, r3, r1
 800cea8:	42ab      	cmp	r3, r5
 800ceaa:	dcf2      	bgt.n	800ce92 <_printf_i+0x21e>
 800ceac:	e7eb      	b.n	800ce86 <_printf_i+0x212>
 800ceae:	2500      	movs	r5, #0
 800ceb0:	f104 0619 	add.w	r6, r4, #25
 800ceb4:	e7f5      	b.n	800cea2 <_printf_i+0x22e>
 800ceb6:	bf00      	nop
 800ceb8:	08014806 	.word	0x08014806
 800cebc:	08014817 	.word	0x08014817

0800cec0 <_scanf_float>:
 800cec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cec4:	b087      	sub	sp, #28
 800cec6:	4617      	mov	r7, r2
 800cec8:	9303      	str	r3, [sp, #12]
 800ceca:	688b      	ldr	r3, [r1, #8]
 800cecc:	1e5a      	subs	r2, r3, #1
 800cece:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ced2:	bf83      	ittte	hi
 800ced4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ced8:	195b      	addhi	r3, r3, r5
 800ceda:	9302      	strhi	r3, [sp, #8]
 800cedc:	2300      	movls	r3, #0
 800cede:	bf86      	itte	hi
 800cee0:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cee4:	608b      	strhi	r3, [r1, #8]
 800cee6:	9302      	strls	r3, [sp, #8]
 800cee8:	680b      	ldr	r3, [r1, #0]
 800ceea:	468b      	mov	fp, r1
 800ceec:	2500      	movs	r5, #0
 800ceee:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800cef2:	f84b 3b1c 	str.w	r3, [fp], #28
 800cef6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800cefa:	4680      	mov	r8, r0
 800cefc:	460c      	mov	r4, r1
 800cefe:	465e      	mov	r6, fp
 800cf00:	46aa      	mov	sl, r5
 800cf02:	46a9      	mov	r9, r5
 800cf04:	9501      	str	r5, [sp, #4]
 800cf06:	68a2      	ldr	r2, [r4, #8]
 800cf08:	b152      	cbz	r2, 800cf20 <_scanf_float+0x60>
 800cf0a:	683b      	ldr	r3, [r7, #0]
 800cf0c:	781b      	ldrb	r3, [r3, #0]
 800cf0e:	2b4e      	cmp	r3, #78	; 0x4e
 800cf10:	d864      	bhi.n	800cfdc <_scanf_float+0x11c>
 800cf12:	2b40      	cmp	r3, #64	; 0x40
 800cf14:	d83c      	bhi.n	800cf90 <_scanf_float+0xd0>
 800cf16:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800cf1a:	b2c8      	uxtb	r0, r1
 800cf1c:	280e      	cmp	r0, #14
 800cf1e:	d93a      	bls.n	800cf96 <_scanf_float+0xd6>
 800cf20:	f1b9 0f00 	cmp.w	r9, #0
 800cf24:	d003      	beq.n	800cf2e <_scanf_float+0x6e>
 800cf26:	6823      	ldr	r3, [r4, #0]
 800cf28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf2c:	6023      	str	r3, [r4, #0]
 800cf2e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cf32:	f1ba 0f01 	cmp.w	sl, #1
 800cf36:	f200 8113 	bhi.w	800d160 <_scanf_float+0x2a0>
 800cf3a:	455e      	cmp	r6, fp
 800cf3c:	f200 8105 	bhi.w	800d14a <_scanf_float+0x28a>
 800cf40:	2501      	movs	r5, #1
 800cf42:	4628      	mov	r0, r5
 800cf44:	b007      	add	sp, #28
 800cf46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf4a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800cf4e:	2a0d      	cmp	r2, #13
 800cf50:	d8e6      	bhi.n	800cf20 <_scanf_float+0x60>
 800cf52:	a101      	add	r1, pc, #4	; (adr r1, 800cf58 <_scanf_float+0x98>)
 800cf54:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cf58:	0800d097 	.word	0x0800d097
 800cf5c:	0800cf21 	.word	0x0800cf21
 800cf60:	0800cf21 	.word	0x0800cf21
 800cf64:	0800cf21 	.word	0x0800cf21
 800cf68:	0800d0f7 	.word	0x0800d0f7
 800cf6c:	0800d0cf 	.word	0x0800d0cf
 800cf70:	0800cf21 	.word	0x0800cf21
 800cf74:	0800cf21 	.word	0x0800cf21
 800cf78:	0800d0a5 	.word	0x0800d0a5
 800cf7c:	0800cf21 	.word	0x0800cf21
 800cf80:	0800cf21 	.word	0x0800cf21
 800cf84:	0800cf21 	.word	0x0800cf21
 800cf88:	0800cf21 	.word	0x0800cf21
 800cf8c:	0800d05d 	.word	0x0800d05d
 800cf90:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800cf94:	e7db      	b.n	800cf4e <_scanf_float+0x8e>
 800cf96:	290e      	cmp	r1, #14
 800cf98:	d8c2      	bhi.n	800cf20 <_scanf_float+0x60>
 800cf9a:	a001      	add	r0, pc, #4	; (adr r0, 800cfa0 <_scanf_float+0xe0>)
 800cf9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cfa0:	0800d04f 	.word	0x0800d04f
 800cfa4:	0800cf21 	.word	0x0800cf21
 800cfa8:	0800d04f 	.word	0x0800d04f
 800cfac:	0800d0e3 	.word	0x0800d0e3
 800cfb0:	0800cf21 	.word	0x0800cf21
 800cfb4:	0800cffd 	.word	0x0800cffd
 800cfb8:	0800d039 	.word	0x0800d039
 800cfbc:	0800d039 	.word	0x0800d039
 800cfc0:	0800d039 	.word	0x0800d039
 800cfc4:	0800d039 	.word	0x0800d039
 800cfc8:	0800d039 	.word	0x0800d039
 800cfcc:	0800d039 	.word	0x0800d039
 800cfd0:	0800d039 	.word	0x0800d039
 800cfd4:	0800d039 	.word	0x0800d039
 800cfd8:	0800d039 	.word	0x0800d039
 800cfdc:	2b6e      	cmp	r3, #110	; 0x6e
 800cfde:	d809      	bhi.n	800cff4 <_scanf_float+0x134>
 800cfe0:	2b60      	cmp	r3, #96	; 0x60
 800cfe2:	d8b2      	bhi.n	800cf4a <_scanf_float+0x8a>
 800cfe4:	2b54      	cmp	r3, #84	; 0x54
 800cfe6:	d077      	beq.n	800d0d8 <_scanf_float+0x218>
 800cfe8:	2b59      	cmp	r3, #89	; 0x59
 800cfea:	d199      	bne.n	800cf20 <_scanf_float+0x60>
 800cfec:	2d07      	cmp	r5, #7
 800cfee:	d197      	bne.n	800cf20 <_scanf_float+0x60>
 800cff0:	2508      	movs	r5, #8
 800cff2:	e029      	b.n	800d048 <_scanf_float+0x188>
 800cff4:	2b74      	cmp	r3, #116	; 0x74
 800cff6:	d06f      	beq.n	800d0d8 <_scanf_float+0x218>
 800cff8:	2b79      	cmp	r3, #121	; 0x79
 800cffa:	e7f6      	b.n	800cfea <_scanf_float+0x12a>
 800cffc:	6821      	ldr	r1, [r4, #0]
 800cffe:	05c8      	lsls	r0, r1, #23
 800d000:	d51a      	bpl.n	800d038 <_scanf_float+0x178>
 800d002:	9b02      	ldr	r3, [sp, #8]
 800d004:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d008:	6021      	str	r1, [r4, #0]
 800d00a:	f109 0901 	add.w	r9, r9, #1
 800d00e:	b11b      	cbz	r3, 800d018 <_scanf_float+0x158>
 800d010:	3b01      	subs	r3, #1
 800d012:	3201      	adds	r2, #1
 800d014:	9302      	str	r3, [sp, #8]
 800d016:	60a2      	str	r2, [r4, #8]
 800d018:	68a3      	ldr	r3, [r4, #8]
 800d01a:	3b01      	subs	r3, #1
 800d01c:	60a3      	str	r3, [r4, #8]
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	3301      	adds	r3, #1
 800d022:	6123      	str	r3, [r4, #16]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	3b01      	subs	r3, #1
 800d028:	2b00      	cmp	r3, #0
 800d02a:	607b      	str	r3, [r7, #4]
 800d02c:	f340 8084 	ble.w	800d138 <_scanf_float+0x278>
 800d030:	683b      	ldr	r3, [r7, #0]
 800d032:	3301      	adds	r3, #1
 800d034:	603b      	str	r3, [r7, #0]
 800d036:	e766      	b.n	800cf06 <_scanf_float+0x46>
 800d038:	eb1a 0f05 	cmn.w	sl, r5
 800d03c:	f47f af70 	bne.w	800cf20 <_scanf_float+0x60>
 800d040:	6822      	ldr	r2, [r4, #0]
 800d042:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d046:	6022      	str	r2, [r4, #0]
 800d048:	f806 3b01 	strb.w	r3, [r6], #1
 800d04c:	e7e4      	b.n	800d018 <_scanf_float+0x158>
 800d04e:	6822      	ldr	r2, [r4, #0]
 800d050:	0610      	lsls	r0, r2, #24
 800d052:	f57f af65 	bpl.w	800cf20 <_scanf_float+0x60>
 800d056:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d05a:	e7f4      	b.n	800d046 <_scanf_float+0x186>
 800d05c:	f1ba 0f00 	cmp.w	sl, #0
 800d060:	d10e      	bne.n	800d080 <_scanf_float+0x1c0>
 800d062:	f1b9 0f00 	cmp.w	r9, #0
 800d066:	d10e      	bne.n	800d086 <_scanf_float+0x1c6>
 800d068:	6822      	ldr	r2, [r4, #0]
 800d06a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d06e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d072:	d108      	bne.n	800d086 <_scanf_float+0x1c6>
 800d074:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d078:	6022      	str	r2, [r4, #0]
 800d07a:	f04f 0a01 	mov.w	sl, #1
 800d07e:	e7e3      	b.n	800d048 <_scanf_float+0x188>
 800d080:	f1ba 0f02 	cmp.w	sl, #2
 800d084:	d055      	beq.n	800d132 <_scanf_float+0x272>
 800d086:	2d01      	cmp	r5, #1
 800d088:	d002      	beq.n	800d090 <_scanf_float+0x1d0>
 800d08a:	2d04      	cmp	r5, #4
 800d08c:	f47f af48 	bne.w	800cf20 <_scanf_float+0x60>
 800d090:	3501      	adds	r5, #1
 800d092:	b2ed      	uxtb	r5, r5
 800d094:	e7d8      	b.n	800d048 <_scanf_float+0x188>
 800d096:	f1ba 0f01 	cmp.w	sl, #1
 800d09a:	f47f af41 	bne.w	800cf20 <_scanf_float+0x60>
 800d09e:	f04f 0a02 	mov.w	sl, #2
 800d0a2:	e7d1      	b.n	800d048 <_scanf_float+0x188>
 800d0a4:	b97d      	cbnz	r5, 800d0c6 <_scanf_float+0x206>
 800d0a6:	f1b9 0f00 	cmp.w	r9, #0
 800d0aa:	f47f af3c 	bne.w	800cf26 <_scanf_float+0x66>
 800d0ae:	6822      	ldr	r2, [r4, #0]
 800d0b0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800d0b4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800d0b8:	f47f af39 	bne.w	800cf2e <_scanf_float+0x6e>
 800d0bc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d0c0:	6022      	str	r2, [r4, #0]
 800d0c2:	2501      	movs	r5, #1
 800d0c4:	e7c0      	b.n	800d048 <_scanf_float+0x188>
 800d0c6:	2d03      	cmp	r5, #3
 800d0c8:	d0e2      	beq.n	800d090 <_scanf_float+0x1d0>
 800d0ca:	2d05      	cmp	r5, #5
 800d0cc:	e7de      	b.n	800d08c <_scanf_float+0x1cc>
 800d0ce:	2d02      	cmp	r5, #2
 800d0d0:	f47f af26 	bne.w	800cf20 <_scanf_float+0x60>
 800d0d4:	2503      	movs	r5, #3
 800d0d6:	e7b7      	b.n	800d048 <_scanf_float+0x188>
 800d0d8:	2d06      	cmp	r5, #6
 800d0da:	f47f af21 	bne.w	800cf20 <_scanf_float+0x60>
 800d0de:	2507      	movs	r5, #7
 800d0e0:	e7b2      	b.n	800d048 <_scanf_float+0x188>
 800d0e2:	6822      	ldr	r2, [r4, #0]
 800d0e4:	0591      	lsls	r1, r2, #22
 800d0e6:	f57f af1b 	bpl.w	800cf20 <_scanf_float+0x60>
 800d0ea:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800d0ee:	6022      	str	r2, [r4, #0]
 800d0f0:	f8cd 9004 	str.w	r9, [sp, #4]
 800d0f4:	e7a8      	b.n	800d048 <_scanf_float+0x188>
 800d0f6:	6822      	ldr	r2, [r4, #0]
 800d0f8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800d0fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800d100:	d006      	beq.n	800d110 <_scanf_float+0x250>
 800d102:	0550      	lsls	r0, r2, #21
 800d104:	f57f af0c 	bpl.w	800cf20 <_scanf_float+0x60>
 800d108:	f1b9 0f00 	cmp.w	r9, #0
 800d10c:	f43f af0f 	beq.w	800cf2e <_scanf_float+0x6e>
 800d110:	0591      	lsls	r1, r2, #22
 800d112:	bf58      	it	pl
 800d114:	9901      	ldrpl	r1, [sp, #4]
 800d116:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800d11a:	bf58      	it	pl
 800d11c:	eba9 0101 	subpl.w	r1, r9, r1
 800d120:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800d124:	bf58      	it	pl
 800d126:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d12a:	6022      	str	r2, [r4, #0]
 800d12c:	f04f 0900 	mov.w	r9, #0
 800d130:	e78a      	b.n	800d048 <_scanf_float+0x188>
 800d132:	f04f 0a03 	mov.w	sl, #3
 800d136:	e787      	b.n	800d048 <_scanf_float+0x188>
 800d138:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d13c:	4639      	mov	r1, r7
 800d13e:	4640      	mov	r0, r8
 800d140:	4798      	blx	r3
 800d142:	2800      	cmp	r0, #0
 800d144:	f43f aedf 	beq.w	800cf06 <_scanf_float+0x46>
 800d148:	e6ea      	b.n	800cf20 <_scanf_float+0x60>
 800d14a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d14e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d152:	463a      	mov	r2, r7
 800d154:	4640      	mov	r0, r8
 800d156:	4798      	blx	r3
 800d158:	6923      	ldr	r3, [r4, #16]
 800d15a:	3b01      	subs	r3, #1
 800d15c:	6123      	str	r3, [r4, #16]
 800d15e:	e6ec      	b.n	800cf3a <_scanf_float+0x7a>
 800d160:	1e6b      	subs	r3, r5, #1
 800d162:	2b06      	cmp	r3, #6
 800d164:	d825      	bhi.n	800d1b2 <_scanf_float+0x2f2>
 800d166:	2d02      	cmp	r5, #2
 800d168:	d836      	bhi.n	800d1d8 <_scanf_float+0x318>
 800d16a:	455e      	cmp	r6, fp
 800d16c:	f67f aee8 	bls.w	800cf40 <_scanf_float+0x80>
 800d170:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d174:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d178:	463a      	mov	r2, r7
 800d17a:	4640      	mov	r0, r8
 800d17c:	4798      	blx	r3
 800d17e:	6923      	ldr	r3, [r4, #16]
 800d180:	3b01      	subs	r3, #1
 800d182:	6123      	str	r3, [r4, #16]
 800d184:	e7f1      	b.n	800d16a <_scanf_float+0x2aa>
 800d186:	9802      	ldr	r0, [sp, #8]
 800d188:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d18c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800d190:	9002      	str	r0, [sp, #8]
 800d192:	463a      	mov	r2, r7
 800d194:	4640      	mov	r0, r8
 800d196:	4798      	blx	r3
 800d198:	6923      	ldr	r3, [r4, #16]
 800d19a:	3b01      	subs	r3, #1
 800d19c:	6123      	str	r3, [r4, #16]
 800d19e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d1a2:	fa5f fa8a 	uxtb.w	sl, sl
 800d1a6:	f1ba 0f02 	cmp.w	sl, #2
 800d1aa:	d1ec      	bne.n	800d186 <_scanf_float+0x2c6>
 800d1ac:	3d03      	subs	r5, #3
 800d1ae:	b2ed      	uxtb	r5, r5
 800d1b0:	1b76      	subs	r6, r6, r5
 800d1b2:	6823      	ldr	r3, [r4, #0]
 800d1b4:	05da      	lsls	r2, r3, #23
 800d1b6:	d52f      	bpl.n	800d218 <_scanf_float+0x358>
 800d1b8:	055b      	lsls	r3, r3, #21
 800d1ba:	d510      	bpl.n	800d1de <_scanf_float+0x31e>
 800d1bc:	455e      	cmp	r6, fp
 800d1be:	f67f aebf 	bls.w	800cf40 <_scanf_float+0x80>
 800d1c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d1c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d1ca:	463a      	mov	r2, r7
 800d1cc:	4640      	mov	r0, r8
 800d1ce:	4798      	blx	r3
 800d1d0:	6923      	ldr	r3, [r4, #16]
 800d1d2:	3b01      	subs	r3, #1
 800d1d4:	6123      	str	r3, [r4, #16]
 800d1d6:	e7f1      	b.n	800d1bc <_scanf_float+0x2fc>
 800d1d8:	46aa      	mov	sl, r5
 800d1da:	9602      	str	r6, [sp, #8]
 800d1dc:	e7df      	b.n	800d19e <_scanf_float+0x2de>
 800d1de:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d1e2:	6923      	ldr	r3, [r4, #16]
 800d1e4:	2965      	cmp	r1, #101	; 0x65
 800d1e6:	f103 33ff 	add.w	r3, r3, #4294967295
 800d1ea:	f106 35ff 	add.w	r5, r6, #4294967295
 800d1ee:	6123      	str	r3, [r4, #16]
 800d1f0:	d00c      	beq.n	800d20c <_scanf_float+0x34c>
 800d1f2:	2945      	cmp	r1, #69	; 0x45
 800d1f4:	d00a      	beq.n	800d20c <_scanf_float+0x34c>
 800d1f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d1fa:	463a      	mov	r2, r7
 800d1fc:	4640      	mov	r0, r8
 800d1fe:	4798      	blx	r3
 800d200:	6923      	ldr	r3, [r4, #16]
 800d202:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d206:	3b01      	subs	r3, #1
 800d208:	1eb5      	subs	r5, r6, #2
 800d20a:	6123      	str	r3, [r4, #16]
 800d20c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d210:	463a      	mov	r2, r7
 800d212:	4640      	mov	r0, r8
 800d214:	4798      	blx	r3
 800d216:	462e      	mov	r6, r5
 800d218:	6825      	ldr	r5, [r4, #0]
 800d21a:	f015 0510 	ands.w	r5, r5, #16
 800d21e:	d159      	bne.n	800d2d4 <_scanf_float+0x414>
 800d220:	7035      	strb	r5, [r6, #0]
 800d222:	6823      	ldr	r3, [r4, #0]
 800d224:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800d228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d22c:	d11b      	bne.n	800d266 <_scanf_float+0x3a6>
 800d22e:	9b01      	ldr	r3, [sp, #4]
 800d230:	454b      	cmp	r3, r9
 800d232:	eba3 0209 	sub.w	r2, r3, r9
 800d236:	d123      	bne.n	800d280 <_scanf_float+0x3c0>
 800d238:	2200      	movs	r2, #0
 800d23a:	4659      	mov	r1, fp
 800d23c:	4640      	mov	r0, r8
 800d23e:	f000 fea1 	bl	800df84 <_strtod_r>
 800d242:	6822      	ldr	r2, [r4, #0]
 800d244:	9b03      	ldr	r3, [sp, #12]
 800d246:	f012 0f02 	tst.w	r2, #2
 800d24a:	ec57 6b10 	vmov	r6, r7, d0
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	d021      	beq.n	800d296 <_scanf_float+0x3d6>
 800d252:	9903      	ldr	r1, [sp, #12]
 800d254:	1d1a      	adds	r2, r3, #4
 800d256:	600a      	str	r2, [r1, #0]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	e9c3 6700 	strd	r6, r7, [r3]
 800d25e:	68e3      	ldr	r3, [r4, #12]
 800d260:	3301      	adds	r3, #1
 800d262:	60e3      	str	r3, [r4, #12]
 800d264:	e66d      	b.n	800cf42 <_scanf_float+0x82>
 800d266:	9b04      	ldr	r3, [sp, #16]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d0e5      	beq.n	800d238 <_scanf_float+0x378>
 800d26c:	9905      	ldr	r1, [sp, #20]
 800d26e:	230a      	movs	r3, #10
 800d270:	462a      	mov	r2, r5
 800d272:	3101      	adds	r1, #1
 800d274:	4640      	mov	r0, r8
 800d276:	f000 ff0d 	bl	800e094 <_strtol_r>
 800d27a:	9b04      	ldr	r3, [sp, #16]
 800d27c:	9e05      	ldr	r6, [sp, #20]
 800d27e:	1ac2      	subs	r2, r0, r3
 800d280:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800d284:	429e      	cmp	r6, r3
 800d286:	bf28      	it	cs
 800d288:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800d28c:	4912      	ldr	r1, [pc, #72]	; (800d2d8 <_scanf_float+0x418>)
 800d28e:	4630      	mov	r0, r6
 800d290:	f000 f836 	bl	800d300 <siprintf>
 800d294:	e7d0      	b.n	800d238 <_scanf_float+0x378>
 800d296:	9903      	ldr	r1, [sp, #12]
 800d298:	f012 0f04 	tst.w	r2, #4
 800d29c:	f103 0204 	add.w	r2, r3, #4
 800d2a0:	600a      	str	r2, [r1, #0]
 800d2a2:	d1d9      	bne.n	800d258 <_scanf_float+0x398>
 800d2a4:	f8d3 8000 	ldr.w	r8, [r3]
 800d2a8:	ee10 2a10 	vmov	r2, s0
 800d2ac:	ee10 0a10 	vmov	r0, s0
 800d2b0:	463b      	mov	r3, r7
 800d2b2:	4639      	mov	r1, r7
 800d2b4:	f7f3 fc42 	bl	8000b3c <__aeabi_dcmpun>
 800d2b8:	b128      	cbz	r0, 800d2c6 <_scanf_float+0x406>
 800d2ba:	4808      	ldr	r0, [pc, #32]	; (800d2dc <_scanf_float+0x41c>)
 800d2bc:	f7ff f868 	bl	800c390 <nanf>
 800d2c0:	ed88 0a00 	vstr	s0, [r8]
 800d2c4:	e7cb      	b.n	800d25e <_scanf_float+0x39e>
 800d2c6:	4630      	mov	r0, r6
 800d2c8:	4639      	mov	r1, r7
 800d2ca:	f7f3 fc95 	bl	8000bf8 <__aeabi_d2f>
 800d2ce:	f8c8 0000 	str.w	r0, [r8]
 800d2d2:	e7c4      	b.n	800d25e <_scanf_float+0x39e>
 800d2d4:	2500      	movs	r5, #0
 800d2d6:	e634      	b.n	800cf42 <_scanf_float+0x82>
 800d2d8:	08014828 	.word	0x08014828
 800d2dc:	08014c30 	.word	0x08014c30

0800d2e0 <_sbrk_r>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	4d06      	ldr	r5, [pc, #24]	; (800d2fc <_sbrk_r+0x1c>)
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	4604      	mov	r4, r0
 800d2e8:	4608      	mov	r0, r1
 800d2ea:	602b      	str	r3, [r5, #0]
 800d2ec:	f7f4 fe90 	bl	8002010 <_sbrk>
 800d2f0:	1c43      	adds	r3, r0, #1
 800d2f2:	d102      	bne.n	800d2fa <_sbrk_r+0x1a>
 800d2f4:	682b      	ldr	r3, [r5, #0]
 800d2f6:	b103      	cbz	r3, 800d2fa <_sbrk_r+0x1a>
 800d2f8:	6023      	str	r3, [r4, #0]
 800d2fa:	bd38      	pop	{r3, r4, r5, pc}
 800d2fc:	200021cc 	.word	0x200021cc

0800d300 <siprintf>:
 800d300:	b40e      	push	{r1, r2, r3}
 800d302:	b500      	push	{lr}
 800d304:	b09c      	sub	sp, #112	; 0x70
 800d306:	ab1d      	add	r3, sp, #116	; 0x74
 800d308:	9002      	str	r0, [sp, #8]
 800d30a:	9006      	str	r0, [sp, #24]
 800d30c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d310:	4809      	ldr	r0, [pc, #36]	; (800d338 <siprintf+0x38>)
 800d312:	9107      	str	r1, [sp, #28]
 800d314:	9104      	str	r1, [sp, #16]
 800d316:	4909      	ldr	r1, [pc, #36]	; (800d33c <siprintf+0x3c>)
 800d318:	f853 2b04 	ldr.w	r2, [r3], #4
 800d31c:	9105      	str	r1, [sp, #20]
 800d31e:	6800      	ldr	r0, [r0, #0]
 800d320:	9301      	str	r3, [sp, #4]
 800d322:	a902      	add	r1, sp, #8
 800d324:	f002 fe26 	bl	800ff74 <_svfiprintf_r>
 800d328:	9b02      	ldr	r3, [sp, #8]
 800d32a:	2200      	movs	r2, #0
 800d32c:	701a      	strb	r2, [r3, #0]
 800d32e:	b01c      	add	sp, #112	; 0x70
 800d330:	f85d eb04 	ldr.w	lr, [sp], #4
 800d334:	b003      	add	sp, #12
 800d336:	4770      	bx	lr
 800d338:	2000010c 	.word	0x2000010c
 800d33c:	ffff0208 	.word	0xffff0208

0800d340 <sulp>:
 800d340:	b570      	push	{r4, r5, r6, lr}
 800d342:	4604      	mov	r4, r0
 800d344:	460d      	mov	r5, r1
 800d346:	ec45 4b10 	vmov	d0, r4, r5
 800d34a:	4616      	mov	r6, r2
 800d34c:	f002 fc22 	bl	800fb94 <__ulp>
 800d350:	ec51 0b10 	vmov	r0, r1, d0
 800d354:	b17e      	cbz	r6, 800d376 <sulp+0x36>
 800d356:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d35a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d35e:	2b00      	cmp	r3, #0
 800d360:	dd09      	ble.n	800d376 <sulp+0x36>
 800d362:	051b      	lsls	r3, r3, #20
 800d364:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800d368:	2400      	movs	r4, #0
 800d36a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800d36e:	4622      	mov	r2, r4
 800d370:	462b      	mov	r3, r5
 800d372:	f7f3 f949 	bl	8000608 <__aeabi_dmul>
 800d376:	bd70      	pop	{r4, r5, r6, pc}

0800d378 <_strtod_l>:
 800d378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d37c:	ed2d 8b02 	vpush	{d8}
 800d380:	b09d      	sub	sp, #116	; 0x74
 800d382:	461f      	mov	r7, r3
 800d384:	2300      	movs	r3, #0
 800d386:	9318      	str	r3, [sp, #96]	; 0x60
 800d388:	4ba2      	ldr	r3, [pc, #648]	; (800d614 <_strtod_l+0x29c>)
 800d38a:	9213      	str	r2, [sp, #76]	; 0x4c
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	9305      	str	r3, [sp, #20]
 800d390:	4604      	mov	r4, r0
 800d392:	4618      	mov	r0, r3
 800d394:	4688      	mov	r8, r1
 800d396:	f7f2 ff23 	bl	80001e0 <strlen>
 800d39a:	f04f 0a00 	mov.w	sl, #0
 800d39e:	4605      	mov	r5, r0
 800d3a0:	f04f 0b00 	mov.w	fp, #0
 800d3a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d3a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d3aa:	781a      	ldrb	r2, [r3, #0]
 800d3ac:	2a2b      	cmp	r2, #43	; 0x2b
 800d3ae:	d04e      	beq.n	800d44e <_strtod_l+0xd6>
 800d3b0:	d83b      	bhi.n	800d42a <_strtod_l+0xb2>
 800d3b2:	2a0d      	cmp	r2, #13
 800d3b4:	d834      	bhi.n	800d420 <_strtod_l+0xa8>
 800d3b6:	2a08      	cmp	r2, #8
 800d3b8:	d834      	bhi.n	800d424 <_strtod_l+0xac>
 800d3ba:	2a00      	cmp	r2, #0
 800d3bc:	d03e      	beq.n	800d43c <_strtod_l+0xc4>
 800d3be:	2300      	movs	r3, #0
 800d3c0:	930a      	str	r3, [sp, #40]	; 0x28
 800d3c2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800d3c4:	7833      	ldrb	r3, [r6, #0]
 800d3c6:	2b30      	cmp	r3, #48	; 0x30
 800d3c8:	f040 80b0 	bne.w	800d52c <_strtod_l+0x1b4>
 800d3cc:	7873      	ldrb	r3, [r6, #1]
 800d3ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d3d2:	2b58      	cmp	r3, #88	; 0x58
 800d3d4:	d168      	bne.n	800d4a8 <_strtod_l+0x130>
 800d3d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3d8:	9301      	str	r3, [sp, #4]
 800d3da:	ab18      	add	r3, sp, #96	; 0x60
 800d3dc:	9702      	str	r7, [sp, #8]
 800d3de:	9300      	str	r3, [sp, #0]
 800d3e0:	4a8d      	ldr	r2, [pc, #564]	; (800d618 <_strtod_l+0x2a0>)
 800d3e2:	ab19      	add	r3, sp, #100	; 0x64
 800d3e4:	a917      	add	r1, sp, #92	; 0x5c
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	f001 fd38 	bl	800ee5c <__gethex>
 800d3ec:	f010 0707 	ands.w	r7, r0, #7
 800d3f0:	4605      	mov	r5, r0
 800d3f2:	d005      	beq.n	800d400 <_strtod_l+0x88>
 800d3f4:	2f06      	cmp	r7, #6
 800d3f6:	d12c      	bne.n	800d452 <_strtod_l+0xda>
 800d3f8:	3601      	adds	r6, #1
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	9617      	str	r6, [sp, #92]	; 0x5c
 800d3fe:	930a      	str	r3, [sp, #40]	; 0x28
 800d400:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d402:	2b00      	cmp	r3, #0
 800d404:	f040 8590 	bne.w	800df28 <_strtod_l+0xbb0>
 800d408:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d40a:	b1eb      	cbz	r3, 800d448 <_strtod_l+0xd0>
 800d40c:	4652      	mov	r2, sl
 800d40e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d412:	ec43 2b10 	vmov	d0, r2, r3
 800d416:	b01d      	add	sp, #116	; 0x74
 800d418:	ecbd 8b02 	vpop	{d8}
 800d41c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d420:	2a20      	cmp	r2, #32
 800d422:	d1cc      	bne.n	800d3be <_strtod_l+0x46>
 800d424:	3301      	adds	r3, #1
 800d426:	9317      	str	r3, [sp, #92]	; 0x5c
 800d428:	e7be      	b.n	800d3a8 <_strtod_l+0x30>
 800d42a:	2a2d      	cmp	r2, #45	; 0x2d
 800d42c:	d1c7      	bne.n	800d3be <_strtod_l+0x46>
 800d42e:	2201      	movs	r2, #1
 800d430:	920a      	str	r2, [sp, #40]	; 0x28
 800d432:	1c5a      	adds	r2, r3, #1
 800d434:	9217      	str	r2, [sp, #92]	; 0x5c
 800d436:	785b      	ldrb	r3, [r3, #1]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d1c2      	bne.n	800d3c2 <_strtod_l+0x4a>
 800d43c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d43e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d442:	2b00      	cmp	r3, #0
 800d444:	f040 856e 	bne.w	800df24 <_strtod_l+0xbac>
 800d448:	4652      	mov	r2, sl
 800d44a:	465b      	mov	r3, fp
 800d44c:	e7e1      	b.n	800d412 <_strtod_l+0x9a>
 800d44e:	2200      	movs	r2, #0
 800d450:	e7ee      	b.n	800d430 <_strtod_l+0xb8>
 800d452:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d454:	b13a      	cbz	r2, 800d466 <_strtod_l+0xee>
 800d456:	2135      	movs	r1, #53	; 0x35
 800d458:	a81a      	add	r0, sp, #104	; 0x68
 800d45a:	f002 fca6 	bl	800fdaa <__copybits>
 800d45e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d460:	4620      	mov	r0, r4
 800d462:	f002 f865 	bl	800f530 <_Bfree>
 800d466:	3f01      	subs	r7, #1
 800d468:	2f04      	cmp	r7, #4
 800d46a:	d806      	bhi.n	800d47a <_strtod_l+0x102>
 800d46c:	e8df f007 	tbb	[pc, r7]
 800d470:	1714030a 	.word	0x1714030a
 800d474:	0a          	.byte	0x0a
 800d475:	00          	.byte	0x00
 800d476:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800d47a:	0728      	lsls	r0, r5, #28
 800d47c:	d5c0      	bpl.n	800d400 <_strtod_l+0x88>
 800d47e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800d482:	e7bd      	b.n	800d400 <_strtod_l+0x88>
 800d484:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800d488:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d48a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800d48e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d492:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d496:	e7f0      	b.n	800d47a <_strtod_l+0x102>
 800d498:	f8df b180 	ldr.w	fp, [pc, #384]	; 800d61c <_strtod_l+0x2a4>
 800d49c:	e7ed      	b.n	800d47a <_strtod_l+0x102>
 800d49e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800d4a2:	f04f 3aff 	mov.w	sl, #4294967295
 800d4a6:	e7e8      	b.n	800d47a <_strtod_l+0x102>
 800d4a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d4aa:	1c5a      	adds	r2, r3, #1
 800d4ac:	9217      	str	r2, [sp, #92]	; 0x5c
 800d4ae:	785b      	ldrb	r3, [r3, #1]
 800d4b0:	2b30      	cmp	r3, #48	; 0x30
 800d4b2:	d0f9      	beq.n	800d4a8 <_strtod_l+0x130>
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d0a3      	beq.n	800d400 <_strtod_l+0x88>
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	f04f 0900 	mov.w	r9, #0
 800d4be:	9304      	str	r3, [sp, #16]
 800d4c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d4c2:	9308      	str	r3, [sp, #32]
 800d4c4:	f8cd 901c 	str.w	r9, [sp, #28]
 800d4c8:	464f      	mov	r7, r9
 800d4ca:	220a      	movs	r2, #10
 800d4cc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d4ce:	7806      	ldrb	r6, [r0, #0]
 800d4d0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800d4d4:	b2d9      	uxtb	r1, r3
 800d4d6:	2909      	cmp	r1, #9
 800d4d8:	d92a      	bls.n	800d530 <_strtod_l+0x1b8>
 800d4da:	9905      	ldr	r1, [sp, #20]
 800d4dc:	462a      	mov	r2, r5
 800d4de:	f002 fe49 	bl	8010174 <strncmp>
 800d4e2:	b398      	cbz	r0, 800d54c <_strtod_l+0x1d4>
 800d4e4:	2000      	movs	r0, #0
 800d4e6:	4632      	mov	r2, r6
 800d4e8:	463d      	mov	r5, r7
 800d4ea:	9005      	str	r0, [sp, #20]
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2a65      	cmp	r2, #101	; 0x65
 800d4f0:	d001      	beq.n	800d4f6 <_strtod_l+0x17e>
 800d4f2:	2a45      	cmp	r2, #69	; 0x45
 800d4f4:	d118      	bne.n	800d528 <_strtod_l+0x1b0>
 800d4f6:	b91d      	cbnz	r5, 800d500 <_strtod_l+0x188>
 800d4f8:	9a04      	ldr	r2, [sp, #16]
 800d4fa:	4302      	orrs	r2, r0
 800d4fc:	d09e      	beq.n	800d43c <_strtod_l+0xc4>
 800d4fe:	2500      	movs	r5, #0
 800d500:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800d504:	f108 0201 	add.w	r2, r8, #1
 800d508:	9217      	str	r2, [sp, #92]	; 0x5c
 800d50a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800d50e:	2a2b      	cmp	r2, #43	; 0x2b
 800d510:	d075      	beq.n	800d5fe <_strtod_l+0x286>
 800d512:	2a2d      	cmp	r2, #45	; 0x2d
 800d514:	d07b      	beq.n	800d60e <_strtod_l+0x296>
 800d516:	f04f 0c00 	mov.w	ip, #0
 800d51a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800d51e:	2909      	cmp	r1, #9
 800d520:	f240 8082 	bls.w	800d628 <_strtod_l+0x2b0>
 800d524:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800d528:	2600      	movs	r6, #0
 800d52a:	e09d      	b.n	800d668 <_strtod_l+0x2f0>
 800d52c:	2300      	movs	r3, #0
 800d52e:	e7c4      	b.n	800d4ba <_strtod_l+0x142>
 800d530:	2f08      	cmp	r7, #8
 800d532:	bfd8      	it	le
 800d534:	9907      	ldrle	r1, [sp, #28]
 800d536:	f100 0001 	add.w	r0, r0, #1
 800d53a:	bfda      	itte	le
 800d53c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d540:	9307      	strle	r3, [sp, #28]
 800d542:	fb02 3909 	mlagt	r9, r2, r9, r3
 800d546:	3701      	adds	r7, #1
 800d548:	9017      	str	r0, [sp, #92]	; 0x5c
 800d54a:	e7bf      	b.n	800d4cc <_strtod_l+0x154>
 800d54c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d54e:	195a      	adds	r2, r3, r5
 800d550:	9217      	str	r2, [sp, #92]	; 0x5c
 800d552:	5d5a      	ldrb	r2, [r3, r5]
 800d554:	2f00      	cmp	r7, #0
 800d556:	d037      	beq.n	800d5c8 <_strtod_l+0x250>
 800d558:	9005      	str	r0, [sp, #20]
 800d55a:	463d      	mov	r5, r7
 800d55c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800d560:	2b09      	cmp	r3, #9
 800d562:	d912      	bls.n	800d58a <_strtod_l+0x212>
 800d564:	2301      	movs	r3, #1
 800d566:	e7c2      	b.n	800d4ee <_strtod_l+0x176>
 800d568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d56a:	1c5a      	adds	r2, r3, #1
 800d56c:	9217      	str	r2, [sp, #92]	; 0x5c
 800d56e:	785a      	ldrb	r2, [r3, #1]
 800d570:	3001      	adds	r0, #1
 800d572:	2a30      	cmp	r2, #48	; 0x30
 800d574:	d0f8      	beq.n	800d568 <_strtod_l+0x1f0>
 800d576:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800d57a:	2b08      	cmp	r3, #8
 800d57c:	f200 84d9 	bhi.w	800df32 <_strtod_l+0xbba>
 800d580:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d582:	9005      	str	r0, [sp, #20]
 800d584:	2000      	movs	r0, #0
 800d586:	9308      	str	r3, [sp, #32]
 800d588:	4605      	mov	r5, r0
 800d58a:	3a30      	subs	r2, #48	; 0x30
 800d58c:	f100 0301 	add.w	r3, r0, #1
 800d590:	d014      	beq.n	800d5bc <_strtod_l+0x244>
 800d592:	9905      	ldr	r1, [sp, #20]
 800d594:	4419      	add	r1, r3
 800d596:	9105      	str	r1, [sp, #20]
 800d598:	462b      	mov	r3, r5
 800d59a:	eb00 0e05 	add.w	lr, r0, r5
 800d59e:	210a      	movs	r1, #10
 800d5a0:	4573      	cmp	r3, lr
 800d5a2:	d113      	bne.n	800d5cc <_strtod_l+0x254>
 800d5a4:	182b      	adds	r3, r5, r0
 800d5a6:	2b08      	cmp	r3, #8
 800d5a8:	f105 0501 	add.w	r5, r5, #1
 800d5ac:	4405      	add	r5, r0
 800d5ae:	dc1c      	bgt.n	800d5ea <_strtod_l+0x272>
 800d5b0:	9907      	ldr	r1, [sp, #28]
 800d5b2:	230a      	movs	r3, #10
 800d5b4:	fb03 2301 	mla	r3, r3, r1, r2
 800d5b8:	9307      	str	r3, [sp, #28]
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d5be:	1c51      	adds	r1, r2, #1
 800d5c0:	9117      	str	r1, [sp, #92]	; 0x5c
 800d5c2:	7852      	ldrb	r2, [r2, #1]
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	e7c9      	b.n	800d55c <_strtod_l+0x1e4>
 800d5c8:	4638      	mov	r0, r7
 800d5ca:	e7d2      	b.n	800d572 <_strtod_l+0x1fa>
 800d5cc:	2b08      	cmp	r3, #8
 800d5ce:	dc04      	bgt.n	800d5da <_strtod_l+0x262>
 800d5d0:	9e07      	ldr	r6, [sp, #28]
 800d5d2:	434e      	muls	r6, r1
 800d5d4:	9607      	str	r6, [sp, #28]
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	e7e2      	b.n	800d5a0 <_strtod_l+0x228>
 800d5da:	f103 0c01 	add.w	ip, r3, #1
 800d5de:	f1bc 0f10 	cmp.w	ip, #16
 800d5e2:	bfd8      	it	le
 800d5e4:	fb01 f909 	mulle.w	r9, r1, r9
 800d5e8:	e7f5      	b.n	800d5d6 <_strtod_l+0x25e>
 800d5ea:	2d10      	cmp	r5, #16
 800d5ec:	bfdc      	itt	le
 800d5ee:	230a      	movle	r3, #10
 800d5f0:	fb03 2909 	mlale	r9, r3, r9, r2
 800d5f4:	e7e1      	b.n	800d5ba <_strtod_l+0x242>
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	9305      	str	r3, [sp, #20]
 800d5fa:	2301      	movs	r3, #1
 800d5fc:	e77c      	b.n	800d4f8 <_strtod_l+0x180>
 800d5fe:	f04f 0c00 	mov.w	ip, #0
 800d602:	f108 0202 	add.w	r2, r8, #2
 800d606:	9217      	str	r2, [sp, #92]	; 0x5c
 800d608:	f898 2002 	ldrb.w	r2, [r8, #2]
 800d60c:	e785      	b.n	800d51a <_strtod_l+0x1a2>
 800d60e:	f04f 0c01 	mov.w	ip, #1
 800d612:	e7f6      	b.n	800d602 <_strtod_l+0x28a>
 800d614:	08014a78 	.word	0x08014a78
 800d618:	08014830 	.word	0x08014830
 800d61c:	7ff00000 	.word	0x7ff00000
 800d620:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d622:	1c51      	adds	r1, r2, #1
 800d624:	9117      	str	r1, [sp, #92]	; 0x5c
 800d626:	7852      	ldrb	r2, [r2, #1]
 800d628:	2a30      	cmp	r2, #48	; 0x30
 800d62a:	d0f9      	beq.n	800d620 <_strtod_l+0x2a8>
 800d62c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800d630:	2908      	cmp	r1, #8
 800d632:	f63f af79 	bhi.w	800d528 <_strtod_l+0x1b0>
 800d636:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800d63a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d63c:	9206      	str	r2, [sp, #24]
 800d63e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800d640:	1c51      	adds	r1, r2, #1
 800d642:	9117      	str	r1, [sp, #92]	; 0x5c
 800d644:	7852      	ldrb	r2, [r2, #1]
 800d646:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800d64a:	2e09      	cmp	r6, #9
 800d64c:	d937      	bls.n	800d6be <_strtod_l+0x346>
 800d64e:	9e06      	ldr	r6, [sp, #24]
 800d650:	1b89      	subs	r1, r1, r6
 800d652:	2908      	cmp	r1, #8
 800d654:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800d658:	dc02      	bgt.n	800d660 <_strtod_l+0x2e8>
 800d65a:	4576      	cmp	r6, lr
 800d65c:	bfa8      	it	ge
 800d65e:	4676      	movge	r6, lr
 800d660:	f1bc 0f00 	cmp.w	ip, #0
 800d664:	d000      	beq.n	800d668 <_strtod_l+0x2f0>
 800d666:	4276      	negs	r6, r6
 800d668:	2d00      	cmp	r5, #0
 800d66a:	d14d      	bne.n	800d708 <_strtod_l+0x390>
 800d66c:	9904      	ldr	r1, [sp, #16]
 800d66e:	4301      	orrs	r1, r0
 800d670:	f47f aec6 	bne.w	800d400 <_strtod_l+0x88>
 800d674:	2b00      	cmp	r3, #0
 800d676:	f47f aee1 	bne.w	800d43c <_strtod_l+0xc4>
 800d67a:	2a69      	cmp	r2, #105	; 0x69
 800d67c:	d027      	beq.n	800d6ce <_strtod_l+0x356>
 800d67e:	dc24      	bgt.n	800d6ca <_strtod_l+0x352>
 800d680:	2a49      	cmp	r2, #73	; 0x49
 800d682:	d024      	beq.n	800d6ce <_strtod_l+0x356>
 800d684:	2a4e      	cmp	r2, #78	; 0x4e
 800d686:	f47f aed9 	bne.w	800d43c <_strtod_l+0xc4>
 800d68a:	499f      	ldr	r1, [pc, #636]	; (800d908 <_strtod_l+0x590>)
 800d68c:	a817      	add	r0, sp, #92	; 0x5c
 800d68e:	f001 fe3d 	bl	800f30c <__match>
 800d692:	2800      	cmp	r0, #0
 800d694:	f43f aed2 	beq.w	800d43c <_strtod_l+0xc4>
 800d698:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	2b28      	cmp	r3, #40	; 0x28
 800d69e:	d12d      	bne.n	800d6fc <_strtod_l+0x384>
 800d6a0:	499a      	ldr	r1, [pc, #616]	; (800d90c <_strtod_l+0x594>)
 800d6a2:	aa1a      	add	r2, sp, #104	; 0x68
 800d6a4:	a817      	add	r0, sp, #92	; 0x5c
 800d6a6:	f001 fe45 	bl	800f334 <__hexnan>
 800d6aa:	2805      	cmp	r0, #5
 800d6ac:	d126      	bne.n	800d6fc <_strtod_l+0x384>
 800d6ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d6b0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800d6b4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800d6b8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800d6bc:	e6a0      	b.n	800d400 <_strtod_l+0x88>
 800d6be:	210a      	movs	r1, #10
 800d6c0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800d6c4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800d6c8:	e7b9      	b.n	800d63e <_strtod_l+0x2c6>
 800d6ca:	2a6e      	cmp	r2, #110	; 0x6e
 800d6cc:	e7db      	b.n	800d686 <_strtod_l+0x30e>
 800d6ce:	4990      	ldr	r1, [pc, #576]	; (800d910 <_strtod_l+0x598>)
 800d6d0:	a817      	add	r0, sp, #92	; 0x5c
 800d6d2:	f001 fe1b 	bl	800f30c <__match>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	f43f aeb0 	beq.w	800d43c <_strtod_l+0xc4>
 800d6dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6de:	498d      	ldr	r1, [pc, #564]	; (800d914 <_strtod_l+0x59c>)
 800d6e0:	3b01      	subs	r3, #1
 800d6e2:	a817      	add	r0, sp, #92	; 0x5c
 800d6e4:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6e6:	f001 fe11 	bl	800f30c <__match>
 800d6ea:	b910      	cbnz	r0, 800d6f2 <_strtod_l+0x37a>
 800d6ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6ee:	3301      	adds	r3, #1
 800d6f0:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6f2:	f8df b230 	ldr.w	fp, [pc, #560]	; 800d924 <_strtod_l+0x5ac>
 800d6f6:	f04f 0a00 	mov.w	sl, #0
 800d6fa:	e681      	b.n	800d400 <_strtod_l+0x88>
 800d6fc:	4886      	ldr	r0, [pc, #536]	; (800d918 <_strtod_l+0x5a0>)
 800d6fe:	f7fe fe3f 	bl	800c380 <nan>
 800d702:	ec5b ab10 	vmov	sl, fp, d0
 800d706:	e67b      	b.n	800d400 <_strtod_l+0x88>
 800d708:	9b05      	ldr	r3, [sp, #20]
 800d70a:	9807      	ldr	r0, [sp, #28]
 800d70c:	1af3      	subs	r3, r6, r3
 800d70e:	2f00      	cmp	r7, #0
 800d710:	bf08      	it	eq
 800d712:	462f      	moveq	r7, r5
 800d714:	2d10      	cmp	r5, #16
 800d716:	9306      	str	r3, [sp, #24]
 800d718:	46a8      	mov	r8, r5
 800d71a:	bfa8      	it	ge
 800d71c:	f04f 0810 	movge.w	r8, #16
 800d720:	f7f2 fef8 	bl	8000514 <__aeabi_ui2d>
 800d724:	2d09      	cmp	r5, #9
 800d726:	4682      	mov	sl, r0
 800d728:	468b      	mov	fp, r1
 800d72a:	dd13      	ble.n	800d754 <_strtod_l+0x3dc>
 800d72c:	4b7b      	ldr	r3, [pc, #492]	; (800d91c <_strtod_l+0x5a4>)
 800d72e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d732:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800d736:	f7f2 ff67 	bl	8000608 <__aeabi_dmul>
 800d73a:	4682      	mov	sl, r0
 800d73c:	4648      	mov	r0, r9
 800d73e:	468b      	mov	fp, r1
 800d740:	f7f2 fee8 	bl	8000514 <__aeabi_ui2d>
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	4650      	mov	r0, sl
 800d74a:	4659      	mov	r1, fp
 800d74c:	f7f2 fda6 	bl	800029c <__adddf3>
 800d750:	4682      	mov	sl, r0
 800d752:	468b      	mov	fp, r1
 800d754:	2d0f      	cmp	r5, #15
 800d756:	dc38      	bgt.n	800d7ca <_strtod_l+0x452>
 800d758:	9b06      	ldr	r3, [sp, #24]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	f43f ae50 	beq.w	800d400 <_strtod_l+0x88>
 800d760:	dd24      	ble.n	800d7ac <_strtod_l+0x434>
 800d762:	2b16      	cmp	r3, #22
 800d764:	dc0b      	bgt.n	800d77e <_strtod_l+0x406>
 800d766:	496d      	ldr	r1, [pc, #436]	; (800d91c <_strtod_l+0x5a4>)
 800d768:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d76c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d770:	4652      	mov	r2, sl
 800d772:	465b      	mov	r3, fp
 800d774:	f7f2 ff48 	bl	8000608 <__aeabi_dmul>
 800d778:	4682      	mov	sl, r0
 800d77a:	468b      	mov	fp, r1
 800d77c:	e640      	b.n	800d400 <_strtod_l+0x88>
 800d77e:	9a06      	ldr	r2, [sp, #24]
 800d780:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800d784:	4293      	cmp	r3, r2
 800d786:	db20      	blt.n	800d7ca <_strtod_l+0x452>
 800d788:	4c64      	ldr	r4, [pc, #400]	; (800d91c <_strtod_l+0x5a4>)
 800d78a:	f1c5 050f 	rsb	r5, r5, #15
 800d78e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d792:	4652      	mov	r2, sl
 800d794:	465b      	mov	r3, fp
 800d796:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d79a:	f7f2 ff35 	bl	8000608 <__aeabi_dmul>
 800d79e:	9b06      	ldr	r3, [sp, #24]
 800d7a0:	1b5d      	subs	r5, r3, r5
 800d7a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d7a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d7aa:	e7e3      	b.n	800d774 <_strtod_l+0x3fc>
 800d7ac:	9b06      	ldr	r3, [sp, #24]
 800d7ae:	3316      	adds	r3, #22
 800d7b0:	db0b      	blt.n	800d7ca <_strtod_l+0x452>
 800d7b2:	9b05      	ldr	r3, [sp, #20]
 800d7b4:	1b9e      	subs	r6, r3, r6
 800d7b6:	4b59      	ldr	r3, [pc, #356]	; (800d91c <_strtod_l+0x5a4>)
 800d7b8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800d7bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d7c0:	4650      	mov	r0, sl
 800d7c2:	4659      	mov	r1, fp
 800d7c4:	f7f3 f84a 	bl	800085c <__aeabi_ddiv>
 800d7c8:	e7d6      	b.n	800d778 <_strtod_l+0x400>
 800d7ca:	9b06      	ldr	r3, [sp, #24]
 800d7cc:	eba5 0808 	sub.w	r8, r5, r8
 800d7d0:	4498      	add	r8, r3
 800d7d2:	f1b8 0f00 	cmp.w	r8, #0
 800d7d6:	dd74      	ble.n	800d8c2 <_strtod_l+0x54a>
 800d7d8:	f018 030f 	ands.w	r3, r8, #15
 800d7dc:	d00a      	beq.n	800d7f4 <_strtod_l+0x47c>
 800d7de:	494f      	ldr	r1, [pc, #316]	; (800d91c <_strtod_l+0x5a4>)
 800d7e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d7e4:	4652      	mov	r2, sl
 800d7e6:	465b      	mov	r3, fp
 800d7e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7ec:	f7f2 ff0c 	bl	8000608 <__aeabi_dmul>
 800d7f0:	4682      	mov	sl, r0
 800d7f2:	468b      	mov	fp, r1
 800d7f4:	f038 080f 	bics.w	r8, r8, #15
 800d7f8:	d04f      	beq.n	800d89a <_strtod_l+0x522>
 800d7fa:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d7fe:	dd22      	ble.n	800d846 <_strtod_l+0x4ce>
 800d800:	2500      	movs	r5, #0
 800d802:	462e      	mov	r6, r5
 800d804:	9507      	str	r5, [sp, #28]
 800d806:	9505      	str	r5, [sp, #20]
 800d808:	2322      	movs	r3, #34	; 0x22
 800d80a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800d924 <_strtod_l+0x5ac>
 800d80e:	6023      	str	r3, [r4, #0]
 800d810:	f04f 0a00 	mov.w	sl, #0
 800d814:	9b07      	ldr	r3, [sp, #28]
 800d816:	2b00      	cmp	r3, #0
 800d818:	f43f adf2 	beq.w	800d400 <_strtod_l+0x88>
 800d81c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800d81e:	4620      	mov	r0, r4
 800d820:	f001 fe86 	bl	800f530 <_Bfree>
 800d824:	9905      	ldr	r1, [sp, #20]
 800d826:	4620      	mov	r0, r4
 800d828:	f001 fe82 	bl	800f530 <_Bfree>
 800d82c:	4631      	mov	r1, r6
 800d82e:	4620      	mov	r0, r4
 800d830:	f001 fe7e 	bl	800f530 <_Bfree>
 800d834:	9907      	ldr	r1, [sp, #28]
 800d836:	4620      	mov	r0, r4
 800d838:	f001 fe7a 	bl	800f530 <_Bfree>
 800d83c:	4629      	mov	r1, r5
 800d83e:	4620      	mov	r0, r4
 800d840:	f001 fe76 	bl	800f530 <_Bfree>
 800d844:	e5dc      	b.n	800d400 <_strtod_l+0x88>
 800d846:	4b36      	ldr	r3, [pc, #216]	; (800d920 <_strtod_l+0x5a8>)
 800d848:	9304      	str	r3, [sp, #16]
 800d84a:	2300      	movs	r3, #0
 800d84c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d850:	4650      	mov	r0, sl
 800d852:	4659      	mov	r1, fp
 800d854:	4699      	mov	r9, r3
 800d856:	f1b8 0f01 	cmp.w	r8, #1
 800d85a:	dc21      	bgt.n	800d8a0 <_strtod_l+0x528>
 800d85c:	b10b      	cbz	r3, 800d862 <_strtod_l+0x4ea>
 800d85e:	4682      	mov	sl, r0
 800d860:	468b      	mov	fp, r1
 800d862:	4b2f      	ldr	r3, [pc, #188]	; (800d920 <_strtod_l+0x5a8>)
 800d864:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d868:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d86c:	4652      	mov	r2, sl
 800d86e:	465b      	mov	r3, fp
 800d870:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d874:	f7f2 fec8 	bl	8000608 <__aeabi_dmul>
 800d878:	4b2a      	ldr	r3, [pc, #168]	; (800d924 <_strtod_l+0x5ac>)
 800d87a:	460a      	mov	r2, r1
 800d87c:	400b      	ands	r3, r1
 800d87e:	492a      	ldr	r1, [pc, #168]	; (800d928 <_strtod_l+0x5b0>)
 800d880:	428b      	cmp	r3, r1
 800d882:	4682      	mov	sl, r0
 800d884:	d8bc      	bhi.n	800d800 <_strtod_l+0x488>
 800d886:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d88a:	428b      	cmp	r3, r1
 800d88c:	bf86      	itte	hi
 800d88e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800d92c <_strtod_l+0x5b4>
 800d892:	f04f 3aff 	movhi.w	sl, #4294967295
 800d896:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d89a:	2300      	movs	r3, #0
 800d89c:	9304      	str	r3, [sp, #16]
 800d89e:	e084      	b.n	800d9aa <_strtod_l+0x632>
 800d8a0:	f018 0f01 	tst.w	r8, #1
 800d8a4:	d005      	beq.n	800d8b2 <_strtod_l+0x53a>
 800d8a6:	9b04      	ldr	r3, [sp, #16]
 800d8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ac:	f7f2 feac 	bl	8000608 <__aeabi_dmul>
 800d8b0:	2301      	movs	r3, #1
 800d8b2:	9a04      	ldr	r2, [sp, #16]
 800d8b4:	3208      	adds	r2, #8
 800d8b6:	f109 0901 	add.w	r9, r9, #1
 800d8ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d8be:	9204      	str	r2, [sp, #16]
 800d8c0:	e7c9      	b.n	800d856 <_strtod_l+0x4de>
 800d8c2:	d0ea      	beq.n	800d89a <_strtod_l+0x522>
 800d8c4:	f1c8 0800 	rsb	r8, r8, #0
 800d8c8:	f018 020f 	ands.w	r2, r8, #15
 800d8cc:	d00a      	beq.n	800d8e4 <_strtod_l+0x56c>
 800d8ce:	4b13      	ldr	r3, [pc, #76]	; (800d91c <_strtod_l+0x5a4>)
 800d8d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8d4:	4650      	mov	r0, sl
 800d8d6:	4659      	mov	r1, fp
 800d8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8dc:	f7f2 ffbe 	bl	800085c <__aeabi_ddiv>
 800d8e0:	4682      	mov	sl, r0
 800d8e2:	468b      	mov	fp, r1
 800d8e4:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d8e8:	d0d7      	beq.n	800d89a <_strtod_l+0x522>
 800d8ea:	f1b8 0f1f 	cmp.w	r8, #31
 800d8ee:	dd1f      	ble.n	800d930 <_strtod_l+0x5b8>
 800d8f0:	2500      	movs	r5, #0
 800d8f2:	462e      	mov	r6, r5
 800d8f4:	9507      	str	r5, [sp, #28]
 800d8f6:	9505      	str	r5, [sp, #20]
 800d8f8:	2322      	movs	r3, #34	; 0x22
 800d8fa:	f04f 0a00 	mov.w	sl, #0
 800d8fe:	f04f 0b00 	mov.w	fp, #0
 800d902:	6023      	str	r3, [r4, #0]
 800d904:	e786      	b.n	800d814 <_strtod_l+0x49c>
 800d906:	bf00      	nop
 800d908:	08014801 	.word	0x08014801
 800d90c:	08014844 	.word	0x08014844
 800d910:	080147f9 	.word	0x080147f9
 800d914:	08014984 	.word	0x08014984
 800d918:	08014c30 	.word	0x08014c30
 800d91c:	08014b10 	.word	0x08014b10
 800d920:	08014ae8 	.word	0x08014ae8
 800d924:	7ff00000 	.word	0x7ff00000
 800d928:	7ca00000 	.word	0x7ca00000
 800d92c:	7fefffff 	.word	0x7fefffff
 800d930:	f018 0310 	ands.w	r3, r8, #16
 800d934:	bf18      	it	ne
 800d936:	236a      	movne	r3, #106	; 0x6a
 800d938:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800dce8 <_strtod_l+0x970>
 800d93c:	9304      	str	r3, [sp, #16]
 800d93e:	4650      	mov	r0, sl
 800d940:	4659      	mov	r1, fp
 800d942:	2300      	movs	r3, #0
 800d944:	f018 0f01 	tst.w	r8, #1
 800d948:	d004      	beq.n	800d954 <_strtod_l+0x5dc>
 800d94a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d94e:	f7f2 fe5b 	bl	8000608 <__aeabi_dmul>
 800d952:	2301      	movs	r3, #1
 800d954:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d958:	f109 0908 	add.w	r9, r9, #8
 800d95c:	d1f2      	bne.n	800d944 <_strtod_l+0x5cc>
 800d95e:	b10b      	cbz	r3, 800d964 <_strtod_l+0x5ec>
 800d960:	4682      	mov	sl, r0
 800d962:	468b      	mov	fp, r1
 800d964:	9b04      	ldr	r3, [sp, #16]
 800d966:	b1c3      	cbz	r3, 800d99a <_strtod_l+0x622>
 800d968:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d96c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d970:	2b00      	cmp	r3, #0
 800d972:	4659      	mov	r1, fp
 800d974:	dd11      	ble.n	800d99a <_strtod_l+0x622>
 800d976:	2b1f      	cmp	r3, #31
 800d978:	f340 8124 	ble.w	800dbc4 <_strtod_l+0x84c>
 800d97c:	2b34      	cmp	r3, #52	; 0x34
 800d97e:	bfde      	ittt	le
 800d980:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d984:	f04f 33ff 	movle.w	r3, #4294967295
 800d988:	fa03 f202 	lslle.w	r2, r3, r2
 800d98c:	f04f 0a00 	mov.w	sl, #0
 800d990:	bfcc      	ite	gt
 800d992:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d996:	ea02 0b01 	andle.w	fp, r2, r1
 800d99a:	2200      	movs	r2, #0
 800d99c:	2300      	movs	r3, #0
 800d99e:	4650      	mov	r0, sl
 800d9a0:	4659      	mov	r1, fp
 800d9a2:	f7f3 f899 	bl	8000ad8 <__aeabi_dcmpeq>
 800d9a6:	2800      	cmp	r0, #0
 800d9a8:	d1a2      	bne.n	800d8f0 <_strtod_l+0x578>
 800d9aa:	9b07      	ldr	r3, [sp, #28]
 800d9ac:	9300      	str	r3, [sp, #0]
 800d9ae:	9908      	ldr	r1, [sp, #32]
 800d9b0:	462b      	mov	r3, r5
 800d9b2:	463a      	mov	r2, r7
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	f001 fe23 	bl	800f600 <__s2b>
 800d9ba:	9007      	str	r0, [sp, #28]
 800d9bc:	2800      	cmp	r0, #0
 800d9be:	f43f af1f 	beq.w	800d800 <_strtod_l+0x488>
 800d9c2:	9b05      	ldr	r3, [sp, #20]
 800d9c4:	1b9e      	subs	r6, r3, r6
 800d9c6:	9b06      	ldr	r3, [sp, #24]
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	bfb4      	ite	lt
 800d9cc:	4633      	movlt	r3, r6
 800d9ce:	2300      	movge	r3, #0
 800d9d0:	930c      	str	r3, [sp, #48]	; 0x30
 800d9d2:	9b06      	ldr	r3, [sp, #24]
 800d9d4:	2500      	movs	r5, #0
 800d9d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d9da:	9312      	str	r3, [sp, #72]	; 0x48
 800d9dc:	462e      	mov	r6, r5
 800d9de:	9b07      	ldr	r3, [sp, #28]
 800d9e0:	4620      	mov	r0, r4
 800d9e2:	6859      	ldr	r1, [r3, #4]
 800d9e4:	f001 fd64 	bl	800f4b0 <_Balloc>
 800d9e8:	9005      	str	r0, [sp, #20]
 800d9ea:	2800      	cmp	r0, #0
 800d9ec:	f43f af0c 	beq.w	800d808 <_strtod_l+0x490>
 800d9f0:	9b07      	ldr	r3, [sp, #28]
 800d9f2:	691a      	ldr	r2, [r3, #16]
 800d9f4:	3202      	adds	r2, #2
 800d9f6:	f103 010c 	add.w	r1, r3, #12
 800d9fa:	0092      	lsls	r2, r2, #2
 800d9fc:	300c      	adds	r0, #12
 800d9fe:	f7fe fcff 	bl	800c400 <memcpy>
 800da02:	ec4b ab10 	vmov	d0, sl, fp
 800da06:	aa1a      	add	r2, sp, #104	; 0x68
 800da08:	a919      	add	r1, sp, #100	; 0x64
 800da0a:	4620      	mov	r0, r4
 800da0c:	f002 f93e 	bl	800fc8c <__d2b>
 800da10:	ec4b ab18 	vmov	d8, sl, fp
 800da14:	9018      	str	r0, [sp, #96]	; 0x60
 800da16:	2800      	cmp	r0, #0
 800da18:	f43f aef6 	beq.w	800d808 <_strtod_l+0x490>
 800da1c:	2101      	movs	r1, #1
 800da1e:	4620      	mov	r0, r4
 800da20:	f001 fe88 	bl	800f734 <__i2b>
 800da24:	4606      	mov	r6, r0
 800da26:	2800      	cmp	r0, #0
 800da28:	f43f aeee 	beq.w	800d808 <_strtod_l+0x490>
 800da2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800da2e:	9904      	ldr	r1, [sp, #16]
 800da30:	2b00      	cmp	r3, #0
 800da32:	bfab      	itete	ge
 800da34:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800da36:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800da38:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800da3a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800da3e:	bfac      	ite	ge
 800da40:	eb03 0902 	addge.w	r9, r3, r2
 800da44:	1ad7      	sublt	r7, r2, r3
 800da46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800da48:	eba3 0801 	sub.w	r8, r3, r1
 800da4c:	4490      	add	r8, r2
 800da4e:	4ba1      	ldr	r3, [pc, #644]	; (800dcd4 <_strtod_l+0x95c>)
 800da50:	f108 38ff 	add.w	r8, r8, #4294967295
 800da54:	4598      	cmp	r8, r3
 800da56:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800da5a:	f280 80c7 	bge.w	800dbec <_strtod_l+0x874>
 800da5e:	eba3 0308 	sub.w	r3, r3, r8
 800da62:	2b1f      	cmp	r3, #31
 800da64:	eba2 0203 	sub.w	r2, r2, r3
 800da68:	f04f 0101 	mov.w	r1, #1
 800da6c:	f300 80b1 	bgt.w	800dbd2 <_strtod_l+0x85a>
 800da70:	fa01 f303 	lsl.w	r3, r1, r3
 800da74:	930d      	str	r3, [sp, #52]	; 0x34
 800da76:	2300      	movs	r3, #0
 800da78:	9308      	str	r3, [sp, #32]
 800da7a:	eb09 0802 	add.w	r8, r9, r2
 800da7e:	9b04      	ldr	r3, [sp, #16]
 800da80:	45c1      	cmp	r9, r8
 800da82:	4417      	add	r7, r2
 800da84:	441f      	add	r7, r3
 800da86:	464b      	mov	r3, r9
 800da88:	bfa8      	it	ge
 800da8a:	4643      	movge	r3, r8
 800da8c:	42bb      	cmp	r3, r7
 800da8e:	bfa8      	it	ge
 800da90:	463b      	movge	r3, r7
 800da92:	2b00      	cmp	r3, #0
 800da94:	bfc2      	ittt	gt
 800da96:	eba8 0803 	subgt.w	r8, r8, r3
 800da9a:	1aff      	subgt	r7, r7, r3
 800da9c:	eba9 0903 	subgt.w	r9, r9, r3
 800daa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	dd17      	ble.n	800dad6 <_strtod_l+0x75e>
 800daa6:	4631      	mov	r1, r6
 800daa8:	461a      	mov	r2, r3
 800daaa:	4620      	mov	r0, r4
 800daac:	f001 ff02 	bl	800f8b4 <__pow5mult>
 800dab0:	4606      	mov	r6, r0
 800dab2:	2800      	cmp	r0, #0
 800dab4:	f43f aea8 	beq.w	800d808 <_strtod_l+0x490>
 800dab8:	4601      	mov	r1, r0
 800daba:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dabc:	4620      	mov	r0, r4
 800dabe:	f001 fe4f 	bl	800f760 <__multiply>
 800dac2:	900b      	str	r0, [sp, #44]	; 0x2c
 800dac4:	2800      	cmp	r0, #0
 800dac6:	f43f ae9f 	beq.w	800d808 <_strtod_l+0x490>
 800daca:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dacc:	4620      	mov	r0, r4
 800dace:	f001 fd2f 	bl	800f530 <_Bfree>
 800dad2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dad4:	9318      	str	r3, [sp, #96]	; 0x60
 800dad6:	f1b8 0f00 	cmp.w	r8, #0
 800dada:	f300 808c 	bgt.w	800dbf6 <_strtod_l+0x87e>
 800dade:	9b06      	ldr	r3, [sp, #24]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	dd08      	ble.n	800daf6 <_strtod_l+0x77e>
 800dae4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dae6:	9905      	ldr	r1, [sp, #20]
 800dae8:	4620      	mov	r0, r4
 800daea:	f001 fee3 	bl	800f8b4 <__pow5mult>
 800daee:	9005      	str	r0, [sp, #20]
 800daf0:	2800      	cmp	r0, #0
 800daf2:	f43f ae89 	beq.w	800d808 <_strtod_l+0x490>
 800daf6:	2f00      	cmp	r7, #0
 800daf8:	dd08      	ble.n	800db0c <_strtod_l+0x794>
 800dafa:	9905      	ldr	r1, [sp, #20]
 800dafc:	463a      	mov	r2, r7
 800dafe:	4620      	mov	r0, r4
 800db00:	f001 ff32 	bl	800f968 <__lshift>
 800db04:	9005      	str	r0, [sp, #20]
 800db06:	2800      	cmp	r0, #0
 800db08:	f43f ae7e 	beq.w	800d808 <_strtod_l+0x490>
 800db0c:	f1b9 0f00 	cmp.w	r9, #0
 800db10:	dd08      	ble.n	800db24 <_strtod_l+0x7ac>
 800db12:	4631      	mov	r1, r6
 800db14:	464a      	mov	r2, r9
 800db16:	4620      	mov	r0, r4
 800db18:	f001 ff26 	bl	800f968 <__lshift>
 800db1c:	4606      	mov	r6, r0
 800db1e:	2800      	cmp	r0, #0
 800db20:	f43f ae72 	beq.w	800d808 <_strtod_l+0x490>
 800db24:	9a05      	ldr	r2, [sp, #20]
 800db26:	9918      	ldr	r1, [sp, #96]	; 0x60
 800db28:	4620      	mov	r0, r4
 800db2a:	f001 ffa9 	bl	800fa80 <__mdiff>
 800db2e:	4605      	mov	r5, r0
 800db30:	2800      	cmp	r0, #0
 800db32:	f43f ae69 	beq.w	800d808 <_strtod_l+0x490>
 800db36:	68c3      	ldr	r3, [r0, #12]
 800db38:	930b      	str	r3, [sp, #44]	; 0x2c
 800db3a:	2300      	movs	r3, #0
 800db3c:	60c3      	str	r3, [r0, #12]
 800db3e:	4631      	mov	r1, r6
 800db40:	f001 ff82 	bl	800fa48 <__mcmp>
 800db44:	2800      	cmp	r0, #0
 800db46:	da60      	bge.n	800dc0a <_strtod_l+0x892>
 800db48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db4a:	ea53 030a 	orrs.w	r3, r3, sl
 800db4e:	f040 8082 	bne.w	800dc56 <_strtod_l+0x8de>
 800db52:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800db56:	2b00      	cmp	r3, #0
 800db58:	d17d      	bne.n	800dc56 <_strtod_l+0x8de>
 800db5a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800db5e:	0d1b      	lsrs	r3, r3, #20
 800db60:	051b      	lsls	r3, r3, #20
 800db62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800db66:	d976      	bls.n	800dc56 <_strtod_l+0x8de>
 800db68:	696b      	ldr	r3, [r5, #20]
 800db6a:	b913      	cbnz	r3, 800db72 <_strtod_l+0x7fa>
 800db6c:	692b      	ldr	r3, [r5, #16]
 800db6e:	2b01      	cmp	r3, #1
 800db70:	dd71      	ble.n	800dc56 <_strtod_l+0x8de>
 800db72:	4629      	mov	r1, r5
 800db74:	2201      	movs	r2, #1
 800db76:	4620      	mov	r0, r4
 800db78:	f001 fef6 	bl	800f968 <__lshift>
 800db7c:	4631      	mov	r1, r6
 800db7e:	4605      	mov	r5, r0
 800db80:	f001 ff62 	bl	800fa48 <__mcmp>
 800db84:	2800      	cmp	r0, #0
 800db86:	dd66      	ble.n	800dc56 <_strtod_l+0x8de>
 800db88:	9904      	ldr	r1, [sp, #16]
 800db8a:	4a53      	ldr	r2, [pc, #332]	; (800dcd8 <_strtod_l+0x960>)
 800db8c:	465b      	mov	r3, fp
 800db8e:	2900      	cmp	r1, #0
 800db90:	f000 8081 	beq.w	800dc96 <_strtod_l+0x91e>
 800db94:	ea02 010b 	and.w	r1, r2, fp
 800db98:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800db9c:	dc7b      	bgt.n	800dc96 <_strtod_l+0x91e>
 800db9e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800dba2:	f77f aea9 	ble.w	800d8f8 <_strtod_l+0x580>
 800dba6:	4b4d      	ldr	r3, [pc, #308]	; (800dcdc <_strtod_l+0x964>)
 800dba8:	4650      	mov	r0, sl
 800dbaa:	4659      	mov	r1, fp
 800dbac:	2200      	movs	r2, #0
 800dbae:	f7f2 fd2b 	bl	8000608 <__aeabi_dmul>
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	4303      	orrs	r3, r0
 800dbb6:	bf08      	it	eq
 800dbb8:	2322      	moveq	r3, #34	; 0x22
 800dbba:	4682      	mov	sl, r0
 800dbbc:	468b      	mov	fp, r1
 800dbbe:	bf08      	it	eq
 800dbc0:	6023      	streq	r3, [r4, #0]
 800dbc2:	e62b      	b.n	800d81c <_strtod_l+0x4a4>
 800dbc4:	f04f 32ff 	mov.w	r2, #4294967295
 800dbc8:	fa02 f303 	lsl.w	r3, r2, r3
 800dbcc:	ea03 0a0a 	and.w	sl, r3, sl
 800dbd0:	e6e3      	b.n	800d99a <_strtod_l+0x622>
 800dbd2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800dbd6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800dbda:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800dbde:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800dbe2:	fa01 f308 	lsl.w	r3, r1, r8
 800dbe6:	9308      	str	r3, [sp, #32]
 800dbe8:	910d      	str	r1, [sp, #52]	; 0x34
 800dbea:	e746      	b.n	800da7a <_strtod_l+0x702>
 800dbec:	2300      	movs	r3, #0
 800dbee:	9308      	str	r3, [sp, #32]
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	930d      	str	r3, [sp, #52]	; 0x34
 800dbf4:	e741      	b.n	800da7a <_strtod_l+0x702>
 800dbf6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dbf8:	4642      	mov	r2, r8
 800dbfa:	4620      	mov	r0, r4
 800dbfc:	f001 feb4 	bl	800f968 <__lshift>
 800dc00:	9018      	str	r0, [sp, #96]	; 0x60
 800dc02:	2800      	cmp	r0, #0
 800dc04:	f47f af6b 	bne.w	800dade <_strtod_l+0x766>
 800dc08:	e5fe      	b.n	800d808 <_strtod_l+0x490>
 800dc0a:	465f      	mov	r7, fp
 800dc0c:	d16e      	bne.n	800dcec <_strtod_l+0x974>
 800dc0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dc10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dc14:	b342      	cbz	r2, 800dc68 <_strtod_l+0x8f0>
 800dc16:	4a32      	ldr	r2, [pc, #200]	; (800dce0 <_strtod_l+0x968>)
 800dc18:	4293      	cmp	r3, r2
 800dc1a:	d128      	bne.n	800dc6e <_strtod_l+0x8f6>
 800dc1c:	9b04      	ldr	r3, [sp, #16]
 800dc1e:	4651      	mov	r1, sl
 800dc20:	b1eb      	cbz	r3, 800dc5e <_strtod_l+0x8e6>
 800dc22:	4b2d      	ldr	r3, [pc, #180]	; (800dcd8 <_strtod_l+0x960>)
 800dc24:	403b      	ands	r3, r7
 800dc26:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800dc2a:	f04f 32ff 	mov.w	r2, #4294967295
 800dc2e:	d819      	bhi.n	800dc64 <_strtod_l+0x8ec>
 800dc30:	0d1b      	lsrs	r3, r3, #20
 800dc32:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dc36:	fa02 f303 	lsl.w	r3, r2, r3
 800dc3a:	4299      	cmp	r1, r3
 800dc3c:	d117      	bne.n	800dc6e <_strtod_l+0x8f6>
 800dc3e:	4b29      	ldr	r3, [pc, #164]	; (800dce4 <_strtod_l+0x96c>)
 800dc40:	429f      	cmp	r7, r3
 800dc42:	d102      	bne.n	800dc4a <_strtod_l+0x8d2>
 800dc44:	3101      	adds	r1, #1
 800dc46:	f43f addf 	beq.w	800d808 <_strtod_l+0x490>
 800dc4a:	4b23      	ldr	r3, [pc, #140]	; (800dcd8 <_strtod_l+0x960>)
 800dc4c:	403b      	ands	r3, r7
 800dc4e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800dc52:	f04f 0a00 	mov.w	sl, #0
 800dc56:	9b04      	ldr	r3, [sp, #16]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d1a4      	bne.n	800dba6 <_strtod_l+0x82e>
 800dc5c:	e5de      	b.n	800d81c <_strtod_l+0x4a4>
 800dc5e:	f04f 33ff 	mov.w	r3, #4294967295
 800dc62:	e7ea      	b.n	800dc3a <_strtod_l+0x8c2>
 800dc64:	4613      	mov	r3, r2
 800dc66:	e7e8      	b.n	800dc3a <_strtod_l+0x8c2>
 800dc68:	ea53 030a 	orrs.w	r3, r3, sl
 800dc6c:	d08c      	beq.n	800db88 <_strtod_l+0x810>
 800dc6e:	9b08      	ldr	r3, [sp, #32]
 800dc70:	b1db      	cbz	r3, 800dcaa <_strtod_l+0x932>
 800dc72:	423b      	tst	r3, r7
 800dc74:	d0ef      	beq.n	800dc56 <_strtod_l+0x8de>
 800dc76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc78:	9a04      	ldr	r2, [sp, #16]
 800dc7a:	4650      	mov	r0, sl
 800dc7c:	4659      	mov	r1, fp
 800dc7e:	b1c3      	cbz	r3, 800dcb2 <_strtod_l+0x93a>
 800dc80:	f7ff fb5e 	bl	800d340 <sulp>
 800dc84:	4602      	mov	r2, r0
 800dc86:	460b      	mov	r3, r1
 800dc88:	ec51 0b18 	vmov	r0, r1, d8
 800dc8c:	f7f2 fb06 	bl	800029c <__adddf3>
 800dc90:	4682      	mov	sl, r0
 800dc92:	468b      	mov	fp, r1
 800dc94:	e7df      	b.n	800dc56 <_strtod_l+0x8de>
 800dc96:	4013      	ands	r3, r2
 800dc98:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800dc9c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800dca0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dca4:	f04f 3aff 	mov.w	sl, #4294967295
 800dca8:	e7d5      	b.n	800dc56 <_strtod_l+0x8de>
 800dcaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dcac:	ea13 0f0a 	tst.w	r3, sl
 800dcb0:	e7e0      	b.n	800dc74 <_strtod_l+0x8fc>
 800dcb2:	f7ff fb45 	bl	800d340 <sulp>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	460b      	mov	r3, r1
 800dcba:	ec51 0b18 	vmov	r0, r1, d8
 800dcbe:	f7f2 faeb 	bl	8000298 <__aeabi_dsub>
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	4682      	mov	sl, r0
 800dcc8:	468b      	mov	fp, r1
 800dcca:	f7f2 ff05 	bl	8000ad8 <__aeabi_dcmpeq>
 800dcce:	2800      	cmp	r0, #0
 800dcd0:	d0c1      	beq.n	800dc56 <_strtod_l+0x8de>
 800dcd2:	e611      	b.n	800d8f8 <_strtod_l+0x580>
 800dcd4:	fffffc02 	.word	0xfffffc02
 800dcd8:	7ff00000 	.word	0x7ff00000
 800dcdc:	39500000 	.word	0x39500000
 800dce0:	000fffff 	.word	0x000fffff
 800dce4:	7fefffff 	.word	0x7fefffff
 800dce8:	08014858 	.word	0x08014858
 800dcec:	4631      	mov	r1, r6
 800dcee:	4628      	mov	r0, r5
 800dcf0:	f002 f828 	bl	800fd44 <__ratio>
 800dcf4:	ec59 8b10 	vmov	r8, r9, d0
 800dcf8:	ee10 0a10 	vmov	r0, s0
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dd02:	4649      	mov	r1, r9
 800dd04:	f7f2 fefc 	bl	8000b00 <__aeabi_dcmple>
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	d07a      	beq.n	800de02 <_strtod_l+0xa8a>
 800dd0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d04a      	beq.n	800dda8 <_strtod_l+0xa30>
 800dd12:	4b95      	ldr	r3, [pc, #596]	; (800df68 <_strtod_l+0xbf0>)
 800dd14:	2200      	movs	r2, #0
 800dd16:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dd1a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800df68 <_strtod_l+0xbf0>
 800dd1e:	f04f 0800 	mov.w	r8, #0
 800dd22:	4b92      	ldr	r3, [pc, #584]	; (800df6c <_strtod_l+0xbf4>)
 800dd24:	403b      	ands	r3, r7
 800dd26:	930d      	str	r3, [sp, #52]	; 0x34
 800dd28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dd2a:	4b91      	ldr	r3, [pc, #580]	; (800df70 <_strtod_l+0xbf8>)
 800dd2c:	429a      	cmp	r2, r3
 800dd2e:	f040 80b0 	bne.w	800de92 <_strtod_l+0xb1a>
 800dd32:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dd36:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800dd3a:	ec4b ab10 	vmov	d0, sl, fp
 800dd3e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800dd42:	f001 ff27 	bl	800fb94 <__ulp>
 800dd46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dd4a:	ec53 2b10 	vmov	r2, r3, d0
 800dd4e:	f7f2 fc5b 	bl	8000608 <__aeabi_dmul>
 800dd52:	4652      	mov	r2, sl
 800dd54:	465b      	mov	r3, fp
 800dd56:	f7f2 faa1 	bl	800029c <__adddf3>
 800dd5a:	460b      	mov	r3, r1
 800dd5c:	4983      	ldr	r1, [pc, #524]	; (800df6c <_strtod_l+0xbf4>)
 800dd5e:	4a85      	ldr	r2, [pc, #532]	; (800df74 <_strtod_l+0xbfc>)
 800dd60:	4019      	ands	r1, r3
 800dd62:	4291      	cmp	r1, r2
 800dd64:	4682      	mov	sl, r0
 800dd66:	d960      	bls.n	800de2a <_strtod_l+0xab2>
 800dd68:	ee18 3a90 	vmov	r3, s17
 800dd6c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800dd70:	4293      	cmp	r3, r2
 800dd72:	d104      	bne.n	800dd7e <_strtod_l+0xa06>
 800dd74:	ee18 3a10 	vmov	r3, s16
 800dd78:	3301      	adds	r3, #1
 800dd7a:	f43f ad45 	beq.w	800d808 <_strtod_l+0x490>
 800dd7e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800df80 <_strtod_l+0xc08>
 800dd82:	f04f 3aff 	mov.w	sl, #4294967295
 800dd86:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f001 fbd1 	bl	800f530 <_Bfree>
 800dd8e:	9905      	ldr	r1, [sp, #20]
 800dd90:	4620      	mov	r0, r4
 800dd92:	f001 fbcd 	bl	800f530 <_Bfree>
 800dd96:	4631      	mov	r1, r6
 800dd98:	4620      	mov	r0, r4
 800dd9a:	f001 fbc9 	bl	800f530 <_Bfree>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	4620      	mov	r0, r4
 800dda2:	f001 fbc5 	bl	800f530 <_Bfree>
 800dda6:	e61a      	b.n	800d9de <_strtod_l+0x666>
 800dda8:	f1ba 0f00 	cmp.w	sl, #0
 800ddac:	d11b      	bne.n	800dde6 <_strtod_l+0xa6e>
 800ddae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddb2:	b9f3      	cbnz	r3, 800ddf2 <_strtod_l+0xa7a>
 800ddb4:	4b6c      	ldr	r3, [pc, #432]	; (800df68 <_strtod_l+0xbf0>)
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	4640      	mov	r0, r8
 800ddba:	4649      	mov	r1, r9
 800ddbc:	f7f2 fe96 	bl	8000aec <__aeabi_dcmplt>
 800ddc0:	b9d0      	cbnz	r0, 800ddf8 <_strtod_l+0xa80>
 800ddc2:	4640      	mov	r0, r8
 800ddc4:	4649      	mov	r1, r9
 800ddc6:	4b6c      	ldr	r3, [pc, #432]	; (800df78 <_strtod_l+0xc00>)
 800ddc8:	2200      	movs	r2, #0
 800ddca:	f7f2 fc1d 	bl	8000608 <__aeabi_dmul>
 800ddce:	4680      	mov	r8, r0
 800ddd0:	4689      	mov	r9, r1
 800ddd2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ddd6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ddda:	9315      	str	r3, [sp, #84]	; 0x54
 800dddc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800dde0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dde4:	e79d      	b.n	800dd22 <_strtod_l+0x9aa>
 800dde6:	f1ba 0f01 	cmp.w	sl, #1
 800ddea:	d102      	bne.n	800ddf2 <_strtod_l+0xa7a>
 800ddec:	2f00      	cmp	r7, #0
 800ddee:	f43f ad83 	beq.w	800d8f8 <_strtod_l+0x580>
 800ddf2:	4b62      	ldr	r3, [pc, #392]	; (800df7c <_strtod_l+0xc04>)
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	e78e      	b.n	800dd16 <_strtod_l+0x99e>
 800ddf8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800df78 <_strtod_l+0xc00>
 800ddfc:	f04f 0800 	mov.w	r8, #0
 800de00:	e7e7      	b.n	800ddd2 <_strtod_l+0xa5a>
 800de02:	4b5d      	ldr	r3, [pc, #372]	; (800df78 <_strtod_l+0xc00>)
 800de04:	4640      	mov	r0, r8
 800de06:	4649      	mov	r1, r9
 800de08:	2200      	movs	r2, #0
 800de0a:	f7f2 fbfd 	bl	8000608 <__aeabi_dmul>
 800de0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de10:	4680      	mov	r8, r0
 800de12:	4689      	mov	r9, r1
 800de14:	b933      	cbnz	r3, 800de24 <_strtod_l+0xaac>
 800de16:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de1a:	900e      	str	r0, [sp, #56]	; 0x38
 800de1c:	930f      	str	r3, [sp, #60]	; 0x3c
 800de1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800de22:	e7dd      	b.n	800dde0 <_strtod_l+0xa68>
 800de24:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800de28:	e7f9      	b.n	800de1e <_strtod_l+0xaa6>
 800de2a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800de2e:	9b04      	ldr	r3, [sp, #16]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d1a8      	bne.n	800dd86 <_strtod_l+0xa0e>
 800de34:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800de3a:	0d1b      	lsrs	r3, r3, #20
 800de3c:	051b      	lsls	r3, r3, #20
 800de3e:	429a      	cmp	r2, r3
 800de40:	d1a1      	bne.n	800dd86 <_strtod_l+0xa0e>
 800de42:	4640      	mov	r0, r8
 800de44:	4649      	mov	r1, r9
 800de46:	f7f2 ff3f 	bl	8000cc8 <__aeabi_d2lz>
 800de4a:	f7f2 fbaf 	bl	80005ac <__aeabi_l2d>
 800de4e:	4602      	mov	r2, r0
 800de50:	460b      	mov	r3, r1
 800de52:	4640      	mov	r0, r8
 800de54:	4649      	mov	r1, r9
 800de56:	f7f2 fa1f 	bl	8000298 <__aeabi_dsub>
 800de5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800de5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de60:	ea43 030a 	orr.w	r3, r3, sl
 800de64:	4313      	orrs	r3, r2
 800de66:	4680      	mov	r8, r0
 800de68:	4689      	mov	r9, r1
 800de6a:	d055      	beq.n	800df18 <_strtod_l+0xba0>
 800de6c:	a336      	add	r3, pc, #216	; (adr r3, 800df48 <_strtod_l+0xbd0>)
 800de6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de72:	f7f2 fe3b 	bl	8000aec <__aeabi_dcmplt>
 800de76:	2800      	cmp	r0, #0
 800de78:	f47f acd0 	bne.w	800d81c <_strtod_l+0x4a4>
 800de7c:	a334      	add	r3, pc, #208	; (adr r3, 800df50 <_strtod_l+0xbd8>)
 800de7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de82:	4640      	mov	r0, r8
 800de84:	4649      	mov	r1, r9
 800de86:	f7f2 fe4f 	bl	8000b28 <__aeabi_dcmpgt>
 800de8a:	2800      	cmp	r0, #0
 800de8c:	f43f af7b 	beq.w	800dd86 <_strtod_l+0xa0e>
 800de90:	e4c4      	b.n	800d81c <_strtod_l+0x4a4>
 800de92:	9b04      	ldr	r3, [sp, #16]
 800de94:	b333      	cbz	r3, 800dee4 <_strtod_l+0xb6c>
 800de96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800de98:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800de9c:	d822      	bhi.n	800dee4 <_strtod_l+0xb6c>
 800de9e:	a32e      	add	r3, pc, #184	; (adr r3, 800df58 <_strtod_l+0xbe0>)
 800dea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea4:	4640      	mov	r0, r8
 800dea6:	4649      	mov	r1, r9
 800dea8:	f7f2 fe2a 	bl	8000b00 <__aeabi_dcmple>
 800deac:	b1a0      	cbz	r0, 800ded8 <_strtod_l+0xb60>
 800deae:	4649      	mov	r1, r9
 800deb0:	4640      	mov	r0, r8
 800deb2:	f7f2 fe81 	bl	8000bb8 <__aeabi_d2uiz>
 800deb6:	2801      	cmp	r0, #1
 800deb8:	bf38      	it	cc
 800deba:	2001      	movcc	r0, #1
 800debc:	f7f2 fb2a 	bl	8000514 <__aeabi_ui2d>
 800dec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dec2:	4680      	mov	r8, r0
 800dec4:	4689      	mov	r9, r1
 800dec6:	bb23      	cbnz	r3, 800df12 <_strtod_l+0xb9a>
 800dec8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800decc:	9010      	str	r0, [sp, #64]	; 0x40
 800dece:	9311      	str	r3, [sp, #68]	; 0x44
 800ded0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ded4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ded8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800deda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dedc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800dee0:	1a9b      	subs	r3, r3, r2
 800dee2:	9309      	str	r3, [sp, #36]	; 0x24
 800dee4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dee8:	eeb0 0a48 	vmov.f32	s0, s16
 800deec:	eef0 0a68 	vmov.f32	s1, s17
 800def0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800def4:	f001 fe4e 	bl	800fb94 <__ulp>
 800def8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800defc:	ec53 2b10 	vmov	r2, r3, d0
 800df00:	f7f2 fb82 	bl	8000608 <__aeabi_dmul>
 800df04:	ec53 2b18 	vmov	r2, r3, d8
 800df08:	f7f2 f9c8 	bl	800029c <__adddf3>
 800df0c:	4682      	mov	sl, r0
 800df0e:	468b      	mov	fp, r1
 800df10:	e78d      	b.n	800de2e <_strtod_l+0xab6>
 800df12:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800df16:	e7db      	b.n	800ded0 <_strtod_l+0xb58>
 800df18:	a311      	add	r3, pc, #68	; (adr r3, 800df60 <_strtod_l+0xbe8>)
 800df1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df1e:	f7f2 fde5 	bl	8000aec <__aeabi_dcmplt>
 800df22:	e7b2      	b.n	800de8a <_strtod_l+0xb12>
 800df24:	2300      	movs	r3, #0
 800df26:	930a      	str	r3, [sp, #40]	; 0x28
 800df28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800df2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df2c:	6013      	str	r3, [r2, #0]
 800df2e:	f7ff ba6b 	b.w	800d408 <_strtod_l+0x90>
 800df32:	2a65      	cmp	r2, #101	; 0x65
 800df34:	f43f ab5f 	beq.w	800d5f6 <_strtod_l+0x27e>
 800df38:	2a45      	cmp	r2, #69	; 0x45
 800df3a:	f43f ab5c 	beq.w	800d5f6 <_strtod_l+0x27e>
 800df3e:	2301      	movs	r3, #1
 800df40:	f7ff bb94 	b.w	800d66c <_strtod_l+0x2f4>
 800df44:	f3af 8000 	nop.w
 800df48:	94a03595 	.word	0x94a03595
 800df4c:	3fdfffff 	.word	0x3fdfffff
 800df50:	35afe535 	.word	0x35afe535
 800df54:	3fe00000 	.word	0x3fe00000
 800df58:	ffc00000 	.word	0xffc00000
 800df5c:	41dfffff 	.word	0x41dfffff
 800df60:	94a03595 	.word	0x94a03595
 800df64:	3fcfffff 	.word	0x3fcfffff
 800df68:	3ff00000 	.word	0x3ff00000
 800df6c:	7ff00000 	.word	0x7ff00000
 800df70:	7fe00000 	.word	0x7fe00000
 800df74:	7c9fffff 	.word	0x7c9fffff
 800df78:	3fe00000 	.word	0x3fe00000
 800df7c:	bff00000 	.word	0xbff00000
 800df80:	7fefffff 	.word	0x7fefffff

0800df84 <_strtod_r>:
 800df84:	4b01      	ldr	r3, [pc, #4]	; (800df8c <_strtod_r+0x8>)
 800df86:	f7ff b9f7 	b.w	800d378 <_strtod_l>
 800df8a:	bf00      	nop
 800df8c:	20000174 	.word	0x20000174

0800df90 <_strtol_l.constprop.0>:
 800df90:	2b01      	cmp	r3, #1
 800df92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df96:	d001      	beq.n	800df9c <_strtol_l.constprop.0+0xc>
 800df98:	2b24      	cmp	r3, #36	; 0x24
 800df9a:	d906      	bls.n	800dfaa <_strtol_l.constprop.0+0x1a>
 800df9c:	f7fe f9fe 	bl	800c39c <__errno>
 800dfa0:	2316      	movs	r3, #22
 800dfa2:	6003      	str	r3, [r0, #0]
 800dfa4:	2000      	movs	r0, #0
 800dfa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfaa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e090 <_strtol_l.constprop.0+0x100>
 800dfae:	460d      	mov	r5, r1
 800dfb0:	462e      	mov	r6, r5
 800dfb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dfb6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800dfba:	f017 0708 	ands.w	r7, r7, #8
 800dfbe:	d1f7      	bne.n	800dfb0 <_strtol_l.constprop.0+0x20>
 800dfc0:	2c2d      	cmp	r4, #45	; 0x2d
 800dfc2:	d132      	bne.n	800e02a <_strtol_l.constprop.0+0x9a>
 800dfc4:	782c      	ldrb	r4, [r5, #0]
 800dfc6:	2701      	movs	r7, #1
 800dfc8:	1cb5      	adds	r5, r6, #2
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d05b      	beq.n	800e086 <_strtol_l.constprop.0+0xf6>
 800dfce:	2b10      	cmp	r3, #16
 800dfd0:	d109      	bne.n	800dfe6 <_strtol_l.constprop.0+0x56>
 800dfd2:	2c30      	cmp	r4, #48	; 0x30
 800dfd4:	d107      	bne.n	800dfe6 <_strtol_l.constprop.0+0x56>
 800dfd6:	782c      	ldrb	r4, [r5, #0]
 800dfd8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800dfdc:	2c58      	cmp	r4, #88	; 0x58
 800dfde:	d14d      	bne.n	800e07c <_strtol_l.constprop.0+0xec>
 800dfe0:	786c      	ldrb	r4, [r5, #1]
 800dfe2:	2310      	movs	r3, #16
 800dfe4:	3502      	adds	r5, #2
 800dfe6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800dfea:	f108 38ff 	add.w	r8, r8, #4294967295
 800dfee:	f04f 0c00 	mov.w	ip, #0
 800dff2:	fbb8 f9f3 	udiv	r9, r8, r3
 800dff6:	4666      	mov	r6, ip
 800dff8:	fb03 8a19 	mls	sl, r3, r9, r8
 800dffc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800e000:	f1be 0f09 	cmp.w	lr, #9
 800e004:	d816      	bhi.n	800e034 <_strtol_l.constprop.0+0xa4>
 800e006:	4674      	mov	r4, lr
 800e008:	42a3      	cmp	r3, r4
 800e00a:	dd24      	ble.n	800e056 <_strtol_l.constprop.0+0xc6>
 800e00c:	f1bc 0f00 	cmp.w	ip, #0
 800e010:	db1e      	blt.n	800e050 <_strtol_l.constprop.0+0xc0>
 800e012:	45b1      	cmp	r9, r6
 800e014:	d31c      	bcc.n	800e050 <_strtol_l.constprop.0+0xc0>
 800e016:	d101      	bne.n	800e01c <_strtol_l.constprop.0+0x8c>
 800e018:	45a2      	cmp	sl, r4
 800e01a:	db19      	blt.n	800e050 <_strtol_l.constprop.0+0xc0>
 800e01c:	fb06 4603 	mla	r6, r6, r3, r4
 800e020:	f04f 0c01 	mov.w	ip, #1
 800e024:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e028:	e7e8      	b.n	800dffc <_strtol_l.constprop.0+0x6c>
 800e02a:	2c2b      	cmp	r4, #43	; 0x2b
 800e02c:	bf04      	itt	eq
 800e02e:	782c      	ldrbeq	r4, [r5, #0]
 800e030:	1cb5      	addeq	r5, r6, #2
 800e032:	e7ca      	b.n	800dfca <_strtol_l.constprop.0+0x3a>
 800e034:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800e038:	f1be 0f19 	cmp.w	lr, #25
 800e03c:	d801      	bhi.n	800e042 <_strtol_l.constprop.0+0xb2>
 800e03e:	3c37      	subs	r4, #55	; 0x37
 800e040:	e7e2      	b.n	800e008 <_strtol_l.constprop.0+0x78>
 800e042:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800e046:	f1be 0f19 	cmp.w	lr, #25
 800e04a:	d804      	bhi.n	800e056 <_strtol_l.constprop.0+0xc6>
 800e04c:	3c57      	subs	r4, #87	; 0x57
 800e04e:	e7db      	b.n	800e008 <_strtol_l.constprop.0+0x78>
 800e050:	f04f 3cff 	mov.w	ip, #4294967295
 800e054:	e7e6      	b.n	800e024 <_strtol_l.constprop.0+0x94>
 800e056:	f1bc 0f00 	cmp.w	ip, #0
 800e05a:	da05      	bge.n	800e068 <_strtol_l.constprop.0+0xd8>
 800e05c:	2322      	movs	r3, #34	; 0x22
 800e05e:	6003      	str	r3, [r0, #0]
 800e060:	4646      	mov	r6, r8
 800e062:	b942      	cbnz	r2, 800e076 <_strtol_l.constprop.0+0xe6>
 800e064:	4630      	mov	r0, r6
 800e066:	e79e      	b.n	800dfa6 <_strtol_l.constprop.0+0x16>
 800e068:	b107      	cbz	r7, 800e06c <_strtol_l.constprop.0+0xdc>
 800e06a:	4276      	negs	r6, r6
 800e06c:	2a00      	cmp	r2, #0
 800e06e:	d0f9      	beq.n	800e064 <_strtol_l.constprop.0+0xd4>
 800e070:	f1bc 0f00 	cmp.w	ip, #0
 800e074:	d000      	beq.n	800e078 <_strtol_l.constprop.0+0xe8>
 800e076:	1e69      	subs	r1, r5, #1
 800e078:	6011      	str	r1, [r2, #0]
 800e07a:	e7f3      	b.n	800e064 <_strtol_l.constprop.0+0xd4>
 800e07c:	2430      	movs	r4, #48	; 0x30
 800e07e:	2b00      	cmp	r3, #0
 800e080:	d1b1      	bne.n	800dfe6 <_strtol_l.constprop.0+0x56>
 800e082:	2308      	movs	r3, #8
 800e084:	e7af      	b.n	800dfe6 <_strtol_l.constprop.0+0x56>
 800e086:	2c30      	cmp	r4, #48	; 0x30
 800e088:	d0a5      	beq.n	800dfd6 <_strtol_l.constprop.0+0x46>
 800e08a:	230a      	movs	r3, #10
 800e08c:	e7ab      	b.n	800dfe6 <_strtol_l.constprop.0+0x56>
 800e08e:	bf00      	nop
 800e090:	08014881 	.word	0x08014881

0800e094 <_strtol_r>:
 800e094:	f7ff bf7c 	b.w	800df90 <_strtol_l.constprop.0>

0800e098 <quorem>:
 800e098:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e09c:	6903      	ldr	r3, [r0, #16]
 800e09e:	690c      	ldr	r4, [r1, #16]
 800e0a0:	42a3      	cmp	r3, r4
 800e0a2:	4607      	mov	r7, r0
 800e0a4:	f2c0 8081 	blt.w	800e1aa <quorem+0x112>
 800e0a8:	3c01      	subs	r4, #1
 800e0aa:	f101 0814 	add.w	r8, r1, #20
 800e0ae:	f100 0514 	add.w	r5, r0, #20
 800e0b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e0b6:	9301      	str	r3, [sp, #4]
 800e0b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e0bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e0c0:	3301      	adds	r3, #1
 800e0c2:	429a      	cmp	r2, r3
 800e0c4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e0c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e0cc:	fbb2 f6f3 	udiv	r6, r2, r3
 800e0d0:	d331      	bcc.n	800e136 <quorem+0x9e>
 800e0d2:	f04f 0e00 	mov.w	lr, #0
 800e0d6:	4640      	mov	r0, r8
 800e0d8:	46ac      	mov	ip, r5
 800e0da:	46f2      	mov	sl, lr
 800e0dc:	f850 2b04 	ldr.w	r2, [r0], #4
 800e0e0:	b293      	uxth	r3, r2
 800e0e2:	fb06 e303 	mla	r3, r6, r3, lr
 800e0e6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e0ea:	b29b      	uxth	r3, r3
 800e0ec:	ebaa 0303 	sub.w	r3, sl, r3
 800e0f0:	f8dc a000 	ldr.w	sl, [ip]
 800e0f4:	0c12      	lsrs	r2, r2, #16
 800e0f6:	fa13 f38a 	uxtah	r3, r3, sl
 800e0fa:	fb06 e202 	mla	r2, r6, r2, lr
 800e0fe:	9300      	str	r3, [sp, #0]
 800e100:	9b00      	ldr	r3, [sp, #0]
 800e102:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e106:	b292      	uxth	r2, r2
 800e108:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e10c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e110:	f8bd 3000 	ldrh.w	r3, [sp]
 800e114:	4581      	cmp	r9, r0
 800e116:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e11a:	f84c 3b04 	str.w	r3, [ip], #4
 800e11e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e122:	d2db      	bcs.n	800e0dc <quorem+0x44>
 800e124:	f855 300b 	ldr.w	r3, [r5, fp]
 800e128:	b92b      	cbnz	r3, 800e136 <quorem+0x9e>
 800e12a:	9b01      	ldr	r3, [sp, #4]
 800e12c:	3b04      	subs	r3, #4
 800e12e:	429d      	cmp	r5, r3
 800e130:	461a      	mov	r2, r3
 800e132:	d32e      	bcc.n	800e192 <quorem+0xfa>
 800e134:	613c      	str	r4, [r7, #16]
 800e136:	4638      	mov	r0, r7
 800e138:	f001 fc86 	bl	800fa48 <__mcmp>
 800e13c:	2800      	cmp	r0, #0
 800e13e:	db24      	blt.n	800e18a <quorem+0xf2>
 800e140:	3601      	adds	r6, #1
 800e142:	4628      	mov	r0, r5
 800e144:	f04f 0c00 	mov.w	ip, #0
 800e148:	f858 2b04 	ldr.w	r2, [r8], #4
 800e14c:	f8d0 e000 	ldr.w	lr, [r0]
 800e150:	b293      	uxth	r3, r2
 800e152:	ebac 0303 	sub.w	r3, ip, r3
 800e156:	0c12      	lsrs	r2, r2, #16
 800e158:	fa13 f38e 	uxtah	r3, r3, lr
 800e15c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e160:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e164:	b29b      	uxth	r3, r3
 800e166:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e16a:	45c1      	cmp	r9, r8
 800e16c:	f840 3b04 	str.w	r3, [r0], #4
 800e170:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e174:	d2e8      	bcs.n	800e148 <quorem+0xb0>
 800e176:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e17a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e17e:	b922      	cbnz	r2, 800e18a <quorem+0xf2>
 800e180:	3b04      	subs	r3, #4
 800e182:	429d      	cmp	r5, r3
 800e184:	461a      	mov	r2, r3
 800e186:	d30a      	bcc.n	800e19e <quorem+0x106>
 800e188:	613c      	str	r4, [r7, #16]
 800e18a:	4630      	mov	r0, r6
 800e18c:	b003      	add	sp, #12
 800e18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e192:	6812      	ldr	r2, [r2, #0]
 800e194:	3b04      	subs	r3, #4
 800e196:	2a00      	cmp	r2, #0
 800e198:	d1cc      	bne.n	800e134 <quorem+0x9c>
 800e19a:	3c01      	subs	r4, #1
 800e19c:	e7c7      	b.n	800e12e <quorem+0x96>
 800e19e:	6812      	ldr	r2, [r2, #0]
 800e1a0:	3b04      	subs	r3, #4
 800e1a2:	2a00      	cmp	r2, #0
 800e1a4:	d1f0      	bne.n	800e188 <quorem+0xf0>
 800e1a6:	3c01      	subs	r4, #1
 800e1a8:	e7eb      	b.n	800e182 <quorem+0xea>
 800e1aa:	2000      	movs	r0, #0
 800e1ac:	e7ee      	b.n	800e18c <quorem+0xf4>
	...

0800e1b0 <_dtoa_r>:
 800e1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b4:	ed2d 8b04 	vpush	{d8-d9}
 800e1b8:	ec57 6b10 	vmov	r6, r7, d0
 800e1bc:	b093      	sub	sp, #76	; 0x4c
 800e1be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e1c0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e1c4:	9106      	str	r1, [sp, #24]
 800e1c6:	ee10 aa10 	vmov	sl, s0
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	9209      	str	r2, [sp, #36]	; 0x24
 800e1ce:	930c      	str	r3, [sp, #48]	; 0x30
 800e1d0:	46bb      	mov	fp, r7
 800e1d2:	b975      	cbnz	r5, 800e1f2 <_dtoa_r+0x42>
 800e1d4:	2010      	movs	r0, #16
 800e1d6:	f7fe f90b 	bl	800c3f0 <malloc>
 800e1da:	4602      	mov	r2, r0
 800e1dc:	6260      	str	r0, [r4, #36]	; 0x24
 800e1de:	b920      	cbnz	r0, 800e1ea <_dtoa_r+0x3a>
 800e1e0:	4ba7      	ldr	r3, [pc, #668]	; (800e480 <_dtoa_r+0x2d0>)
 800e1e2:	21ea      	movs	r1, #234	; 0xea
 800e1e4:	48a7      	ldr	r0, [pc, #668]	; (800e484 <_dtoa_r+0x2d4>)
 800e1e6:	f001 ffe7 	bl	80101b8 <__assert_func>
 800e1ea:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e1ee:	6005      	str	r5, [r0, #0]
 800e1f0:	60c5      	str	r5, [r0, #12]
 800e1f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e1f4:	6819      	ldr	r1, [r3, #0]
 800e1f6:	b151      	cbz	r1, 800e20e <_dtoa_r+0x5e>
 800e1f8:	685a      	ldr	r2, [r3, #4]
 800e1fa:	604a      	str	r2, [r1, #4]
 800e1fc:	2301      	movs	r3, #1
 800e1fe:	4093      	lsls	r3, r2
 800e200:	608b      	str	r3, [r1, #8]
 800e202:	4620      	mov	r0, r4
 800e204:	f001 f994 	bl	800f530 <_Bfree>
 800e208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e20a:	2200      	movs	r2, #0
 800e20c:	601a      	str	r2, [r3, #0]
 800e20e:	1e3b      	subs	r3, r7, #0
 800e210:	bfaa      	itet	ge
 800e212:	2300      	movge	r3, #0
 800e214:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e218:	f8c8 3000 	strge.w	r3, [r8]
 800e21c:	4b9a      	ldr	r3, [pc, #616]	; (800e488 <_dtoa_r+0x2d8>)
 800e21e:	bfbc      	itt	lt
 800e220:	2201      	movlt	r2, #1
 800e222:	f8c8 2000 	strlt.w	r2, [r8]
 800e226:	ea33 030b 	bics.w	r3, r3, fp
 800e22a:	d11b      	bne.n	800e264 <_dtoa_r+0xb4>
 800e22c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e22e:	f242 730f 	movw	r3, #9999	; 0x270f
 800e232:	6013      	str	r3, [r2, #0]
 800e234:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e238:	4333      	orrs	r3, r6
 800e23a:	f000 8592 	beq.w	800ed62 <_dtoa_r+0xbb2>
 800e23e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e240:	b963      	cbnz	r3, 800e25c <_dtoa_r+0xac>
 800e242:	4b92      	ldr	r3, [pc, #584]	; (800e48c <_dtoa_r+0x2dc>)
 800e244:	e022      	b.n	800e28c <_dtoa_r+0xdc>
 800e246:	4b92      	ldr	r3, [pc, #584]	; (800e490 <_dtoa_r+0x2e0>)
 800e248:	9301      	str	r3, [sp, #4]
 800e24a:	3308      	adds	r3, #8
 800e24c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e24e:	6013      	str	r3, [r2, #0]
 800e250:	9801      	ldr	r0, [sp, #4]
 800e252:	b013      	add	sp, #76	; 0x4c
 800e254:	ecbd 8b04 	vpop	{d8-d9}
 800e258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e25c:	4b8b      	ldr	r3, [pc, #556]	; (800e48c <_dtoa_r+0x2dc>)
 800e25e:	9301      	str	r3, [sp, #4]
 800e260:	3303      	adds	r3, #3
 800e262:	e7f3      	b.n	800e24c <_dtoa_r+0x9c>
 800e264:	2200      	movs	r2, #0
 800e266:	2300      	movs	r3, #0
 800e268:	4650      	mov	r0, sl
 800e26a:	4659      	mov	r1, fp
 800e26c:	f7f2 fc34 	bl	8000ad8 <__aeabi_dcmpeq>
 800e270:	ec4b ab19 	vmov	d9, sl, fp
 800e274:	4680      	mov	r8, r0
 800e276:	b158      	cbz	r0, 800e290 <_dtoa_r+0xe0>
 800e278:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e27a:	2301      	movs	r3, #1
 800e27c:	6013      	str	r3, [r2, #0]
 800e27e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e280:	2b00      	cmp	r3, #0
 800e282:	f000 856b 	beq.w	800ed5c <_dtoa_r+0xbac>
 800e286:	4883      	ldr	r0, [pc, #524]	; (800e494 <_dtoa_r+0x2e4>)
 800e288:	6018      	str	r0, [r3, #0]
 800e28a:	1e43      	subs	r3, r0, #1
 800e28c:	9301      	str	r3, [sp, #4]
 800e28e:	e7df      	b.n	800e250 <_dtoa_r+0xa0>
 800e290:	ec4b ab10 	vmov	d0, sl, fp
 800e294:	aa10      	add	r2, sp, #64	; 0x40
 800e296:	a911      	add	r1, sp, #68	; 0x44
 800e298:	4620      	mov	r0, r4
 800e29a:	f001 fcf7 	bl	800fc8c <__d2b>
 800e29e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800e2a2:	ee08 0a10 	vmov	s16, r0
 800e2a6:	2d00      	cmp	r5, #0
 800e2a8:	f000 8084 	beq.w	800e3b4 <_dtoa_r+0x204>
 800e2ac:	ee19 3a90 	vmov	r3, s19
 800e2b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e2b4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e2b8:	4656      	mov	r6, sl
 800e2ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e2be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e2c2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800e2c6:	4b74      	ldr	r3, [pc, #464]	; (800e498 <_dtoa_r+0x2e8>)
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	4630      	mov	r0, r6
 800e2cc:	4639      	mov	r1, r7
 800e2ce:	f7f1 ffe3 	bl	8000298 <__aeabi_dsub>
 800e2d2:	a365      	add	r3, pc, #404	; (adr r3, 800e468 <_dtoa_r+0x2b8>)
 800e2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d8:	f7f2 f996 	bl	8000608 <__aeabi_dmul>
 800e2dc:	a364      	add	r3, pc, #400	; (adr r3, 800e470 <_dtoa_r+0x2c0>)
 800e2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e2:	f7f1 ffdb 	bl	800029c <__adddf3>
 800e2e6:	4606      	mov	r6, r0
 800e2e8:	4628      	mov	r0, r5
 800e2ea:	460f      	mov	r7, r1
 800e2ec:	f7f2 f922 	bl	8000534 <__aeabi_i2d>
 800e2f0:	a361      	add	r3, pc, #388	; (adr r3, 800e478 <_dtoa_r+0x2c8>)
 800e2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f6:	f7f2 f987 	bl	8000608 <__aeabi_dmul>
 800e2fa:	4602      	mov	r2, r0
 800e2fc:	460b      	mov	r3, r1
 800e2fe:	4630      	mov	r0, r6
 800e300:	4639      	mov	r1, r7
 800e302:	f7f1 ffcb 	bl	800029c <__adddf3>
 800e306:	4606      	mov	r6, r0
 800e308:	460f      	mov	r7, r1
 800e30a:	f7f2 fc2d 	bl	8000b68 <__aeabi_d2iz>
 800e30e:	2200      	movs	r2, #0
 800e310:	9000      	str	r0, [sp, #0]
 800e312:	2300      	movs	r3, #0
 800e314:	4630      	mov	r0, r6
 800e316:	4639      	mov	r1, r7
 800e318:	f7f2 fbe8 	bl	8000aec <__aeabi_dcmplt>
 800e31c:	b150      	cbz	r0, 800e334 <_dtoa_r+0x184>
 800e31e:	9800      	ldr	r0, [sp, #0]
 800e320:	f7f2 f908 	bl	8000534 <__aeabi_i2d>
 800e324:	4632      	mov	r2, r6
 800e326:	463b      	mov	r3, r7
 800e328:	f7f2 fbd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800e32c:	b910      	cbnz	r0, 800e334 <_dtoa_r+0x184>
 800e32e:	9b00      	ldr	r3, [sp, #0]
 800e330:	3b01      	subs	r3, #1
 800e332:	9300      	str	r3, [sp, #0]
 800e334:	9b00      	ldr	r3, [sp, #0]
 800e336:	2b16      	cmp	r3, #22
 800e338:	d85a      	bhi.n	800e3f0 <_dtoa_r+0x240>
 800e33a:	9a00      	ldr	r2, [sp, #0]
 800e33c:	4b57      	ldr	r3, [pc, #348]	; (800e49c <_dtoa_r+0x2ec>)
 800e33e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e342:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e346:	ec51 0b19 	vmov	r0, r1, d9
 800e34a:	f7f2 fbcf 	bl	8000aec <__aeabi_dcmplt>
 800e34e:	2800      	cmp	r0, #0
 800e350:	d050      	beq.n	800e3f4 <_dtoa_r+0x244>
 800e352:	9b00      	ldr	r3, [sp, #0]
 800e354:	3b01      	subs	r3, #1
 800e356:	9300      	str	r3, [sp, #0]
 800e358:	2300      	movs	r3, #0
 800e35a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e35c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e35e:	1b5d      	subs	r5, r3, r5
 800e360:	1e6b      	subs	r3, r5, #1
 800e362:	9305      	str	r3, [sp, #20]
 800e364:	bf45      	ittet	mi
 800e366:	f1c5 0301 	rsbmi	r3, r5, #1
 800e36a:	9304      	strmi	r3, [sp, #16]
 800e36c:	2300      	movpl	r3, #0
 800e36e:	2300      	movmi	r3, #0
 800e370:	bf4c      	ite	mi
 800e372:	9305      	strmi	r3, [sp, #20]
 800e374:	9304      	strpl	r3, [sp, #16]
 800e376:	9b00      	ldr	r3, [sp, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	db3d      	blt.n	800e3f8 <_dtoa_r+0x248>
 800e37c:	9b05      	ldr	r3, [sp, #20]
 800e37e:	9a00      	ldr	r2, [sp, #0]
 800e380:	920a      	str	r2, [sp, #40]	; 0x28
 800e382:	4413      	add	r3, r2
 800e384:	9305      	str	r3, [sp, #20]
 800e386:	2300      	movs	r3, #0
 800e388:	9307      	str	r3, [sp, #28]
 800e38a:	9b06      	ldr	r3, [sp, #24]
 800e38c:	2b09      	cmp	r3, #9
 800e38e:	f200 8089 	bhi.w	800e4a4 <_dtoa_r+0x2f4>
 800e392:	2b05      	cmp	r3, #5
 800e394:	bfc4      	itt	gt
 800e396:	3b04      	subgt	r3, #4
 800e398:	9306      	strgt	r3, [sp, #24]
 800e39a:	9b06      	ldr	r3, [sp, #24]
 800e39c:	f1a3 0302 	sub.w	r3, r3, #2
 800e3a0:	bfcc      	ite	gt
 800e3a2:	2500      	movgt	r5, #0
 800e3a4:	2501      	movle	r5, #1
 800e3a6:	2b03      	cmp	r3, #3
 800e3a8:	f200 8087 	bhi.w	800e4ba <_dtoa_r+0x30a>
 800e3ac:	e8df f003 	tbb	[pc, r3]
 800e3b0:	59383a2d 	.word	0x59383a2d
 800e3b4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800e3b8:	441d      	add	r5, r3
 800e3ba:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e3be:	2b20      	cmp	r3, #32
 800e3c0:	bfc1      	itttt	gt
 800e3c2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e3c6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e3ca:	fa0b f303 	lslgt.w	r3, fp, r3
 800e3ce:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e3d2:	bfda      	itte	le
 800e3d4:	f1c3 0320 	rsble	r3, r3, #32
 800e3d8:	fa06 f003 	lslle.w	r0, r6, r3
 800e3dc:	4318      	orrgt	r0, r3
 800e3de:	f7f2 f899 	bl	8000514 <__aeabi_ui2d>
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	4606      	mov	r6, r0
 800e3e6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e3ea:	3d01      	subs	r5, #1
 800e3ec:	930e      	str	r3, [sp, #56]	; 0x38
 800e3ee:	e76a      	b.n	800e2c6 <_dtoa_r+0x116>
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	e7b2      	b.n	800e35a <_dtoa_r+0x1aa>
 800e3f4:	900b      	str	r0, [sp, #44]	; 0x2c
 800e3f6:	e7b1      	b.n	800e35c <_dtoa_r+0x1ac>
 800e3f8:	9b04      	ldr	r3, [sp, #16]
 800e3fa:	9a00      	ldr	r2, [sp, #0]
 800e3fc:	1a9b      	subs	r3, r3, r2
 800e3fe:	9304      	str	r3, [sp, #16]
 800e400:	4253      	negs	r3, r2
 800e402:	9307      	str	r3, [sp, #28]
 800e404:	2300      	movs	r3, #0
 800e406:	930a      	str	r3, [sp, #40]	; 0x28
 800e408:	e7bf      	b.n	800e38a <_dtoa_r+0x1da>
 800e40a:	2300      	movs	r3, #0
 800e40c:	9308      	str	r3, [sp, #32]
 800e40e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e410:	2b00      	cmp	r3, #0
 800e412:	dc55      	bgt.n	800e4c0 <_dtoa_r+0x310>
 800e414:	2301      	movs	r3, #1
 800e416:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e41a:	461a      	mov	r2, r3
 800e41c:	9209      	str	r2, [sp, #36]	; 0x24
 800e41e:	e00c      	b.n	800e43a <_dtoa_r+0x28a>
 800e420:	2301      	movs	r3, #1
 800e422:	e7f3      	b.n	800e40c <_dtoa_r+0x25c>
 800e424:	2300      	movs	r3, #0
 800e426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e428:	9308      	str	r3, [sp, #32]
 800e42a:	9b00      	ldr	r3, [sp, #0]
 800e42c:	4413      	add	r3, r2
 800e42e:	9302      	str	r3, [sp, #8]
 800e430:	3301      	adds	r3, #1
 800e432:	2b01      	cmp	r3, #1
 800e434:	9303      	str	r3, [sp, #12]
 800e436:	bfb8      	it	lt
 800e438:	2301      	movlt	r3, #1
 800e43a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e43c:	2200      	movs	r2, #0
 800e43e:	6042      	str	r2, [r0, #4]
 800e440:	2204      	movs	r2, #4
 800e442:	f102 0614 	add.w	r6, r2, #20
 800e446:	429e      	cmp	r6, r3
 800e448:	6841      	ldr	r1, [r0, #4]
 800e44a:	d93d      	bls.n	800e4c8 <_dtoa_r+0x318>
 800e44c:	4620      	mov	r0, r4
 800e44e:	f001 f82f 	bl	800f4b0 <_Balloc>
 800e452:	9001      	str	r0, [sp, #4]
 800e454:	2800      	cmp	r0, #0
 800e456:	d13b      	bne.n	800e4d0 <_dtoa_r+0x320>
 800e458:	4b11      	ldr	r3, [pc, #68]	; (800e4a0 <_dtoa_r+0x2f0>)
 800e45a:	4602      	mov	r2, r0
 800e45c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e460:	e6c0      	b.n	800e1e4 <_dtoa_r+0x34>
 800e462:	2301      	movs	r3, #1
 800e464:	e7df      	b.n	800e426 <_dtoa_r+0x276>
 800e466:	bf00      	nop
 800e468:	636f4361 	.word	0x636f4361
 800e46c:	3fd287a7 	.word	0x3fd287a7
 800e470:	8b60c8b3 	.word	0x8b60c8b3
 800e474:	3fc68a28 	.word	0x3fc68a28
 800e478:	509f79fb 	.word	0x509f79fb
 800e47c:	3fd34413 	.word	0x3fd34413
 800e480:	0801498e 	.word	0x0801498e
 800e484:	080149a5 	.word	0x080149a5
 800e488:	7ff00000 	.word	0x7ff00000
 800e48c:	0801498a 	.word	0x0801498a
 800e490:	08014981 	.word	0x08014981
 800e494:	08014805 	.word	0x08014805
 800e498:	3ff80000 	.word	0x3ff80000
 800e49c:	08014b10 	.word	0x08014b10
 800e4a0:	08014a00 	.word	0x08014a00
 800e4a4:	2501      	movs	r5, #1
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	9306      	str	r3, [sp, #24]
 800e4aa:	9508      	str	r5, [sp, #32]
 800e4ac:	f04f 33ff 	mov.w	r3, #4294967295
 800e4b0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	2312      	movs	r3, #18
 800e4b8:	e7b0      	b.n	800e41c <_dtoa_r+0x26c>
 800e4ba:	2301      	movs	r3, #1
 800e4bc:	9308      	str	r3, [sp, #32]
 800e4be:	e7f5      	b.n	800e4ac <_dtoa_r+0x2fc>
 800e4c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4c2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e4c6:	e7b8      	b.n	800e43a <_dtoa_r+0x28a>
 800e4c8:	3101      	adds	r1, #1
 800e4ca:	6041      	str	r1, [r0, #4]
 800e4cc:	0052      	lsls	r2, r2, #1
 800e4ce:	e7b8      	b.n	800e442 <_dtoa_r+0x292>
 800e4d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e4d2:	9a01      	ldr	r2, [sp, #4]
 800e4d4:	601a      	str	r2, [r3, #0]
 800e4d6:	9b03      	ldr	r3, [sp, #12]
 800e4d8:	2b0e      	cmp	r3, #14
 800e4da:	f200 809d 	bhi.w	800e618 <_dtoa_r+0x468>
 800e4de:	2d00      	cmp	r5, #0
 800e4e0:	f000 809a 	beq.w	800e618 <_dtoa_r+0x468>
 800e4e4:	9b00      	ldr	r3, [sp, #0]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	dd32      	ble.n	800e550 <_dtoa_r+0x3a0>
 800e4ea:	4ab7      	ldr	r2, [pc, #732]	; (800e7c8 <_dtoa_r+0x618>)
 800e4ec:	f003 030f 	and.w	r3, r3, #15
 800e4f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e4f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e4f8:	9b00      	ldr	r3, [sp, #0]
 800e4fa:	05d8      	lsls	r0, r3, #23
 800e4fc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800e500:	d516      	bpl.n	800e530 <_dtoa_r+0x380>
 800e502:	4bb2      	ldr	r3, [pc, #712]	; (800e7cc <_dtoa_r+0x61c>)
 800e504:	ec51 0b19 	vmov	r0, r1, d9
 800e508:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e50c:	f7f2 f9a6 	bl	800085c <__aeabi_ddiv>
 800e510:	f007 070f 	and.w	r7, r7, #15
 800e514:	4682      	mov	sl, r0
 800e516:	468b      	mov	fp, r1
 800e518:	2503      	movs	r5, #3
 800e51a:	4eac      	ldr	r6, [pc, #688]	; (800e7cc <_dtoa_r+0x61c>)
 800e51c:	b957      	cbnz	r7, 800e534 <_dtoa_r+0x384>
 800e51e:	4642      	mov	r2, r8
 800e520:	464b      	mov	r3, r9
 800e522:	4650      	mov	r0, sl
 800e524:	4659      	mov	r1, fp
 800e526:	f7f2 f999 	bl	800085c <__aeabi_ddiv>
 800e52a:	4682      	mov	sl, r0
 800e52c:	468b      	mov	fp, r1
 800e52e:	e028      	b.n	800e582 <_dtoa_r+0x3d2>
 800e530:	2502      	movs	r5, #2
 800e532:	e7f2      	b.n	800e51a <_dtoa_r+0x36a>
 800e534:	07f9      	lsls	r1, r7, #31
 800e536:	d508      	bpl.n	800e54a <_dtoa_r+0x39a>
 800e538:	4640      	mov	r0, r8
 800e53a:	4649      	mov	r1, r9
 800e53c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e540:	f7f2 f862 	bl	8000608 <__aeabi_dmul>
 800e544:	3501      	adds	r5, #1
 800e546:	4680      	mov	r8, r0
 800e548:	4689      	mov	r9, r1
 800e54a:	107f      	asrs	r7, r7, #1
 800e54c:	3608      	adds	r6, #8
 800e54e:	e7e5      	b.n	800e51c <_dtoa_r+0x36c>
 800e550:	f000 809b 	beq.w	800e68a <_dtoa_r+0x4da>
 800e554:	9b00      	ldr	r3, [sp, #0]
 800e556:	4f9d      	ldr	r7, [pc, #628]	; (800e7cc <_dtoa_r+0x61c>)
 800e558:	425e      	negs	r6, r3
 800e55a:	4b9b      	ldr	r3, [pc, #620]	; (800e7c8 <_dtoa_r+0x618>)
 800e55c:	f006 020f 	and.w	r2, r6, #15
 800e560:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e568:	ec51 0b19 	vmov	r0, r1, d9
 800e56c:	f7f2 f84c 	bl	8000608 <__aeabi_dmul>
 800e570:	1136      	asrs	r6, r6, #4
 800e572:	4682      	mov	sl, r0
 800e574:	468b      	mov	fp, r1
 800e576:	2300      	movs	r3, #0
 800e578:	2502      	movs	r5, #2
 800e57a:	2e00      	cmp	r6, #0
 800e57c:	d17a      	bne.n	800e674 <_dtoa_r+0x4c4>
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d1d3      	bne.n	800e52a <_dtoa_r+0x37a>
 800e582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e584:	2b00      	cmp	r3, #0
 800e586:	f000 8082 	beq.w	800e68e <_dtoa_r+0x4de>
 800e58a:	4b91      	ldr	r3, [pc, #580]	; (800e7d0 <_dtoa_r+0x620>)
 800e58c:	2200      	movs	r2, #0
 800e58e:	4650      	mov	r0, sl
 800e590:	4659      	mov	r1, fp
 800e592:	f7f2 faab 	bl	8000aec <__aeabi_dcmplt>
 800e596:	2800      	cmp	r0, #0
 800e598:	d079      	beq.n	800e68e <_dtoa_r+0x4de>
 800e59a:	9b03      	ldr	r3, [sp, #12]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d076      	beq.n	800e68e <_dtoa_r+0x4de>
 800e5a0:	9b02      	ldr	r3, [sp, #8]
 800e5a2:	2b00      	cmp	r3, #0
 800e5a4:	dd36      	ble.n	800e614 <_dtoa_r+0x464>
 800e5a6:	9b00      	ldr	r3, [sp, #0]
 800e5a8:	4650      	mov	r0, sl
 800e5aa:	4659      	mov	r1, fp
 800e5ac:	1e5f      	subs	r7, r3, #1
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	4b88      	ldr	r3, [pc, #544]	; (800e7d4 <_dtoa_r+0x624>)
 800e5b2:	f7f2 f829 	bl	8000608 <__aeabi_dmul>
 800e5b6:	9e02      	ldr	r6, [sp, #8]
 800e5b8:	4682      	mov	sl, r0
 800e5ba:	468b      	mov	fp, r1
 800e5bc:	3501      	adds	r5, #1
 800e5be:	4628      	mov	r0, r5
 800e5c0:	f7f1 ffb8 	bl	8000534 <__aeabi_i2d>
 800e5c4:	4652      	mov	r2, sl
 800e5c6:	465b      	mov	r3, fp
 800e5c8:	f7f2 f81e 	bl	8000608 <__aeabi_dmul>
 800e5cc:	4b82      	ldr	r3, [pc, #520]	; (800e7d8 <_dtoa_r+0x628>)
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	f7f1 fe64 	bl	800029c <__adddf3>
 800e5d4:	46d0      	mov	r8, sl
 800e5d6:	46d9      	mov	r9, fp
 800e5d8:	4682      	mov	sl, r0
 800e5da:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e5de:	2e00      	cmp	r6, #0
 800e5e0:	d158      	bne.n	800e694 <_dtoa_r+0x4e4>
 800e5e2:	4b7e      	ldr	r3, [pc, #504]	; (800e7dc <_dtoa_r+0x62c>)
 800e5e4:	2200      	movs	r2, #0
 800e5e6:	4640      	mov	r0, r8
 800e5e8:	4649      	mov	r1, r9
 800e5ea:	f7f1 fe55 	bl	8000298 <__aeabi_dsub>
 800e5ee:	4652      	mov	r2, sl
 800e5f0:	465b      	mov	r3, fp
 800e5f2:	4680      	mov	r8, r0
 800e5f4:	4689      	mov	r9, r1
 800e5f6:	f7f2 fa97 	bl	8000b28 <__aeabi_dcmpgt>
 800e5fa:	2800      	cmp	r0, #0
 800e5fc:	f040 8295 	bne.w	800eb2a <_dtoa_r+0x97a>
 800e600:	4652      	mov	r2, sl
 800e602:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e606:	4640      	mov	r0, r8
 800e608:	4649      	mov	r1, r9
 800e60a:	f7f2 fa6f 	bl	8000aec <__aeabi_dcmplt>
 800e60e:	2800      	cmp	r0, #0
 800e610:	f040 8289 	bne.w	800eb26 <_dtoa_r+0x976>
 800e614:	ec5b ab19 	vmov	sl, fp, d9
 800e618:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	f2c0 8148 	blt.w	800e8b0 <_dtoa_r+0x700>
 800e620:	9a00      	ldr	r2, [sp, #0]
 800e622:	2a0e      	cmp	r2, #14
 800e624:	f300 8144 	bgt.w	800e8b0 <_dtoa_r+0x700>
 800e628:	4b67      	ldr	r3, [pc, #412]	; (800e7c8 <_dtoa_r+0x618>)
 800e62a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e62e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e634:	2b00      	cmp	r3, #0
 800e636:	f280 80d5 	bge.w	800e7e4 <_dtoa_r+0x634>
 800e63a:	9b03      	ldr	r3, [sp, #12]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f300 80d1 	bgt.w	800e7e4 <_dtoa_r+0x634>
 800e642:	f040 826f 	bne.w	800eb24 <_dtoa_r+0x974>
 800e646:	4b65      	ldr	r3, [pc, #404]	; (800e7dc <_dtoa_r+0x62c>)
 800e648:	2200      	movs	r2, #0
 800e64a:	4640      	mov	r0, r8
 800e64c:	4649      	mov	r1, r9
 800e64e:	f7f1 ffdb 	bl	8000608 <__aeabi_dmul>
 800e652:	4652      	mov	r2, sl
 800e654:	465b      	mov	r3, fp
 800e656:	f7f2 fa5d 	bl	8000b14 <__aeabi_dcmpge>
 800e65a:	9e03      	ldr	r6, [sp, #12]
 800e65c:	4637      	mov	r7, r6
 800e65e:	2800      	cmp	r0, #0
 800e660:	f040 8245 	bne.w	800eaee <_dtoa_r+0x93e>
 800e664:	9d01      	ldr	r5, [sp, #4]
 800e666:	2331      	movs	r3, #49	; 0x31
 800e668:	f805 3b01 	strb.w	r3, [r5], #1
 800e66c:	9b00      	ldr	r3, [sp, #0]
 800e66e:	3301      	adds	r3, #1
 800e670:	9300      	str	r3, [sp, #0]
 800e672:	e240      	b.n	800eaf6 <_dtoa_r+0x946>
 800e674:	07f2      	lsls	r2, r6, #31
 800e676:	d505      	bpl.n	800e684 <_dtoa_r+0x4d4>
 800e678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e67c:	f7f1 ffc4 	bl	8000608 <__aeabi_dmul>
 800e680:	3501      	adds	r5, #1
 800e682:	2301      	movs	r3, #1
 800e684:	1076      	asrs	r6, r6, #1
 800e686:	3708      	adds	r7, #8
 800e688:	e777      	b.n	800e57a <_dtoa_r+0x3ca>
 800e68a:	2502      	movs	r5, #2
 800e68c:	e779      	b.n	800e582 <_dtoa_r+0x3d2>
 800e68e:	9f00      	ldr	r7, [sp, #0]
 800e690:	9e03      	ldr	r6, [sp, #12]
 800e692:	e794      	b.n	800e5be <_dtoa_r+0x40e>
 800e694:	9901      	ldr	r1, [sp, #4]
 800e696:	4b4c      	ldr	r3, [pc, #304]	; (800e7c8 <_dtoa_r+0x618>)
 800e698:	4431      	add	r1, r6
 800e69a:	910d      	str	r1, [sp, #52]	; 0x34
 800e69c:	9908      	ldr	r1, [sp, #32]
 800e69e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e6a2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e6a6:	2900      	cmp	r1, #0
 800e6a8:	d043      	beq.n	800e732 <_dtoa_r+0x582>
 800e6aa:	494d      	ldr	r1, [pc, #308]	; (800e7e0 <_dtoa_r+0x630>)
 800e6ac:	2000      	movs	r0, #0
 800e6ae:	f7f2 f8d5 	bl	800085c <__aeabi_ddiv>
 800e6b2:	4652      	mov	r2, sl
 800e6b4:	465b      	mov	r3, fp
 800e6b6:	f7f1 fdef 	bl	8000298 <__aeabi_dsub>
 800e6ba:	9d01      	ldr	r5, [sp, #4]
 800e6bc:	4682      	mov	sl, r0
 800e6be:	468b      	mov	fp, r1
 800e6c0:	4649      	mov	r1, r9
 800e6c2:	4640      	mov	r0, r8
 800e6c4:	f7f2 fa50 	bl	8000b68 <__aeabi_d2iz>
 800e6c8:	4606      	mov	r6, r0
 800e6ca:	f7f1 ff33 	bl	8000534 <__aeabi_i2d>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	4640      	mov	r0, r8
 800e6d4:	4649      	mov	r1, r9
 800e6d6:	f7f1 fddf 	bl	8000298 <__aeabi_dsub>
 800e6da:	3630      	adds	r6, #48	; 0x30
 800e6dc:	f805 6b01 	strb.w	r6, [r5], #1
 800e6e0:	4652      	mov	r2, sl
 800e6e2:	465b      	mov	r3, fp
 800e6e4:	4680      	mov	r8, r0
 800e6e6:	4689      	mov	r9, r1
 800e6e8:	f7f2 fa00 	bl	8000aec <__aeabi_dcmplt>
 800e6ec:	2800      	cmp	r0, #0
 800e6ee:	d163      	bne.n	800e7b8 <_dtoa_r+0x608>
 800e6f0:	4642      	mov	r2, r8
 800e6f2:	464b      	mov	r3, r9
 800e6f4:	4936      	ldr	r1, [pc, #216]	; (800e7d0 <_dtoa_r+0x620>)
 800e6f6:	2000      	movs	r0, #0
 800e6f8:	f7f1 fdce 	bl	8000298 <__aeabi_dsub>
 800e6fc:	4652      	mov	r2, sl
 800e6fe:	465b      	mov	r3, fp
 800e700:	f7f2 f9f4 	bl	8000aec <__aeabi_dcmplt>
 800e704:	2800      	cmp	r0, #0
 800e706:	f040 80b5 	bne.w	800e874 <_dtoa_r+0x6c4>
 800e70a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e70c:	429d      	cmp	r5, r3
 800e70e:	d081      	beq.n	800e614 <_dtoa_r+0x464>
 800e710:	4b30      	ldr	r3, [pc, #192]	; (800e7d4 <_dtoa_r+0x624>)
 800e712:	2200      	movs	r2, #0
 800e714:	4650      	mov	r0, sl
 800e716:	4659      	mov	r1, fp
 800e718:	f7f1 ff76 	bl	8000608 <__aeabi_dmul>
 800e71c:	4b2d      	ldr	r3, [pc, #180]	; (800e7d4 <_dtoa_r+0x624>)
 800e71e:	4682      	mov	sl, r0
 800e720:	468b      	mov	fp, r1
 800e722:	4640      	mov	r0, r8
 800e724:	4649      	mov	r1, r9
 800e726:	2200      	movs	r2, #0
 800e728:	f7f1 ff6e 	bl	8000608 <__aeabi_dmul>
 800e72c:	4680      	mov	r8, r0
 800e72e:	4689      	mov	r9, r1
 800e730:	e7c6      	b.n	800e6c0 <_dtoa_r+0x510>
 800e732:	4650      	mov	r0, sl
 800e734:	4659      	mov	r1, fp
 800e736:	f7f1 ff67 	bl	8000608 <__aeabi_dmul>
 800e73a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e73c:	9d01      	ldr	r5, [sp, #4]
 800e73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e740:	4682      	mov	sl, r0
 800e742:	468b      	mov	fp, r1
 800e744:	4649      	mov	r1, r9
 800e746:	4640      	mov	r0, r8
 800e748:	f7f2 fa0e 	bl	8000b68 <__aeabi_d2iz>
 800e74c:	4606      	mov	r6, r0
 800e74e:	f7f1 fef1 	bl	8000534 <__aeabi_i2d>
 800e752:	3630      	adds	r6, #48	; 0x30
 800e754:	4602      	mov	r2, r0
 800e756:	460b      	mov	r3, r1
 800e758:	4640      	mov	r0, r8
 800e75a:	4649      	mov	r1, r9
 800e75c:	f7f1 fd9c 	bl	8000298 <__aeabi_dsub>
 800e760:	f805 6b01 	strb.w	r6, [r5], #1
 800e764:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e766:	429d      	cmp	r5, r3
 800e768:	4680      	mov	r8, r0
 800e76a:	4689      	mov	r9, r1
 800e76c:	f04f 0200 	mov.w	r2, #0
 800e770:	d124      	bne.n	800e7bc <_dtoa_r+0x60c>
 800e772:	4b1b      	ldr	r3, [pc, #108]	; (800e7e0 <_dtoa_r+0x630>)
 800e774:	4650      	mov	r0, sl
 800e776:	4659      	mov	r1, fp
 800e778:	f7f1 fd90 	bl	800029c <__adddf3>
 800e77c:	4602      	mov	r2, r0
 800e77e:	460b      	mov	r3, r1
 800e780:	4640      	mov	r0, r8
 800e782:	4649      	mov	r1, r9
 800e784:	f7f2 f9d0 	bl	8000b28 <__aeabi_dcmpgt>
 800e788:	2800      	cmp	r0, #0
 800e78a:	d173      	bne.n	800e874 <_dtoa_r+0x6c4>
 800e78c:	4652      	mov	r2, sl
 800e78e:	465b      	mov	r3, fp
 800e790:	4913      	ldr	r1, [pc, #76]	; (800e7e0 <_dtoa_r+0x630>)
 800e792:	2000      	movs	r0, #0
 800e794:	f7f1 fd80 	bl	8000298 <__aeabi_dsub>
 800e798:	4602      	mov	r2, r0
 800e79a:	460b      	mov	r3, r1
 800e79c:	4640      	mov	r0, r8
 800e79e:	4649      	mov	r1, r9
 800e7a0:	f7f2 f9a4 	bl	8000aec <__aeabi_dcmplt>
 800e7a4:	2800      	cmp	r0, #0
 800e7a6:	f43f af35 	beq.w	800e614 <_dtoa_r+0x464>
 800e7aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e7ac:	1e6b      	subs	r3, r5, #1
 800e7ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800e7b0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e7b4:	2b30      	cmp	r3, #48	; 0x30
 800e7b6:	d0f8      	beq.n	800e7aa <_dtoa_r+0x5fa>
 800e7b8:	9700      	str	r7, [sp, #0]
 800e7ba:	e049      	b.n	800e850 <_dtoa_r+0x6a0>
 800e7bc:	4b05      	ldr	r3, [pc, #20]	; (800e7d4 <_dtoa_r+0x624>)
 800e7be:	f7f1 ff23 	bl	8000608 <__aeabi_dmul>
 800e7c2:	4680      	mov	r8, r0
 800e7c4:	4689      	mov	r9, r1
 800e7c6:	e7bd      	b.n	800e744 <_dtoa_r+0x594>
 800e7c8:	08014b10 	.word	0x08014b10
 800e7cc:	08014ae8 	.word	0x08014ae8
 800e7d0:	3ff00000 	.word	0x3ff00000
 800e7d4:	40240000 	.word	0x40240000
 800e7d8:	401c0000 	.word	0x401c0000
 800e7dc:	40140000 	.word	0x40140000
 800e7e0:	3fe00000 	.word	0x3fe00000
 800e7e4:	9d01      	ldr	r5, [sp, #4]
 800e7e6:	4656      	mov	r6, sl
 800e7e8:	465f      	mov	r7, fp
 800e7ea:	4642      	mov	r2, r8
 800e7ec:	464b      	mov	r3, r9
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	f7f2 f833 	bl	800085c <__aeabi_ddiv>
 800e7f6:	f7f2 f9b7 	bl	8000b68 <__aeabi_d2iz>
 800e7fa:	4682      	mov	sl, r0
 800e7fc:	f7f1 fe9a 	bl	8000534 <__aeabi_i2d>
 800e800:	4642      	mov	r2, r8
 800e802:	464b      	mov	r3, r9
 800e804:	f7f1 ff00 	bl	8000608 <__aeabi_dmul>
 800e808:	4602      	mov	r2, r0
 800e80a:	460b      	mov	r3, r1
 800e80c:	4630      	mov	r0, r6
 800e80e:	4639      	mov	r1, r7
 800e810:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e814:	f7f1 fd40 	bl	8000298 <__aeabi_dsub>
 800e818:	f805 6b01 	strb.w	r6, [r5], #1
 800e81c:	9e01      	ldr	r6, [sp, #4]
 800e81e:	9f03      	ldr	r7, [sp, #12]
 800e820:	1bae      	subs	r6, r5, r6
 800e822:	42b7      	cmp	r7, r6
 800e824:	4602      	mov	r2, r0
 800e826:	460b      	mov	r3, r1
 800e828:	d135      	bne.n	800e896 <_dtoa_r+0x6e6>
 800e82a:	f7f1 fd37 	bl	800029c <__adddf3>
 800e82e:	4642      	mov	r2, r8
 800e830:	464b      	mov	r3, r9
 800e832:	4606      	mov	r6, r0
 800e834:	460f      	mov	r7, r1
 800e836:	f7f2 f977 	bl	8000b28 <__aeabi_dcmpgt>
 800e83a:	b9d0      	cbnz	r0, 800e872 <_dtoa_r+0x6c2>
 800e83c:	4642      	mov	r2, r8
 800e83e:	464b      	mov	r3, r9
 800e840:	4630      	mov	r0, r6
 800e842:	4639      	mov	r1, r7
 800e844:	f7f2 f948 	bl	8000ad8 <__aeabi_dcmpeq>
 800e848:	b110      	cbz	r0, 800e850 <_dtoa_r+0x6a0>
 800e84a:	f01a 0f01 	tst.w	sl, #1
 800e84e:	d110      	bne.n	800e872 <_dtoa_r+0x6c2>
 800e850:	4620      	mov	r0, r4
 800e852:	ee18 1a10 	vmov	r1, s16
 800e856:	f000 fe6b 	bl	800f530 <_Bfree>
 800e85a:	2300      	movs	r3, #0
 800e85c:	9800      	ldr	r0, [sp, #0]
 800e85e:	702b      	strb	r3, [r5, #0]
 800e860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e862:	3001      	adds	r0, #1
 800e864:	6018      	str	r0, [r3, #0]
 800e866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e868:	2b00      	cmp	r3, #0
 800e86a:	f43f acf1 	beq.w	800e250 <_dtoa_r+0xa0>
 800e86e:	601d      	str	r5, [r3, #0]
 800e870:	e4ee      	b.n	800e250 <_dtoa_r+0xa0>
 800e872:	9f00      	ldr	r7, [sp, #0]
 800e874:	462b      	mov	r3, r5
 800e876:	461d      	mov	r5, r3
 800e878:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e87c:	2a39      	cmp	r2, #57	; 0x39
 800e87e:	d106      	bne.n	800e88e <_dtoa_r+0x6de>
 800e880:	9a01      	ldr	r2, [sp, #4]
 800e882:	429a      	cmp	r2, r3
 800e884:	d1f7      	bne.n	800e876 <_dtoa_r+0x6c6>
 800e886:	9901      	ldr	r1, [sp, #4]
 800e888:	2230      	movs	r2, #48	; 0x30
 800e88a:	3701      	adds	r7, #1
 800e88c:	700a      	strb	r2, [r1, #0]
 800e88e:	781a      	ldrb	r2, [r3, #0]
 800e890:	3201      	adds	r2, #1
 800e892:	701a      	strb	r2, [r3, #0]
 800e894:	e790      	b.n	800e7b8 <_dtoa_r+0x608>
 800e896:	4ba6      	ldr	r3, [pc, #664]	; (800eb30 <_dtoa_r+0x980>)
 800e898:	2200      	movs	r2, #0
 800e89a:	f7f1 feb5 	bl	8000608 <__aeabi_dmul>
 800e89e:	2200      	movs	r2, #0
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	4606      	mov	r6, r0
 800e8a4:	460f      	mov	r7, r1
 800e8a6:	f7f2 f917 	bl	8000ad8 <__aeabi_dcmpeq>
 800e8aa:	2800      	cmp	r0, #0
 800e8ac:	d09d      	beq.n	800e7ea <_dtoa_r+0x63a>
 800e8ae:	e7cf      	b.n	800e850 <_dtoa_r+0x6a0>
 800e8b0:	9a08      	ldr	r2, [sp, #32]
 800e8b2:	2a00      	cmp	r2, #0
 800e8b4:	f000 80d7 	beq.w	800ea66 <_dtoa_r+0x8b6>
 800e8b8:	9a06      	ldr	r2, [sp, #24]
 800e8ba:	2a01      	cmp	r2, #1
 800e8bc:	f300 80ba 	bgt.w	800ea34 <_dtoa_r+0x884>
 800e8c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e8c2:	2a00      	cmp	r2, #0
 800e8c4:	f000 80b2 	beq.w	800ea2c <_dtoa_r+0x87c>
 800e8c8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e8cc:	9e07      	ldr	r6, [sp, #28]
 800e8ce:	9d04      	ldr	r5, [sp, #16]
 800e8d0:	9a04      	ldr	r2, [sp, #16]
 800e8d2:	441a      	add	r2, r3
 800e8d4:	9204      	str	r2, [sp, #16]
 800e8d6:	9a05      	ldr	r2, [sp, #20]
 800e8d8:	2101      	movs	r1, #1
 800e8da:	441a      	add	r2, r3
 800e8dc:	4620      	mov	r0, r4
 800e8de:	9205      	str	r2, [sp, #20]
 800e8e0:	f000 ff28 	bl	800f734 <__i2b>
 800e8e4:	4607      	mov	r7, r0
 800e8e6:	2d00      	cmp	r5, #0
 800e8e8:	dd0c      	ble.n	800e904 <_dtoa_r+0x754>
 800e8ea:	9b05      	ldr	r3, [sp, #20]
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	dd09      	ble.n	800e904 <_dtoa_r+0x754>
 800e8f0:	42ab      	cmp	r3, r5
 800e8f2:	9a04      	ldr	r2, [sp, #16]
 800e8f4:	bfa8      	it	ge
 800e8f6:	462b      	movge	r3, r5
 800e8f8:	1ad2      	subs	r2, r2, r3
 800e8fa:	9204      	str	r2, [sp, #16]
 800e8fc:	9a05      	ldr	r2, [sp, #20]
 800e8fe:	1aed      	subs	r5, r5, r3
 800e900:	1ad3      	subs	r3, r2, r3
 800e902:	9305      	str	r3, [sp, #20]
 800e904:	9b07      	ldr	r3, [sp, #28]
 800e906:	b31b      	cbz	r3, 800e950 <_dtoa_r+0x7a0>
 800e908:	9b08      	ldr	r3, [sp, #32]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f000 80af 	beq.w	800ea6e <_dtoa_r+0x8be>
 800e910:	2e00      	cmp	r6, #0
 800e912:	dd13      	ble.n	800e93c <_dtoa_r+0x78c>
 800e914:	4639      	mov	r1, r7
 800e916:	4632      	mov	r2, r6
 800e918:	4620      	mov	r0, r4
 800e91a:	f000 ffcb 	bl	800f8b4 <__pow5mult>
 800e91e:	ee18 2a10 	vmov	r2, s16
 800e922:	4601      	mov	r1, r0
 800e924:	4607      	mov	r7, r0
 800e926:	4620      	mov	r0, r4
 800e928:	f000 ff1a 	bl	800f760 <__multiply>
 800e92c:	ee18 1a10 	vmov	r1, s16
 800e930:	4680      	mov	r8, r0
 800e932:	4620      	mov	r0, r4
 800e934:	f000 fdfc 	bl	800f530 <_Bfree>
 800e938:	ee08 8a10 	vmov	s16, r8
 800e93c:	9b07      	ldr	r3, [sp, #28]
 800e93e:	1b9a      	subs	r2, r3, r6
 800e940:	d006      	beq.n	800e950 <_dtoa_r+0x7a0>
 800e942:	ee18 1a10 	vmov	r1, s16
 800e946:	4620      	mov	r0, r4
 800e948:	f000 ffb4 	bl	800f8b4 <__pow5mult>
 800e94c:	ee08 0a10 	vmov	s16, r0
 800e950:	2101      	movs	r1, #1
 800e952:	4620      	mov	r0, r4
 800e954:	f000 feee 	bl	800f734 <__i2b>
 800e958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	4606      	mov	r6, r0
 800e95e:	f340 8088 	ble.w	800ea72 <_dtoa_r+0x8c2>
 800e962:	461a      	mov	r2, r3
 800e964:	4601      	mov	r1, r0
 800e966:	4620      	mov	r0, r4
 800e968:	f000 ffa4 	bl	800f8b4 <__pow5mult>
 800e96c:	9b06      	ldr	r3, [sp, #24]
 800e96e:	2b01      	cmp	r3, #1
 800e970:	4606      	mov	r6, r0
 800e972:	f340 8081 	ble.w	800ea78 <_dtoa_r+0x8c8>
 800e976:	f04f 0800 	mov.w	r8, #0
 800e97a:	6933      	ldr	r3, [r6, #16]
 800e97c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e980:	6918      	ldr	r0, [r3, #16]
 800e982:	f000 fe87 	bl	800f694 <__hi0bits>
 800e986:	f1c0 0020 	rsb	r0, r0, #32
 800e98a:	9b05      	ldr	r3, [sp, #20]
 800e98c:	4418      	add	r0, r3
 800e98e:	f010 001f 	ands.w	r0, r0, #31
 800e992:	f000 8092 	beq.w	800eaba <_dtoa_r+0x90a>
 800e996:	f1c0 0320 	rsb	r3, r0, #32
 800e99a:	2b04      	cmp	r3, #4
 800e99c:	f340 808a 	ble.w	800eab4 <_dtoa_r+0x904>
 800e9a0:	f1c0 001c 	rsb	r0, r0, #28
 800e9a4:	9b04      	ldr	r3, [sp, #16]
 800e9a6:	4403      	add	r3, r0
 800e9a8:	9304      	str	r3, [sp, #16]
 800e9aa:	9b05      	ldr	r3, [sp, #20]
 800e9ac:	4403      	add	r3, r0
 800e9ae:	4405      	add	r5, r0
 800e9b0:	9305      	str	r3, [sp, #20]
 800e9b2:	9b04      	ldr	r3, [sp, #16]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	dd07      	ble.n	800e9c8 <_dtoa_r+0x818>
 800e9b8:	ee18 1a10 	vmov	r1, s16
 800e9bc:	461a      	mov	r2, r3
 800e9be:	4620      	mov	r0, r4
 800e9c0:	f000 ffd2 	bl	800f968 <__lshift>
 800e9c4:	ee08 0a10 	vmov	s16, r0
 800e9c8:	9b05      	ldr	r3, [sp, #20]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	dd05      	ble.n	800e9da <_dtoa_r+0x82a>
 800e9ce:	4631      	mov	r1, r6
 800e9d0:	461a      	mov	r2, r3
 800e9d2:	4620      	mov	r0, r4
 800e9d4:	f000 ffc8 	bl	800f968 <__lshift>
 800e9d8:	4606      	mov	r6, r0
 800e9da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d06e      	beq.n	800eabe <_dtoa_r+0x90e>
 800e9e0:	ee18 0a10 	vmov	r0, s16
 800e9e4:	4631      	mov	r1, r6
 800e9e6:	f001 f82f 	bl	800fa48 <__mcmp>
 800e9ea:	2800      	cmp	r0, #0
 800e9ec:	da67      	bge.n	800eabe <_dtoa_r+0x90e>
 800e9ee:	9b00      	ldr	r3, [sp, #0]
 800e9f0:	3b01      	subs	r3, #1
 800e9f2:	ee18 1a10 	vmov	r1, s16
 800e9f6:	9300      	str	r3, [sp, #0]
 800e9f8:	220a      	movs	r2, #10
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	4620      	mov	r0, r4
 800e9fe:	f000 fdb9 	bl	800f574 <__multadd>
 800ea02:	9b08      	ldr	r3, [sp, #32]
 800ea04:	ee08 0a10 	vmov	s16, r0
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	f000 81b1 	beq.w	800ed70 <_dtoa_r+0xbc0>
 800ea0e:	2300      	movs	r3, #0
 800ea10:	4639      	mov	r1, r7
 800ea12:	220a      	movs	r2, #10
 800ea14:	4620      	mov	r0, r4
 800ea16:	f000 fdad 	bl	800f574 <__multadd>
 800ea1a:	9b02      	ldr	r3, [sp, #8]
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	4607      	mov	r7, r0
 800ea20:	f300 808e 	bgt.w	800eb40 <_dtoa_r+0x990>
 800ea24:	9b06      	ldr	r3, [sp, #24]
 800ea26:	2b02      	cmp	r3, #2
 800ea28:	dc51      	bgt.n	800eace <_dtoa_r+0x91e>
 800ea2a:	e089      	b.n	800eb40 <_dtoa_r+0x990>
 800ea2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ea2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ea32:	e74b      	b.n	800e8cc <_dtoa_r+0x71c>
 800ea34:	9b03      	ldr	r3, [sp, #12]
 800ea36:	1e5e      	subs	r6, r3, #1
 800ea38:	9b07      	ldr	r3, [sp, #28]
 800ea3a:	42b3      	cmp	r3, r6
 800ea3c:	bfbf      	itttt	lt
 800ea3e:	9b07      	ldrlt	r3, [sp, #28]
 800ea40:	9607      	strlt	r6, [sp, #28]
 800ea42:	1af2      	sublt	r2, r6, r3
 800ea44:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ea46:	bfb6      	itet	lt
 800ea48:	189b      	addlt	r3, r3, r2
 800ea4a:	1b9e      	subge	r6, r3, r6
 800ea4c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ea4e:	9b03      	ldr	r3, [sp, #12]
 800ea50:	bfb8      	it	lt
 800ea52:	2600      	movlt	r6, #0
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	bfb7      	itett	lt
 800ea58:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ea5c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ea60:	1a9d      	sublt	r5, r3, r2
 800ea62:	2300      	movlt	r3, #0
 800ea64:	e734      	b.n	800e8d0 <_dtoa_r+0x720>
 800ea66:	9e07      	ldr	r6, [sp, #28]
 800ea68:	9d04      	ldr	r5, [sp, #16]
 800ea6a:	9f08      	ldr	r7, [sp, #32]
 800ea6c:	e73b      	b.n	800e8e6 <_dtoa_r+0x736>
 800ea6e:	9a07      	ldr	r2, [sp, #28]
 800ea70:	e767      	b.n	800e942 <_dtoa_r+0x792>
 800ea72:	9b06      	ldr	r3, [sp, #24]
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	dc18      	bgt.n	800eaaa <_dtoa_r+0x8fa>
 800ea78:	f1ba 0f00 	cmp.w	sl, #0
 800ea7c:	d115      	bne.n	800eaaa <_dtoa_r+0x8fa>
 800ea7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ea82:	b993      	cbnz	r3, 800eaaa <_dtoa_r+0x8fa>
 800ea84:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ea88:	0d1b      	lsrs	r3, r3, #20
 800ea8a:	051b      	lsls	r3, r3, #20
 800ea8c:	b183      	cbz	r3, 800eab0 <_dtoa_r+0x900>
 800ea8e:	9b04      	ldr	r3, [sp, #16]
 800ea90:	3301      	adds	r3, #1
 800ea92:	9304      	str	r3, [sp, #16]
 800ea94:	9b05      	ldr	r3, [sp, #20]
 800ea96:	3301      	adds	r3, #1
 800ea98:	9305      	str	r3, [sp, #20]
 800ea9a:	f04f 0801 	mov.w	r8, #1
 800ea9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	f47f af6a 	bne.w	800e97a <_dtoa_r+0x7ca>
 800eaa6:	2001      	movs	r0, #1
 800eaa8:	e76f      	b.n	800e98a <_dtoa_r+0x7da>
 800eaaa:	f04f 0800 	mov.w	r8, #0
 800eaae:	e7f6      	b.n	800ea9e <_dtoa_r+0x8ee>
 800eab0:	4698      	mov	r8, r3
 800eab2:	e7f4      	b.n	800ea9e <_dtoa_r+0x8ee>
 800eab4:	f43f af7d 	beq.w	800e9b2 <_dtoa_r+0x802>
 800eab8:	4618      	mov	r0, r3
 800eaba:	301c      	adds	r0, #28
 800eabc:	e772      	b.n	800e9a4 <_dtoa_r+0x7f4>
 800eabe:	9b03      	ldr	r3, [sp, #12]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	dc37      	bgt.n	800eb34 <_dtoa_r+0x984>
 800eac4:	9b06      	ldr	r3, [sp, #24]
 800eac6:	2b02      	cmp	r3, #2
 800eac8:	dd34      	ble.n	800eb34 <_dtoa_r+0x984>
 800eaca:	9b03      	ldr	r3, [sp, #12]
 800eacc:	9302      	str	r3, [sp, #8]
 800eace:	9b02      	ldr	r3, [sp, #8]
 800ead0:	b96b      	cbnz	r3, 800eaee <_dtoa_r+0x93e>
 800ead2:	4631      	mov	r1, r6
 800ead4:	2205      	movs	r2, #5
 800ead6:	4620      	mov	r0, r4
 800ead8:	f000 fd4c 	bl	800f574 <__multadd>
 800eadc:	4601      	mov	r1, r0
 800eade:	4606      	mov	r6, r0
 800eae0:	ee18 0a10 	vmov	r0, s16
 800eae4:	f000 ffb0 	bl	800fa48 <__mcmp>
 800eae8:	2800      	cmp	r0, #0
 800eaea:	f73f adbb 	bgt.w	800e664 <_dtoa_r+0x4b4>
 800eaee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eaf0:	9d01      	ldr	r5, [sp, #4]
 800eaf2:	43db      	mvns	r3, r3
 800eaf4:	9300      	str	r3, [sp, #0]
 800eaf6:	f04f 0800 	mov.w	r8, #0
 800eafa:	4631      	mov	r1, r6
 800eafc:	4620      	mov	r0, r4
 800eafe:	f000 fd17 	bl	800f530 <_Bfree>
 800eb02:	2f00      	cmp	r7, #0
 800eb04:	f43f aea4 	beq.w	800e850 <_dtoa_r+0x6a0>
 800eb08:	f1b8 0f00 	cmp.w	r8, #0
 800eb0c:	d005      	beq.n	800eb1a <_dtoa_r+0x96a>
 800eb0e:	45b8      	cmp	r8, r7
 800eb10:	d003      	beq.n	800eb1a <_dtoa_r+0x96a>
 800eb12:	4641      	mov	r1, r8
 800eb14:	4620      	mov	r0, r4
 800eb16:	f000 fd0b 	bl	800f530 <_Bfree>
 800eb1a:	4639      	mov	r1, r7
 800eb1c:	4620      	mov	r0, r4
 800eb1e:	f000 fd07 	bl	800f530 <_Bfree>
 800eb22:	e695      	b.n	800e850 <_dtoa_r+0x6a0>
 800eb24:	2600      	movs	r6, #0
 800eb26:	4637      	mov	r7, r6
 800eb28:	e7e1      	b.n	800eaee <_dtoa_r+0x93e>
 800eb2a:	9700      	str	r7, [sp, #0]
 800eb2c:	4637      	mov	r7, r6
 800eb2e:	e599      	b.n	800e664 <_dtoa_r+0x4b4>
 800eb30:	40240000 	.word	0x40240000
 800eb34:	9b08      	ldr	r3, [sp, #32]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	f000 80ca 	beq.w	800ecd0 <_dtoa_r+0xb20>
 800eb3c:	9b03      	ldr	r3, [sp, #12]
 800eb3e:	9302      	str	r3, [sp, #8]
 800eb40:	2d00      	cmp	r5, #0
 800eb42:	dd05      	ble.n	800eb50 <_dtoa_r+0x9a0>
 800eb44:	4639      	mov	r1, r7
 800eb46:	462a      	mov	r2, r5
 800eb48:	4620      	mov	r0, r4
 800eb4a:	f000 ff0d 	bl	800f968 <__lshift>
 800eb4e:	4607      	mov	r7, r0
 800eb50:	f1b8 0f00 	cmp.w	r8, #0
 800eb54:	d05b      	beq.n	800ec0e <_dtoa_r+0xa5e>
 800eb56:	6879      	ldr	r1, [r7, #4]
 800eb58:	4620      	mov	r0, r4
 800eb5a:	f000 fca9 	bl	800f4b0 <_Balloc>
 800eb5e:	4605      	mov	r5, r0
 800eb60:	b928      	cbnz	r0, 800eb6e <_dtoa_r+0x9be>
 800eb62:	4b87      	ldr	r3, [pc, #540]	; (800ed80 <_dtoa_r+0xbd0>)
 800eb64:	4602      	mov	r2, r0
 800eb66:	f240 21ea 	movw	r1, #746	; 0x2ea
 800eb6a:	f7ff bb3b 	b.w	800e1e4 <_dtoa_r+0x34>
 800eb6e:	693a      	ldr	r2, [r7, #16]
 800eb70:	3202      	adds	r2, #2
 800eb72:	0092      	lsls	r2, r2, #2
 800eb74:	f107 010c 	add.w	r1, r7, #12
 800eb78:	300c      	adds	r0, #12
 800eb7a:	f7fd fc41 	bl	800c400 <memcpy>
 800eb7e:	2201      	movs	r2, #1
 800eb80:	4629      	mov	r1, r5
 800eb82:	4620      	mov	r0, r4
 800eb84:	f000 fef0 	bl	800f968 <__lshift>
 800eb88:	9b01      	ldr	r3, [sp, #4]
 800eb8a:	f103 0901 	add.w	r9, r3, #1
 800eb8e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800eb92:	4413      	add	r3, r2
 800eb94:	9305      	str	r3, [sp, #20]
 800eb96:	f00a 0301 	and.w	r3, sl, #1
 800eb9a:	46b8      	mov	r8, r7
 800eb9c:	9304      	str	r3, [sp, #16]
 800eb9e:	4607      	mov	r7, r0
 800eba0:	4631      	mov	r1, r6
 800eba2:	ee18 0a10 	vmov	r0, s16
 800eba6:	f7ff fa77 	bl	800e098 <quorem>
 800ebaa:	4641      	mov	r1, r8
 800ebac:	9002      	str	r0, [sp, #8]
 800ebae:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ebb2:	ee18 0a10 	vmov	r0, s16
 800ebb6:	f000 ff47 	bl	800fa48 <__mcmp>
 800ebba:	463a      	mov	r2, r7
 800ebbc:	9003      	str	r0, [sp, #12]
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	4620      	mov	r0, r4
 800ebc2:	f000 ff5d 	bl	800fa80 <__mdiff>
 800ebc6:	68c2      	ldr	r2, [r0, #12]
 800ebc8:	f109 3bff 	add.w	fp, r9, #4294967295
 800ebcc:	4605      	mov	r5, r0
 800ebce:	bb02      	cbnz	r2, 800ec12 <_dtoa_r+0xa62>
 800ebd0:	4601      	mov	r1, r0
 800ebd2:	ee18 0a10 	vmov	r0, s16
 800ebd6:	f000 ff37 	bl	800fa48 <__mcmp>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	4629      	mov	r1, r5
 800ebde:	4620      	mov	r0, r4
 800ebe0:	9207      	str	r2, [sp, #28]
 800ebe2:	f000 fca5 	bl	800f530 <_Bfree>
 800ebe6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ebea:	ea43 0102 	orr.w	r1, r3, r2
 800ebee:	9b04      	ldr	r3, [sp, #16]
 800ebf0:	430b      	orrs	r3, r1
 800ebf2:	464d      	mov	r5, r9
 800ebf4:	d10f      	bne.n	800ec16 <_dtoa_r+0xa66>
 800ebf6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ebfa:	d02a      	beq.n	800ec52 <_dtoa_r+0xaa2>
 800ebfc:	9b03      	ldr	r3, [sp, #12]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	dd02      	ble.n	800ec08 <_dtoa_r+0xa58>
 800ec02:	9b02      	ldr	r3, [sp, #8]
 800ec04:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ec08:	f88b a000 	strb.w	sl, [fp]
 800ec0c:	e775      	b.n	800eafa <_dtoa_r+0x94a>
 800ec0e:	4638      	mov	r0, r7
 800ec10:	e7ba      	b.n	800eb88 <_dtoa_r+0x9d8>
 800ec12:	2201      	movs	r2, #1
 800ec14:	e7e2      	b.n	800ebdc <_dtoa_r+0xa2c>
 800ec16:	9b03      	ldr	r3, [sp, #12]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	db04      	blt.n	800ec26 <_dtoa_r+0xa76>
 800ec1c:	9906      	ldr	r1, [sp, #24]
 800ec1e:	430b      	orrs	r3, r1
 800ec20:	9904      	ldr	r1, [sp, #16]
 800ec22:	430b      	orrs	r3, r1
 800ec24:	d122      	bne.n	800ec6c <_dtoa_r+0xabc>
 800ec26:	2a00      	cmp	r2, #0
 800ec28:	ddee      	ble.n	800ec08 <_dtoa_r+0xa58>
 800ec2a:	ee18 1a10 	vmov	r1, s16
 800ec2e:	2201      	movs	r2, #1
 800ec30:	4620      	mov	r0, r4
 800ec32:	f000 fe99 	bl	800f968 <__lshift>
 800ec36:	4631      	mov	r1, r6
 800ec38:	ee08 0a10 	vmov	s16, r0
 800ec3c:	f000 ff04 	bl	800fa48 <__mcmp>
 800ec40:	2800      	cmp	r0, #0
 800ec42:	dc03      	bgt.n	800ec4c <_dtoa_r+0xa9c>
 800ec44:	d1e0      	bne.n	800ec08 <_dtoa_r+0xa58>
 800ec46:	f01a 0f01 	tst.w	sl, #1
 800ec4a:	d0dd      	beq.n	800ec08 <_dtoa_r+0xa58>
 800ec4c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ec50:	d1d7      	bne.n	800ec02 <_dtoa_r+0xa52>
 800ec52:	2339      	movs	r3, #57	; 0x39
 800ec54:	f88b 3000 	strb.w	r3, [fp]
 800ec58:	462b      	mov	r3, r5
 800ec5a:	461d      	mov	r5, r3
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ec62:	2a39      	cmp	r2, #57	; 0x39
 800ec64:	d071      	beq.n	800ed4a <_dtoa_r+0xb9a>
 800ec66:	3201      	adds	r2, #1
 800ec68:	701a      	strb	r2, [r3, #0]
 800ec6a:	e746      	b.n	800eafa <_dtoa_r+0x94a>
 800ec6c:	2a00      	cmp	r2, #0
 800ec6e:	dd07      	ble.n	800ec80 <_dtoa_r+0xad0>
 800ec70:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ec74:	d0ed      	beq.n	800ec52 <_dtoa_r+0xaa2>
 800ec76:	f10a 0301 	add.w	r3, sl, #1
 800ec7a:	f88b 3000 	strb.w	r3, [fp]
 800ec7e:	e73c      	b.n	800eafa <_dtoa_r+0x94a>
 800ec80:	9b05      	ldr	r3, [sp, #20]
 800ec82:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ec86:	4599      	cmp	r9, r3
 800ec88:	d047      	beq.n	800ed1a <_dtoa_r+0xb6a>
 800ec8a:	ee18 1a10 	vmov	r1, s16
 800ec8e:	2300      	movs	r3, #0
 800ec90:	220a      	movs	r2, #10
 800ec92:	4620      	mov	r0, r4
 800ec94:	f000 fc6e 	bl	800f574 <__multadd>
 800ec98:	45b8      	cmp	r8, r7
 800ec9a:	ee08 0a10 	vmov	s16, r0
 800ec9e:	f04f 0300 	mov.w	r3, #0
 800eca2:	f04f 020a 	mov.w	r2, #10
 800eca6:	4641      	mov	r1, r8
 800eca8:	4620      	mov	r0, r4
 800ecaa:	d106      	bne.n	800ecba <_dtoa_r+0xb0a>
 800ecac:	f000 fc62 	bl	800f574 <__multadd>
 800ecb0:	4680      	mov	r8, r0
 800ecb2:	4607      	mov	r7, r0
 800ecb4:	f109 0901 	add.w	r9, r9, #1
 800ecb8:	e772      	b.n	800eba0 <_dtoa_r+0x9f0>
 800ecba:	f000 fc5b 	bl	800f574 <__multadd>
 800ecbe:	4639      	mov	r1, r7
 800ecc0:	4680      	mov	r8, r0
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	220a      	movs	r2, #10
 800ecc6:	4620      	mov	r0, r4
 800ecc8:	f000 fc54 	bl	800f574 <__multadd>
 800eccc:	4607      	mov	r7, r0
 800ecce:	e7f1      	b.n	800ecb4 <_dtoa_r+0xb04>
 800ecd0:	9b03      	ldr	r3, [sp, #12]
 800ecd2:	9302      	str	r3, [sp, #8]
 800ecd4:	9d01      	ldr	r5, [sp, #4]
 800ecd6:	ee18 0a10 	vmov	r0, s16
 800ecda:	4631      	mov	r1, r6
 800ecdc:	f7ff f9dc 	bl	800e098 <quorem>
 800ece0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ece4:	9b01      	ldr	r3, [sp, #4]
 800ece6:	f805 ab01 	strb.w	sl, [r5], #1
 800ecea:	1aea      	subs	r2, r5, r3
 800ecec:	9b02      	ldr	r3, [sp, #8]
 800ecee:	4293      	cmp	r3, r2
 800ecf0:	dd09      	ble.n	800ed06 <_dtoa_r+0xb56>
 800ecf2:	ee18 1a10 	vmov	r1, s16
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	220a      	movs	r2, #10
 800ecfa:	4620      	mov	r0, r4
 800ecfc:	f000 fc3a 	bl	800f574 <__multadd>
 800ed00:	ee08 0a10 	vmov	s16, r0
 800ed04:	e7e7      	b.n	800ecd6 <_dtoa_r+0xb26>
 800ed06:	9b02      	ldr	r3, [sp, #8]
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	bfc8      	it	gt
 800ed0c:	461d      	movgt	r5, r3
 800ed0e:	9b01      	ldr	r3, [sp, #4]
 800ed10:	bfd8      	it	le
 800ed12:	2501      	movle	r5, #1
 800ed14:	441d      	add	r5, r3
 800ed16:	f04f 0800 	mov.w	r8, #0
 800ed1a:	ee18 1a10 	vmov	r1, s16
 800ed1e:	2201      	movs	r2, #1
 800ed20:	4620      	mov	r0, r4
 800ed22:	f000 fe21 	bl	800f968 <__lshift>
 800ed26:	4631      	mov	r1, r6
 800ed28:	ee08 0a10 	vmov	s16, r0
 800ed2c:	f000 fe8c 	bl	800fa48 <__mcmp>
 800ed30:	2800      	cmp	r0, #0
 800ed32:	dc91      	bgt.n	800ec58 <_dtoa_r+0xaa8>
 800ed34:	d102      	bne.n	800ed3c <_dtoa_r+0xb8c>
 800ed36:	f01a 0f01 	tst.w	sl, #1
 800ed3a:	d18d      	bne.n	800ec58 <_dtoa_r+0xaa8>
 800ed3c:	462b      	mov	r3, r5
 800ed3e:	461d      	mov	r5, r3
 800ed40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ed44:	2a30      	cmp	r2, #48	; 0x30
 800ed46:	d0fa      	beq.n	800ed3e <_dtoa_r+0xb8e>
 800ed48:	e6d7      	b.n	800eafa <_dtoa_r+0x94a>
 800ed4a:	9a01      	ldr	r2, [sp, #4]
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	d184      	bne.n	800ec5a <_dtoa_r+0xaaa>
 800ed50:	9b00      	ldr	r3, [sp, #0]
 800ed52:	3301      	adds	r3, #1
 800ed54:	9300      	str	r3, [sp, #0]
 800ed56:	2331      	movs	r3, #49	; 0x31
 800ed58:	7013      	strb	r3, [r2, #0]
 800ed5a:	e6ce      	b.n	800eafa <_dtoa_r+0x94a>
 800ed5c:	4b09      	ldr	r3, [pc, #36]	; (800ed84 <_dtoa_r+0xbd4>)
 800ed5e:	f7ff ba95 	b.w	800e28c <_dtoa_r+0xdc>
 800ed62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	f47f aa6e 	bne.w	800e246 <_dtoa_r+0x96>
 800ed6a:	4b07      	ldr	r3, [pc, #28]	; (800ed88 <_dtoa_r+0xbd8>)
 800ed6c:	f7ff ba8e 	b.w	800e28c <_dtoa_r+0xdc>
 800ed70:	9b02      	ldr	r3, [sp, #8]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	dcae      	bgt.n	800ecd4 <_dtoa_r+0xb24>
 800ed76:	9b06      	ldr	r3, [sp, #24]
 800ed78:	2b02      	cmp	r3, #2
 800ed7a:	f73f aea8 	bgt.w	800eace <_dtoa_r+0x91e>
 800ed7e:	e7a9      	b.n	800ecd4 <_dtoa_r+0xb24>
 800ed80:	08014a00 	.word	0x08014a00
 800ed84:	08014804 	.word	0x08014804
 800ed88:	08014981 	.word	0x08014981

0800ed8c <rshift>:
 800ed8c:	6903      	ldr	r3, [r0, #16]
 800ed8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ed92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ed96:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ed9a:	f100 0414 	add.w	r4, r0, #20
 800ed9e:	dd45      	ble.n	800ee2c <rshift+0xa0>
 800eda0:	f011 011f 	ands.w	r1, r1, #31
 800eda4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eda8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800edac:	d10c      	bne.n	800edc8 <rshift+0x3c>
 800edae:	f100 0710 	add.w	r7, r0, #16
 800edb2:	4629      	mov	r1, r5
 800edb4:	42b1      	cmp	r1, r6
 800edb6:	d334      	bcc.n	800ee22 <rshift+0x96>
 800edb8:	1a9b      	subs	r3, r3, r2
 800edba:	009b      	lsls	r3, r3, #2
 800edbc:	1eea      	subs	r2, r5, #3
 800edbe:	4296      	cmp	r6, r2
 800edc0:	bf38      	it	cc
 800edc2:	2300      	movcc	r3, #0
 800edc4:	4423      	add	r3, r4
 800edc6:	e015      	b.n	800edf4 <rshift+0x68>
 800edc8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800edcc:	f1c1 0820 	rsb	r8, r1, #32
 800edd0:	40cf      	lsrs	r7, r1
 800edd2:	f105 0e04 	add.w	lr, r5, #4
 800edd6:	46a1      	mov	r9, r4
 800edd8:	4576      	cmp	r6, lr
 800edda:	46f4      	mov	ip, lr
 800eddc:	d815      	bhi.n	800ee0a <rshift+0x7e>
 800edde:	1a9a      	subs	r2, r3, r2
 800ede0:	0092      	lsls	r2, r2, #2
 800ede2:	3a04      	subs	r2, #4
 800ede4:	3501      	adds	r5, #1
 800ede6:	42ae      	cmp	r6, r5
 800ede8:	bf38      	it	cc
 800edea:	2200      	movcc	r2, #0
 800edec:	18a3      	adds	r3, r4, r2
 800edee:	50a7      	str	r7, [r4, r2]
 800edf0:	b107      	cbz	r7, 800edf4 <rshift+0x68>
 800edf2:	3304      	adds	r3, #4
 800edf4:	1b1a      	subs	r2, r3, r4
 800edf6:	42a3      	cmp	r3, r4
 800edf8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800edfc:	bf08      	it	eq
 800edfe:	2300      	moveq	r3, #0
 800ee00:	6102      	str	r2, [r0, #16]
 800ee02:	bf08      	it	eq
 800ee04:	6143      	streq	r3, [r0, #20]
 800ee06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee0a:	f8dc c000 	ldr.w	ip, [ip]
 800ee0e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ee12:	ea4c 0707 	orr.w	r7, ip, r7
 800ee16:	f849 7b04 	str.w	r7, [r9], #4
 800ee1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ee1e:	40cf      	lsrs	r7, r1
 800ee20:	e7da      	b.n	800edd8 <rshift+0x4c>
 800ee22:	f851 cb04 	ldr.w	ip, [r1], #4
 800ee26:	f847 cf04 	str.w	ip, [r7, #4]!
 800ee2a:	e7c3      	b.n	800edb4 <rshift+0x28>
 800ee2c:	4623      	mov	r3, r4
 800ee2e:	e7e1      	b.n	800edf4 <rshift+0x68>

0800ee30 <__hexdig_fun>:
 800ee30:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ee34:	2b09      	cmp	r3, #9
 800ee36:	d802      	bhi.n	800ee3e <__hexdig_fun+0xe>
 800ee38:	3820      	subs	r0, #32
 800ee3a:	b2c0      	uxtb	r0, r0
 800ee3c:	4770      	bx	lr
 800ee3e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ee42:	2b05      	cmp	r3, #5
 800ee44:	d801      	bhi.n	800ee4a <__hexdig_fun+0x1a>
 800ee46:	3847      	subs	r0, #71	; 0x47
 800ee48:	e7f7      	b.n	800ee3a <__hexdig_fun+0xa>
 800ee4a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ee4e:	2b05      	cmp	r3, #5
 800ee50:	d801      	bhi.n	800ee56 <__hexdig_fun+0x26>
 800ee52:	3827      	subs	r0, #39	; 0x27
 800ee54:	e7f1      	b.n	800ee3a <__hexdig_fun+0xa>
 800ee56:	2000      	movs	r0, #0
 800ee58:	4770      	bx	lr
	...

0800ee5c <__gethex>:
 800ee5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee60:	ed2d 8b02 	vpush	{d8}
 800ee64:	b089      	sub	sp, #36	; 0x24
 800ee66:	ee08 0a10 	vmov	s16, r0
 800ee6a:	9304      	str	r3, [sp, #16]
 800ee6c:	4bb4      	ldr	r3, [pc, #720]	; (800f140 <__gethex+0x2e4>)
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	9301      	str	r3, [sp, #4]
 800ee72:	4618      	mov	r0, r3
 800ee74:	468b      	mov	fp, r1
 800ee76:	4690      	mov	r8, r2
 800ee78:	f7f1 f9b2 	bl	80001e0 <strlen>
 800ee7c:	9b01      	ldr	r3, [sp, #4]
 800ee7e:	f8db 2000 	ldr.w	r2, [fp]
 800ee82:	4403      	add	r3, r0
 800ee84:	4682      	mov	sl, r0
 800ee86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ee8a:	9305      	str	r3, [sp, #20]
 800ee8c:	1c93      	adds	r3, r2, #2
 800ee8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ee92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ee96:	32fe      	adds	r2, #254	; 0xfe
 800ee98:	18d1      	adds	r1, r2, r3
 800ee9a:	461f      	mov	r7, r3
 800ee9c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800eea0:	9100      	str	r1, [sp, #0]
 800eea2:	2830      	cmp	r0, #48	; 0x30
 800eea4:	d0f8      	beq.n	800ee98 <__gethex+0x3c>
 800eea6:	f7ff ffc3 	bl	800ee30 <__hexdig_fun>
 800eeaa:	4604      	mov	r4, r0
 800eeac:	2800      	cmp	r0, #0
 800eeae:	d13a      	bne.n	800ef26 <__gethex+0xca>
 800eeb0:	9901      	ldr	r1, [sp, #4]
 800eeb2:	4652      	mov	r2, sl
 800eeb4:	4638      	mov	r0, r7
 800eeb6:	f001 f95d 	bl	8010174 <strncmp>
 800eeba:	4605      	mov	r5, r0
 800eebc:	2800      	cmp	r0, #0
 800eebe:	d168      	bne.n	800ef92 <__gethex+0x136>
 800eec0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800eec4:	eb07 060a 	add.w	r6, r7, sl
 800eec8:	f7ff ffb2 	bl	800ee30 <__hexdig_fun>
 800eecc:	2800      	cmp	r0, #0
 800eece:	d062      	beq.n	800ef96 <__gethex+0x13a>
 800eed0:	4633      	mov	r3, r6
 800eed2:	7818      	ldrb	r0, [r3, #0]
 800eed4:	2830      	cmp	r0, #48	; 0x30
 800eed6:	461f      	mov	r7, r3
 800eed8:	f103 0301 	add.w	r3, r3, #1
 800eedc:	d0f9      	beq.n	800eed2 <__gethex+0x76>
 800eede:	f7ff ffa7 	bl	800ee30 <__hexdig_fun>
 800eee2:	2301      	movs	r3, #1
 800eee4:	fab0 f480 	clz	r4, r0
 800eee8:	0964      	lsrs	r4, r4, #5
 800eeea:	4635      	mov	r5, r6
 800eeec:	9300      	str	r3, [sp, #0]
 800eeee:	463a      	mov	r2, r7
 800eef0:	4616      	mov	r6, r2
 800eef2:	3201      	adds	r2, #1
 800eef4:	7830      	ldrb	r0, [r6, #0]
 800eef6:	f7ff ff9b 	bl	800ee30 <__hexdig_fun>
 800eefa:	2800      	cmp	r0, #0
 800eefc:	d1f8      	bne.n	800eef0 <__gethex+0x94>
 800eefe:	9901      	ldr	r1, [sp, #4]
 800ef00:	4652      	mov	r2, sl
 800ef02:	4630      	mov	r0, r6
 800ef04:	f001 f936 	bl	8010174 <strncmp>
 800ef08:	b980      	cbnz	r0, 800ef2c <__gethex+0xd0>
 800ef0a:	b94d      	cbnz	r5, 800ef20 <__gethex+0xc4>
 800ef0c:	eb06 050a 	add.w	r5, r6, sl
 800ef10:	462a      	mov	r2, r5
 800ef12:	4616      	mov	r6, r2
 800ef14:	3201      	adds	r2, #1
 800ef16:	7830      	ldrb	r0, [r6, #0]
 800ef18:	f7ff ff8a 	bl	800ee30 <__hexdig_fun>
 800ef1c:	2800      	cmp	r0, #0
 800ef1e:	d1f8      	bne.n	800ef12 <__gethex+0xb6>
 800ef20:	1bad      	subs	r5, r5, r6
 800ef22:	00ad      	lsls	r5, r5, #2
 800ef24:	e004      	b.n	800ef30 <__gethex+0xd4>
 800ef26:	2400      	movs	r4, #0
 800ef28:	4625      	mov	r5, r4
 800ef2a:	e7e0      	b.n	800eeee <__gethex+0x92>
 800ef2c:	2d00      	cmp	r5, #0
 800ef2e:	d1f7      	bne.n	800ef20 <__gethex+0xc4>
 800ef30:	7833      	ldrb	r3, [r6, #0]
 800ef32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ef36:	2b50      	cmp	r3, #80	; 0x50
 800ef38:	d13b      	bne.n	800efb2 <__gethex+0x156>
 800ef3a:	7873      	ldrb	r3, [r6, #1]
 800ef3c:	2b2b      	cmp	r3, #43	; 0x2b
 800ef3e:	d02c      	beq.n	800ef9a <__gethex+0x13e>
 800ef40:	2b2d      	cmp	r3, #45	; 0x2d
 800ef42:	d02e      	beq.n	800efa2 <__gethex+0x146>
 800ef44:	1c71      	adds	r1, r6, #1
 800ef46:	f04f 0900 	mov.w	r9, #0
 800ef4a:	7808      	ldrb	r0, [r1, #0]
 800ef4c:	f7ff ff70 	bl	800ee30 <__hexdig_fun>
 800ef50:	1e43      	subs	r3, r0, #1
 800ef52:	b2db      	uxtb	r3, r3
 800ef54:	2b18      	cmp	r3, #24
 800ef56:	d82c      	bhi.n	800efb2 <__gethex+0x156>
 800ef58:	f1a0 0210 	sub.w	r2, r0, #16
 800ef5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ef60:	f7ff ff66 	bl	800ee30 <__hexdig_fun>
 800ef64:	1e43      	subs	r3, r0, #1
 800ef66:	b2db      	uxtb	r3, r3
 800ef68:	2b18      	cmp	r3, #24
 800ef6a:	d91d      	bls.n	800efa8 <__gethex+0x14c>
 800ef6c:	f1b9 0f00 	cmp.w	r9, #0
 800ef70:	d000      	beq.n	800ef74 <__gethex+0x118>
 800ef72:	4252      	negs	r2, r2
 800ef74:	4415      	add	r5, r2
 800ef76:	f8cb 1000 	str.w	r1, [fp]
 800ef7a:	b1e4      	cbz	r4, 800efb6 <__gethex+0x15a>
 800ef7c:	9b00      	ldr	r3, [sp, #0]
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	bf14      	ite	ne
 800ef82:	2700      	movne	r7, #0
 800ef84:	2706      	moveq	r7, #6
 800ef86:	4638      	mov	r0, r7
 800ef88:	b009      	add	sp, #36	; 0x24
 800ef8a:	ecbd 8b02 	vpop	{d8}
 800ef8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef92:	463e      	mov	r6, r7
 800ef94:	4625      	mov	r5, r4
 800ef96:	2401      	movs	r4, #1
 800ef98:	e7ca      	b.n	800ef30 <__gethex+0xd4>
 800ef9a:	f04f 0900 	mov.w	r9, #0
 800ef9e:	1cb1      	adds	r1, r6, #2
 800efa0:	e7d3      	b.n	800ef4a <__gethex+0xee>
 800efa2:	f04f 0901 	mov.w	r9, #1
 800efa6:	e7fa      	b.n	800ef9e <__gethex+0x142>
 800efa8:	230a      	movs	r3, #10
 800efaa:	fb03 0202 	mla	r2, r3, r2, r0
 800efae:	3a10      	subs	r2, #16
 800efb0:	e7d4      	b.n	800ef5c <__gethex+0x100>
 800efb2:	4631      	mov	r1, r6
 800efb4:	e7df      	b.n	800ef76 <__gethex+0x11a>
 800efb6:	1bf3      	subs	r3, r6, r7
 800efb8:	3b01      	subs	r3, #1
 800efba:	4621      	mov	r1, r4
 800efbc:	2b07      	cmp	r3, #7
 800efbe:	dc0b      	bgt.n	800efd8 <__gethex+0x17c>
 800efc0:	ee18 0a10 	vmov	r0, s16
 800efc4:	f000 fa74 	bl	800f4b0 <_Balloc>
 800efc8:	4604      	mov	r4, r0
 800efca:	b940      	cbnz	r0, 800efde <__gethex+0x182>
 800efcc:	4b5d      	ldr	r3, [pc, #372]	; (800f144 <__gethex+0x2e8>)
 800efce:	4602      	mov	r2, r0
 800efd0:	21de      	movs	r1, #222	; 0xde
 800efd2:	485d      	ldr	r0, [pc, #372]	; (800f148 <__gethex+0x2ec>)
 800efd4:	f001 f8f0 	bl	80101b8 <__assert_func>
 800efd8:	3101      	adds	r1, #1
 800efda:	105b      	asrs	r3, r3, #1
 800efdc:	e7ee      	b.n	800efbc <__gethex+0x160>
 800efde:	f100 0914 	add.w	r9, r0, #20
 800efe2:	f04f 0b00 	mov.w	fp, #0
 800efe6:	f1ca 0301 	rsb	r3, sl, #1
 800efea:	f8cd 9008 	str.w	r9, [sp, #8]
 800efee:	f8cd b000 	str.w	fp, [sp]
 800eff2:	9306      	str	r3, [sp, #24]
 800eff4:	42b7      	cmp	r7, r6
 800eff6:	d340      	bcc.n	800f07a <__gethex+0x21e>
 800eff8:	9802      	ldr	r0, [sp, #8]
 800effa:	9b00      	ldr	r3, [sp, #0]
 800effc:	f840 3b04 	str.w	r3, [r0], #4
 800f000:	eba0 0009 	sub.w	r0, r0, r9
 800f004:	1080      	asrs	r0, r0, #2
 800f006:	0146      	lsls	r6, r0, #5
 800f008:	6120      	str	r0, [r4, #16]
 800f00a:	4618      	mov	r0, r3
 800f00c:	f000 fb42 	bl	800f694 <__hi0bits>
 800f010:	1a30      	subs	r0, r6, r0
 800f012:	f8d8 6000 	ldr.w	r6, [r8]
 800f016:	42b0      	cmp	r0, r6
 800f018:	dd63      	ble.n	800f0e2 <__gethex+0x286>
 800f01a:	1b87      	subs	r7, r0, r6
 800f01c:	4639      	mov	r1, r7
 800f01e:	4620      	mov	r0, r4
 800f020:	f000 fee6 	bl	800fdf0 <__any_on>
 800f024:	4682      	mov	sl, r0
 800f026:	b1a8      	cbz	r0, 800f054 <__gethex+0x1f8>
 800f028:	1e7b      	subs	r3, r7, #1
 800f02a:	1159      	asrs	r1, r3, #5
 800f02c:	f003 021f 	and.w	r2, r3, #31
 800f030:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f034:	f04f 0a01 	mov.w	sl, #1
 800f038:	fa0a f202 	lsl.w	r2, sl, r2
 800f03c:	420a      	tst	r2, r1
 800f03e:	d009      	beq.n	800f054 <__gethex+0x1f8>
 800f040:	4553      	cmp	r3, sl
 800f042:	dd05      	ble.n	800f050 <__gethex+0x1f4>
 800f044:	1eb9      	subs	r1, r7, #2
 800f046:	4620      	mov	r0, r4
 800f048:	f000 fed2 	bl	800fdf0 <__any_on>
 800f04c:	2800      	cmp	r0, #0
 800f04e:	d145      	bne.n	800f0dc <__gethex+0x280>
 800f050:	f04f 0a02 	mov.w	sl, #2
 800f054:	4639      	mov	r1, r7
 800f056:	4620      	mov	r0, r4
 800f058:	f7ff fe98 	bl	800ed8c <rshift>
 800f05c:	443d      	add	r5, r7
 800f05e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f062:	42ab      	cmp	r3, r5
 800f064:	da4c      	bge.n	800f100 <__gethex+0x2a4>
 800f066:	ee18 0a10 	vmov	r0, s16
 800f06a:	4621      	mov	r1, r4
 800f06c:	f000 fa60 	bl	800f530 <_Bfree>
 800f070:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f072:	2300      	movs	r3, #0
 800f074:	6013      	str	r3, [r2, #0]
 800f076:	27a3      	movs	r7, #163	; 0xa3
 800f078:	e785      	b.n	800ef86 <__gethex+0x12a>
 800f07a:	1e73      	subs	r3, r6, #1
 800f07c:	9a05      	ldr	r2, [sp, #20]
 800f07e:	9303      	str	r3, [sp, #12]
 800f080:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f084:	4293      	cmp	r3, r2
 800f086:	d019      	beq.n	800f0bc <__gethex+0x260>
 800f088:	f1bb 0f20 	cmp.w	fp, #32
 800f08c:	d107      	bne.n	800f09e <__gethex+0x242>
 800f08e:	9b02      	ldr	r3, [sp, #8]
 800f090:	9a00      	ldr	r2, [sp, #0]
 800f092:	f843 2b04 	str.w	r2, [r3], #4
 800f096:	9302      	str	r3, [sp, #8]
 800f098:	2300      	movs	r3, #0
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	469b      	mov	fp, r3
 800f09e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f0a2:	f7ff fec5 	bl	800ee30 <__hexdig_fun>
 800f0a6:	9b00      	ldr	r3, [sp, #0]
 800f0a8:	f000 000f 	and.w	r0, r0, #15
 800f0ac:	fa00 f00b 	lsl.w	r0, r0, fp
 800f0b0:	4303      	orrs	r3, r0
 800f0b2:	9300      	str	r3, [sp, #0]
 800f0b4:	f10b 0b04 	add.w	fp, fp, #4
 800f0b8:	9b03      	ldr	r3, [sp, #12]
 800f0ba:	e00d      	b.n	800f0d8 <__gethex+0x27c>
 800f0bc:	9b03      	ldr	r3, [sp, #12]
 800f0be:	9a06      	ldr	r2, [sp, #24]
 800f0c0:	4413      	add	r3, r2
 800f0c2:	42bb      	cmp	r3, r7
 800f0c4:	d3e0      	bcc.n	800f088 <__gethex+0x22c>
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	9901      	ldr	r1, [sp, #4]
 800f0ca:	9307      	str	r3, [sp, #28]
 800f0cc:	4652      	mov	r2, sl
 800f0ce:	f001 f851 	bl	8010174 <strncmp>
 800f0d2:	9b07      	ldr	r3, [sp, #28]
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d1d7      	bne.n	800f088 <__gethex+0x22c>
 800f0d8:	461e      	mov	r6, r3
 800f0da:	e78b      	b.n	800eff4 <__gethex+0x198>
 800f0dc:	f04f 0a03 	mov.w	sl, #3
 800f0e0:	e7b8      	b.n	800f054 <__gethex+0x1f8>
 800f0e2:	da0a      	bge.n	800f0fa <__gethex+0x29e>
 800f0e4:	1a37      	subs	r7, r6, r0
 800f0e6:	4621      	mov	r1, r4
 800f0e8:	ee18 0a10 	vmov	r0, s16
 800f0ec:	463a      	mov	r2, r7
 800f0ee:	f000 fc3b 	bl	800f968 <__lshift>
 800f0f2:	1bed      	subs	r5, r5, r7
 800f0f4:	4604      	mov	r4, r0
 800f0f6:	f100 0914 	add.w	r9, r0, #20
 800f0fa:	f04f 0a00 	mov.w	sl, #0
 800f0fe:	e7ae      	b.n	800f05e <__gethex+0x202>
 800f100:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f104:	42a8      	cmp	r0, r5
 800f106:	dd72      	ble.n	800f1ee <__gethex+0x392>
 800f108:	1b45      	subs	r5, r0, r5
 800f10a:	42ae      	cmp	r6, r5
 800f10c:	dc36      	bgt.n	800f17c <__gethex+0x320>
 800f10e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f112:	2b02      	cmp	r3, #2
 800f114:	d02a      	beq.n	800f16c <__gethex+0x310>
 800f116:	2b03      	cmp	r3, #3
 800f118:	d02c      	beq.n	800f174 <__gethex+0x318>
 800f11a:	2b01      	cmp	r3, #1
 800f11c:	d11c      	bne.n	800f158 <__gethex+0x2fc>
 800f11e:	42ae      	cmp	r6, r5
 800f120:	d11a      	bne.n	800f158 <__gethex+0x2fc>
 800f122:	2e01      	cmp	r6, #1
 800f124:	d112      	bne.n	800f14c <__gethex+0x2f0>
 800f126:	9a04      	ldr	r2, [sp, #16]
 800f128:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f12c:	6013      	str	r3, [r2, #0]
 800f12e:	2301      	movs	r3, #1
 800f130:	6123      	str	r3, [r4, #16]
 800f132:	f8c9 3000 	str.w	r3, [r9]
 800f136:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f138:	2762      	movs	r7, #98	; 0x62
 800f13a:	601c      	str	r4, [r3, #0]
 800f13c:	e723      	b.n	800ef86 <__gethex+0x12a>
 800f13e:	bf00      	nop
 800f140:	08014a78 	.word	0x08014a78
 800f144:	08014a00 	.word	0x08014a00
 800f148:	08014a11 	.word	0x08014a11
 800f14c:	1e71      	subs	r1, r6, #1
 800f14e:	4620      	mov	r0, r4
 800f150:	f000 fe4e 	bl	800fdf0 <__any_on>
 800f154:	2800      	cmp	r0, #0
 800f156:	d1e6      	bne.n	800f126 <__gethex+0x2ca>
 800f158:	ee18 0a10 	vmov	r0, s16
 800f15c:	4621      	mov	r1, r4
 800f15e:	f000 f9e7 	bl	800f530 <_Bfree>
 800f162:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f164:	2300      	movs	r3, #0
 800f166:	6013      	str	r3, [r2, #0]
 800f168:	2750      	movs	r7, #80	; 0x50
 800f16a:	e70c      	b.n	800ef86 <__gethex+0x12a>
 800f16c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d1f2      	bne.n	800f158 <__gethex+0x2fc>
 800f172:	e7d8      	b.n	800f126 <__gethex+0x2ca>
 800f174:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f176:	2b00      	cmp	r3, #0
 800f178:	d1d5      	bne.n	800f126 <__gethex+0x2ca>
 800f17a:	e7ed      	b.n	800f158 <__gethex+0x2fc>
 800f17c:	1e6f      	subs	r7, r5, #1
 800f17e:	f1ba 0f00 	cmp.w	sl, #0
 800f182:	d131      	bne.n	800f1e8 <__gethex+0x38c>
 800f184:	b127      	cbz	r7, 800f190 <__gethex+0x334>
 800f186:	4639      	mov	r1, r7
 800f188:	4620      	mov	r0, r4
 800f18a:	f000 fe31 	bl	800fdf0 <__any_on>
 800f18e:	4682      	mov	sl, r0
 800f190:	117b      	asrs	r3, r7, #5
 800f192:	2101      	movs	r1, #1
 800f194:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f198:	f007 071f 	and.w	r7, r7, #31
 800f19c:	fa01 f707 	lsl.w	r7, r1, r7
 800f1a0:	421f      	tst	r7, r3
 800f1a2:	4629      	mov	r1, r5
 800f1a4:	4620      	mov	r0, r4
 800f1a6:	bf18      	it	ne
 800f1a8:	f04a 0a02 	orrne.w	sl, sl, #2
 800f1ac:	1b76      	subs	r6, r6, r5
 800f1ae:	f7ff fded 	bl	800ed8c <rshift>
 800f1b2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f1b6:	2702      	movs	r7, #2
 800f1b8:	f1ba 0f00 	cmp.w	sl, #0
 800f1bc:	d048      	beq.n	800f250 <__gethex+0x3f4>
 800f1be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f1c2:	2b02      	cmp	r3, #2
 800f1c4:	d015      	beq.n	800f1f2 <__gethex+0x396>
 800f1c6:	2b03      	cmp	r3, #3
 800f1c8:	d017      	beq.n	800f1fa <__gethex+0x39e>
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d109      	bne.n	800f1e2 <__gethex+0x386>
 800f1ce:	f01a 0f02 	tst.w	sl, #2
 800f1d2:	d006      	beq.n	800f1e2 <__gethex+0x386>
 800f1d4:	f8d9 0000 	ldr.w	r0, [r9]
 800f1d8:	ea4a 0a00 	orr.w	sl, sl, r0
 800f1dc:	f01a 0f01 	tst.w	sl, #1
 800f1e0:	d10e      	bne.n	800f200 <__gethex+0x3a4>
 800f1e2:	f047 0710 	orr.w	r7, r7, #16
 800f1e6:	e033      	b.n	800f250 <__gethex+0x3f4>
 800f1e8:	f04f 0a01 	mov.w	sl, #1
 800f1ec:	e7d0      	b.n	800f190 <__gethex+0x334>
 800f1ee:	2701      	movs	r7, #1
 800f1f0:	e7e2      	b.n	800f1b8 <__gethex+0x35c>
 800f1f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1f4:	f1c3 0301 	rsb	r3, r3, #1
 800f1f8:	9315      	str	r3, [sp, #84]	; 0x54
 800f1fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d0f0      	beq.n	800f1e2 <__gethex+0x386>
 800f200:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f204:	f104 0314 	add.w	r3, r4, #20
 800f208:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f20c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f210:	f04f 0c00 	mov.w	ip, #0
 800f214:	4618      	mov	r0, r3
 800f216:	f853 2b04 	ldr.w	r2, [r3], #4
 800f21a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f21e:	d01c      	beq.n	800f25a <__gethex+0x3fe>
 800f220:	3201      	adds	r2, #1
 800f222:	6002      	str	r2, [r0, #0]
 800f224:	2f02      	cmp	r7, #2
 800f226:	f104 0314 	add.w	r3, r4, #20
 800f22a:	d13f      	bne.n	800f2ac <__gethex+0x450>
 800f22c:	f8d8 2000 	ldr.w	r2, [r8]
 800f230:	3a01      	subs	r2, #1
 800f232:	42b2      	cmp	r2, r6
 800f234:	d10a      	bne.n	800f24c <__gethex+0x3f0>
 800f236:	1171      	asrs	r1, r6, #5
 800f238:	2201      	movs	r2, #1
 800f23a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f23e:	f006 061f 	and.w	r6, r6, #31
 800f242:	fa02 f606 	lsl.w	r6, r2, r6
 800f246:	421e      	tst	r6, r3
 800f248:	bf18      	it	ne
 800f24a:	4617      	movne	r7, r2
 800f24c:	f047 0720 	orr.w	r7, r7, #32
 800f250:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f252:	601c      	str	r4, [r3, #0]
 800f254:	9b04      	ldr	r3, [sp, #16]
 800f256:	601d      	str	r5, [r3, #0]
 800f258:	e695      	b.n	800ef86 <__gethex+0x12a>
 800f25a:	4299      	cmp	r1, r3
 800f25c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f260:	d8d8      	bhi.n	800f214 <__gethex+0x3b8>
 800f262:	68a3      	ldr	r3, [r4, #8]
 800f264:	459b      	cmp	fp, r3
 800f266:	db19      	blt.n	800f29c <__gethex+0x440>
 800f268:	6861      	ldr	r1, [r4, #4]
 800f26a:	ee18 0a10 	vmov	r0, s16
 800f26e:	3101      	adds	r1, #1
 800f270:	f000 f91e 	bl	800f4b0 <_Balloc>
 800f274:	4681      	mov	r9, r0
 800f276:	b918      	cbnz	r0, 800f280 <__gethex+0x424>
 800f278:	4b1a      	ldr	r3, [pc, #104]	; (800f2e4 <__gethex+0x488>)
 800f27a:	4602      	mov	r2, r0
 800f27c:	2184      	movs	r1, #132	; 0x84
 800f27e:	e6a8      	b.n	800efd2 <__gethex+0x176>
 800f280:	6922      	ldr	r2, [r4, #16]
 800f282:	3202      	adds	r2, #2
 800f284:	f104 010c 	add.w	r1, r4, #12
 800f288:	0092      	lsls	r2, r2, #2
 800f28a:	300c      	adds	r0, #12
 800f28c:	f7fd f8b8 	bl	800c400 <memcpy>
 800f290:	4621      	mov	r1, r4
 800f292:	ee18 0a10 	vmov	r0, s16
 800f296:	f000 f94b 	bl	800f530 <_Bfree>
 800f29a:	464c      	mov	r4, r9
 800f29c:	6923      	ldr	r3, [r4, #16]
 800f29e:	1c5a      	adds	r2, r3, #1
 800f2a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f2a4:	6122      	str	r2, [r4, #16]
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	615a      	str	r2, [r3, #20]
 800f2aa:	e7bb      	b.n	800f224 <__gethex+0x3c8>
 800f2ac:	6922      	ldr	r2, [r4, #16]
 800f2ae:	455a      	cmp	r2, fp
 800f2b0:	dd0b      	ble.n	800f2ca <__gethex+0x46e>
 800f2b2:	2101      	movs	r1, #1
 800f2b4:	4620      	mov	r0, r4
 800f2b6:	f7ff fd69 	bl	800ed8c <rshift>
 800f2ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f2be:	3501      	adds	r5, #1
 800f2c0:	42ab      	cmp	r3, r5
 800f2c2:	f6ff aed0 	blt.w	800f066 <__gethex+0x20a>
 800f2c6:	2701      	movs	r7, #1
 800f2c8:	e7c0      	b.n	800f24c <__gethex+0x3f0>
 800f2ca:	f016 061f 	ands.w	r6, r6, #31
 800f2ce:	d0fa      	beq.n	800f2c6 <__gethex+0x46a>
 800f2d0:	4453      	add	r3, sl
 800f2d2:	f1c6 0620 	rsb	r6, r6, #32
 800f2d6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f2da:	f000 f9db 	bl	800f694 <__hi0bits>
 800f2de:	42b0      	cmp	r0, r6
 800f2e0:	dbe7      	blt.n	800f2b2 <__gethex+0x456>
 800f2e2:	e7f0      	b.n	800f2c6 <__gethex+0x46a>
 800f2e4:	08014a00 	.word	0x08014a00

0800f2e8 <L_shift>:
 800f2e8:	f1c2 0208 	rsb	r2, r2, #8
 800f2ec:	0092      	lsls	r2, r2, #2
 800f2ee:	b570      	push	{r4, r5, r6, lr}
 800f2f0:	f1c2 0620 	rsb	r6, r2, #32
 800f2f4:	6843      	ldr	r3, [r0, #4]
 800f2f6:	6804      	ldr	r4, [r0, #0]
 800f2f8:	fa03 f506 	lsl.w	r5, r3, r6
 800f2fc:	432c      	orrs	r4, r5
 800f2fe:	40d3      	lsrs	r3, r2
 800f300:	6004      	str	r4, [r0, #0]
 800f302:	f840 3f04 	str.w	r3, [r0, #4]!
 800f306:	4288      	cmp	r0, r1
 800f308:	d3f4      	bcc.n	800f2f4 <L_shift+0xc>
 800f30a:	bd70      	pop	{r4, r5, r6, pc}

0800f30c <__match>:
 800f30c:	b530      	push	{r4, r5, lr}
 800f30e:	6803      	ldr	r3, [r0, #0]
 800f310:	3301      	adds	r3, #1
 800f312:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f316:	b914      	cbnz	r4, 800f31e <__match+0x12>
 800f318:	6003      	str	r3, [r0, #0]
 800f31a:	2001      	movs	r0, #1
 800f31c:	bd30      	pop	{r4, r5, pc}
 800f31e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f322:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f326:	2d19      	cmp	r5, #25
 800f328:	bf98      	it	ls
 800f32a:	3220      	addls	r2, #32
 800f32c:	42a2      	cmp	r2, r4
 800f32e:	d0f0      	beq.n	800f312 <__match+0x6>
 800f330:	2000      	movs	r0, #0
 800f332:	e7f3      	b.n	800f31c <__match+0x10>

0800f334 <__hexnan>:
 800f334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f338:	680b      	ldr	r3, [r1, #0]
 800f33a:	115e      	asrs	r6, r3, #5
 800f33c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f340:	f013 031f 	ands.w	r3, r3, #31
 800f344:	b087      	sub	sp, #28
 800f346:	bf18      	it	ne
 800f348:	3604      	addne	r6, #4
 800f34a:	2500      	movs	r5, #0
 800f34c:	1f37      	subs	r7, r6, #4
 800f34e:	4690      	mov	r8, r2
 800f350:	6802      	ldr	r2, [r0, #0]
 800f352:	9301      	str	r3, [sp, #4]
 800f354:	4682      	mov	sl, r0
 800f356:	f846 5c04 	str.w	r5, [r6, #-4]
 800f35a:	46b9      	mov	r9, r7
 800f35c:	463c      	mov	r4, r7
 800f35e:	9502      	str	r5, [sp, #8]
 800f360:	46ab      	mov	fp, r5
 800f362:	7851      	ldrb	r1, [r2, #1]
 800f364:	1c53      	adds	r3, r2, #1
 800f366:	9303      	str	r3, [sp, #12]
 800f368:	b341      	cbz	r1, 800f3bc <__hexnan+0x88>
 800f36a:	4608      	mov	r0, r1
 800f36c:	9205      	str	r2, [sp, #20]
 800f36e:	9104      	str	r1, [sp, #16]
 800f370:	f7ff fd5e 	bl	800ee30 <__hexdig_fun>
 800f374:	2800      	cmp	r0, #0
 800f376:	d14f      	bne.n	800f418 <__hexnan+0xe4>
 800f378:	9904      	ldr	r1, [sp, #16]
 800f37a:	9a05      	ldr	r2, [sp, #20]
 800f37c:	2920      	cmp	r1, #32
 800f37e:	d818      	bhi.n	800f3b2 <__hexnan+0x7e>
 800f380:	9b02      	ldr	r3, [sp, #8]
 800f382:	459b      	cmp	fp, r3
 800f384:	dd13      	ble.n	800f3ae <__hexnan+0x7a>
 800f386:	454c      	cmp	r4, r9
 800f388:	d206      	bcs.n	800f398 <__hexnan+0x64>
 800f38a:	2d07      	cmp	r5, #7
 800f38c:	dc04      	bgt.n	800f398 <__hexnan+0x64>
 800f38e:	462a      	mov	r2, r5
 800f390:	4649      	mov	r1, r9
 800f392:	4620      	mov	r0, r4
 800f394:	f7ff ffa8 	bl	800f2e8 <L_shift>
 800f398:	4544      	cmp	r4, r8
 800f39a:	d950      	bls.n	800f43e <__hexnan+0x10a>
 800f39c:	2300      	movs	r3, #0
 800f39e:	f1a4 0904 	sub.w	r9, r4, #4
 800f3a2:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3a6:	f8cd b008 	str.w	fp, [sp, #8]
 800f3aa:	464c      	mov	r4, r9
 800f3ac:	461d      	mov	r5, r3
 800f3ae:	9a03      	ldr	r2, [sp, #12]
 800f3b0:	e7d7      	b.n	800f362 <__hexnan+0x2e>
 800f3b2:	2929      	cmp	r1, #41	; 0x29
 800f3b4:	d156      	bne.n	800f464 <__hexnan+0x130>
 800f3b6:	3202      	adds	r2, #2
 800f3b8:	f8ca 2000 	str.w	r2, [sl]
 800f3bc:	f1bb 0f00 	cmp.w	fp, #0
 800f3c0:	d050      	beq.n	800f464 <__hexnan+0x130>
 800f3c2:	454c      	cmp	r4, r9
 800f3c4:	d206      	bcs.n	800f3d4 <__hexnan+0xa0>
 800f3c6:	2d07      	cmp	r5, #7
 800f3c8:	dc04      	bgt.n	800f3d4 <__hexnan+0xa0>
 800f3ca:	462a      	mov	r2, r5
 800f3cc:	4649      	mov	r1, r9
 800f3ce:	4620      	mov	r0, r4
 800f3d0:	f7ff ff8a 	bl	800f2e8 <L_shift>
 800f3d4:	4544      	cmp	r4, r8
 800f3d6:	d934      	bls.n	800f442 <__hexnan+0x10e>
 800f3d8:	f1a8 0204 	sub.w	r2, r8, #4
 800f3dc:	4623      	mov	r3, r4
 800f3de:	f853 1b04 	ldr.w	r1, [r3], #4
 800f3e2:	f842 1f04 	str.w	r1, [r2, #4]!
 800f3e6:	429f      	cmp	r7, r3
 800f3e8:	d2f9      	bcs.n	800f3de <__hexnan+0xaa>
 800f3ea:	1b3b      	subs	r3, r7, r4
 800f3ec:	f023 0303 	bic.w	r3, r3, #3
 800f3f0:	3304      	adds	r3, #4
 800f3f2:	3401      	adds	r4, #1
 800f3f4:	3e03      	subs	r6, #3
 800f3f6:	42b4      	cmp	r4, r6
 800f3f8:	bf88      	it	hi
 800f3fa:	2304      	movhi	r3, #4
 800f3fc:	4443      	add	r3, r8
 800f3fe:	2200      	movs	r2, #0
 800f400:	f843 2b04 	str.w	r2, [r3], #4
 800f404:	429f      	cmp	r7, r3
 800f406:	d2fb      	bcs.n	800f400 <__hexnan+0xcc>
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	b91b      	cbnz	r3, 800f414 <__hexnan+0xe0>
 800f40c:	4547      	cmp	r7, r8
 800f40e:	d127      	bne.n	800f460 <__hexnan+0x12c>
 800f410:	2301      	movs	r3, #1
 800f412:	603b      	str	r3, [r7, #0]
 800f414:	2005      	movs	r0, #5
 800f416:	e026      	b.n	800f466 <__hexnan+0x132>
 800f418:	3501      	adds	r5, #1
 800f41a:	2d08      	cmp	r5, #8
 800f41c:	f10b 0b01 	add.w	fp, fp, #1
 800f420:	dd06      	ble.n	800f430 <__hexnan+0xfc>
 800f422:	4544      	cmp	r4, r8
 800f424:	d9c3      	bls.n	800f3ae <__hexnan+0x7a>
 800f426:	2300      	movs	r3, #0
 800f428:	f844 3c04 	str.w	r3, [r4, #-4]
 800f42c:	2501      	movs	r5, #1
 800f42e:	3c04      	subs	r4, #4
 800f430:	6822      	ldr	r2, [r4, #0]
 800f432:	f000 000f 	and.w	r0, r0, #15
 800f436:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f43a:	6022      	str	r2, [r4, #0]
 800f43c:	e7b7      	b.n	800f3ae <__hexnan+0x7a>
 800f43e:	2508      	movs	r5, #8
 800f440:	e7b5      	b.n	800f3ae <__hexnan+0x7a>
 800f442:	9b01      	ldr	r3, [sp, #4]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d0df      	beq.n	800f408 <__hexnan+0xd4>
 800f448:	f04f 32ff 	mov.w	r2, #4294967295
 800f44c:	f1c3 0320 	rsb	r3, r3, #32
 800f450:	fa22 f303 	lsr.w	r3, r2, r3
 800f454:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f458:	401a      	ands	r2, r3
 800f45a:	f846 2c04 	str.w	r2, [r6, #-4]
 800f45e:	e7d3      	b.n	800f408 <__hexnan+0xd4>
 800f460:	3f04      	subs	r7, #4
 800f462:	e7d1      	b.n	800f408 <__hexnan+0xd4>
 800f464:	2004      	movs	r0, #4
 800f466:	b007      	add	sp, #28
 800f468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f46c <_localeconv_r>:
 800f46c:	4800      	ldr	r0, [pc, #0]	; (800f470 <_localeconv_r+0x4>)
 800f46e:	4770      	bx	lr
 800f470:	20000264 	.word	0x20000264

0800f474 <__ascii_mbtowc>:
 800f474:	b082      	sub	sp, #8
 800f476:	b901      	cbnz	r1, 800f47a <__ascii_mbtowc+0x6>
 800f478:	a901      	add	r1, sp, #4
 800f47a:	b142      	cbz	r2, 800f48e <__ascii_mbtowc+0x1a>
 800f47c:	b14b      	cbz	r3, 800f492 <__ascii_mbtowc+0x1e>
 800f47e:	7813      	ldrb	r3, [r2, #0]
 800f480:	600b      	str	r3, [r1, #0]
 800f482:	7812      	ldrb	r2, [r2, #0]
 800f484:	1e10      	subs	r0, r2, #0
 800f486:	bf18      	it	ne
 800f488:	2001      	movne	r0, #1
 800f48a:	b002      	add	sp, #8
 800f48c:	4770      	bx	lr
 800f48e:	4610      	mov	r0, r2
 800f490:	e7fb      	b.n	800f48a <__ascii_mbtowc+0x16>
 800f492:	f06f 0001 	mvn.w	r0, #1
 800f496:	e7f8      	b.n	800f48a <__ascii_mbtowc+0x16>

0800f498 <__malloc_lock>:
 800f498:	4801      	ldr	r0, [pc, #4]	; (800f4a0 <__malloc_lock+0x8>)
 800f49a:	f000 bebe 	b.w	801021a <__retarget_lock_acquire_recursive>
 800f49e:	bf00      	nop
 800f4a0:	200021d0 	.word	0x200021d0

0800f4a4 <__malloc_unlock>:
 800f4a4:	4801      	ldr	r0, [pc, #4]	; (800f4ac <__malloc_unlock+0x8>)
 800f4a6:	f000 beb9 	b.w	801021c <__retarget_lock_release_recursive>
 800f4aa:	bf00      	nop
 800f4ac:	200021d0 	.word	0x200021d0

0800f4b0 <_Balloc>:
 800f4b0:	b570      	push	{r4, r5, r6, lr}
 800f4b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f4b4:	4604      	mov	r4, r0
 800f4b6:	460d      	mov	r5, r1
 800f4b8:	b976      	cbnz	r6, 800f4d8 <_Balloc+0x28>
 800f4ba:	2010      	movs	r0, #16
 800f4bc:	f7fc ff98 	bl	800c3f0 <malloc>
 800f4c0:	4602      	mov	r2, r0
 800f4c2:	6260      	str	r0, [r4, #36]	; 0x24
 800f4c4:	b920      	cbnz	r0, 800f4d0 <_Balloc+0x20>
 800f4c6:	4b18      	ldr	r3, [pc, #96]	; (800f528 <_Balloc+0x78>)
 800f4c8:	4818      	ldr	r0, [pc, #96]	; (800f52c <_Balloc+0x7c>)
 800f4ca:	2166      	movs	r1, #102	; 0x66
 800f4cc:	f000 fe74 	bl	80101b8 <__assert_func>
 800f4d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f4d4:	6006      	str	r6, [r0, #0]
 800f4d6:	60c6      	str	r6, [r0, #12]
 800f4d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f4da:	68f3      	ldr	r3, [r6, #12]
 800f4dc:	b183      	cbz	r3, 800f500 <_Balloc+0x50>
 800f4de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f4e0:	68db      	ldr	r3, [r3, #12]
 800f4e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f4e6:	b9b8      	cbnz	r0, 800f518 <_Balloc+0x68>
 800f4e8:	2101      	movs	r1, #1
 800f4ea:	fa01 f605 	lsl.w	r6, r1, r5
 800f4ee:	1d72      	adds	r2, r6, #5
 800f4f0:	0092      	lsls	r2, r2, #2
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	f000 fc9d 	bl	800fe32 <_calloc_r>
 800f4f8:	b160      	cbz	r0, 800f514 <_Balloc+0x64>
 800f4fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f4fe:	e00e      	b.n	800f51e <_Balloc+0x6e>
 800f500:	2221      	movs	r2, #33	; 0x21
 800f502:	2104      	movs	r1, #4
 800f504:	4620      	mov	r0, r4
 800f506:	f000 fc94 	bl	800fe32 <_calloc_r>
 800f50a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f50c:	60f0      	str	r0, [r6, #12]
 800f50e:	68db      	ldr	r3, [r3, #12]
 800f510:	2b00      	cmp	r3, #0
 800f512:	d1e4      	bne.n	800f4de <_Balloc+0x2e>
 800f514:	2000      	movs	r0, #0
 800f516:	bd70      	pop	{r4, r5, r6, pc}
 800f518:	6802      	ldr	r2, [r0, #0]
 800f51a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f51e:	2300      	movs	r3, #0
 800f520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f524:	e7f7      	b.n	800f516 <_Balloc+0x66>
 800f526:	bf00      	nop
 800f528:	0801498e 	.word	0x0801498e
 800f52c:	08014a8c 	.word	0x08014a8c

0800f530 <_Bfree>:
 800f530:	b570      	push	{r4, r5, r6, lr}
 800f532:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f534:	4605      	mov	r5, r0
 800f536:	460c      	mov	r4, r1
 800f538:	b976      	cbnz	r6, 800f558 <_Bfree+0x28>
 800f53a:	2010      	movs	r0, #16
 800f53c:	f7fc ff58 	bl	800c3f0 <malloc>
 800f540:	4602      	mov	r2, r0
 800f542:	6268      	str	r0, [r5, #36]	; 0x24
 800f544:	b920      	cbnz	r0, 800f550 <_Bfree+0x20>
 800f546:	4b09      	ldr	r3, [pc, #36]	; (800f56c <_Bfree+0x3c>)
 800f548:	4809      	ldr	r0, [pc, #36]	; (800f570 <_Bfree+0x40>)
 800f54a:	218a      	movs	r1, #138	; 0x8a
 800f54c:	f000 fe34 	bl	80101b8 <__assert_func>
 800f550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f554:	6006      	str	r6, [r0, #0]
 800f556:	60c6      	str	r6, [r0, #12]
 800f558:	b13c      	cbz	r4, 800f56a <_Bfree+0x3a>
 800f55a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f55c:	6862      	ldr	r2, [r4, #4]
 800f55e:	68db      	ldr	r3, [r3, #12]
 800f560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f564:	6021      	str	r1, [r4, #0]
 800f566:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f56a:	bd70      	pop	{r4, r5, r6, pc}
 800f56c:	0801498e 	.word	0x0801498e
 800f570:	08014a8c 	.word	0x08014a8c

0800f574 <__multadd>:
 800f574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f578:	690d      	ldr	r5, [r1, #16]
 800f57a:	4607      	mov	r7, r0
 800f57c:	460c      	mov	r4, r1
 800f57e:	461e      	mov	r6, r3
 800f580:	f101 0c14 	add.w	ip, r1, #20
 800f584:	2000      	movs	r0, #0
 800f586:	f8dc 3000 	ldr.w	r3, [ip]
 800f58a:	b299      	uxth	r1, r3
 800f58c:	fb02 6101 	mla	r1, r2, r1, r6
 800f590:	0c1e      	lsrs	r6, r3, #16
 800f592:	0c0b      	lsrs	r3, r1, #16
 800f594:	fb02 3306 	mla	r3, r2, r6, r3
 800f598:	b289      	uxth	r1, r1
 800f59a:	3001      	adds	r0, #1
 800f59c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f5a0:	4285      	cmp	r5, r0
 800f5a2:	f84c 1b04 	str.w	r1, [ip], #4
 800f5a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f5aa:	dcec      	bgt.n	800f586 <__multadd+0x12>
 800f5ac:	b30e      	cbz	r6, 800f5f2 <__multadd+0x7e>
 800f5ae:	68a3      	ldr	r3, [r4, #8]
 800f5b0:	42ab      	cmp	r3, r5
 800f5b2:	dc19      	bgt.n	800f5e8 <__multadd+0x74>
 800f5b4:	6861      	ldr	r1, [r4, #4]
 800f5b6:	4638      	mov	r0, r7
 800f5b8:	3101      	adds	r1, #1
 800f5ba:	f7ff ff79 	bl	800f4b0 <_Balloc>
 800f5be:	4680      	mov	r8, r0
 800f5c0:	b928      	cbnz	r0, 800f5ce <__multadd+0x5a>
 800f5c2:	4602      	mov	r2, r0
 800f5c4:	4b0c      	ldr	r3, [pc, #48]	; (800f5f8 <__multadd+0x84>)
 800f5c6:	480d      	ldr	r0, [pc, #52]	; (800f5fc <__multadd+0x88>)
 800f5c8:	21b5      	movs	r1, #181	; 0xb5
 800f5ca:	f000 fdf5 	bl	80101b8 <__assert_func>
 800f5ce:	6922      	ldr	r2, [r4, #16]
 800f5d0:	3202      	adds	r2, #2
 800f5d2:	f104 010c 	add.w	r1, r4, #12
 800f5d6:	0092      	lsls	r2, r2, #2
 800f5d8:	300c      	adds	r0, #12
 800f5da:	f7fc ff11 	bl	800c400 <memcpy>
 800f5de:	4621      	mov	r1, r4
 800f5e0:	4638      	mov	r0, r7
 800f5e2:	f7ff ffa5 	bl	800f530 <_Bfree>
 800f5e6:	4644      	mov	r4, r8
 800f5e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f5ec:	3501      	adds	r5, #1
 800f5ee:	615e      	str	r6, [r3, #20]
 800f5f0:	6125      	str	r5, [r4, #16]
 800f5f2:	4620      	mov	r0, r4
 800f5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5f8:	08014a00 	.word	0x08014a00
 800f5fc:	08014a8c 	.word	0x08014a8c

0800f600 <__s2b>:
 800f600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f604:	460c      	mov	r4, r1
 800f606:	4615      	mov	r5, r2
 800f608:	461f      	mov	r7, r3
 800f60a:	2209      	movs	r2, #9
 800f60c:	3308      	adds	r3, #8
 800f60e:	4606      	mov	r6, r0
 800f610:	fb93 f3f2 	sdiv	r3, r3, r2
 800f614:	2100      	movs	r1, #0
 800f616:	2201      	movs	r2, #1
 800f618:	429a      	cmp	r2, r3
 800f61a:	db09      	blt.n	800f630 <__s2b+0x30>
 800f61c:	4630      	mov	r0, r6
 800f61e:	f7ff ff47 	bl	800f4b0 <_Balloc>
 800f622:	b940      	cbnz	r0, 800f636 <__s2b+0x36>
 800f624:	4602      	mov	r2, r0
 800f626:	4b19      	ldr	r3, [pc, #100]	; (800f68c <__s2b+0x8c>)
 800f628:	4819      	ldr	r0, [pc, #100]	; (800f690 <__s2b+0x90>)
 800f62a:	21ce      	movs	r1, #206	; 0xce
 800f62c:	f000 fdc4 	bl	80101b8 <__assert_func>
 800f630:	0052      	lsls	r2, r2, #1
 800f632:	3101      	adds	r1, #1
 800f634:	e7f0      	b.n	800f618 <__s2b+0x18>
 800f636:	9b08      	ldr	r3, [sp, #32]
 800f638:	6143      	str	r3, [r0, #20]
 800f63a:	2d09      	cmp	r5, #9
 800f63c:	f04f 0301 	mov.w	r3, #1
 800f640:	6103      	str	r3, [r0, #16]
 800f642:	dd16      	ble.n	800f672 <__s2b+0x72>
 800f644:	f104 0909 	add.w	r9, r4, #9
 800f648:	46c8      	mov	r8, r9
 800f64a:	442c      	add	r4, r5
 800f64c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f650:	4601      	mov	r1, r0
 800f652:	3b30      	subs	r3, #48	; 0x30
 800f654:	220a      	movs	r2, #10
 800f656:	4630      	mov	r0, r6
 800f658:	f7ff ff8c 	bl	800f574 <__multadd>
 800f65c:	45a0      	cmp	r8, r4
 800f65e:	d1f5      	bne.n	800f64c <__s2b+0x4c>
 800f660:	f1a5 0408 	sub.w	r4, r5, #8
 800f664:	444c      	add	r4, r9
 800f666:	1b2d      	subs	r5, r5, r4
 800f668:	1963      	adds	r3, r4, r5
 800f66a:	42bb      	cmp	r3, r7
 800f66c:	db04      	blt.n	800f678 <__s2b+0x78>
 800f66e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f672:	340a      	adds	r4, #10
 800f674:	2509      	movs	r5, #9
 800f676:	e7f6      	b.n	800f666 <__s2b+0x66>
 800f678:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f67c:	4601      	mov	r1, r0
 800f67e:	3b30      	subs	r3, #48	; 0x30
 800f680:	220a      	movs	r2, #10
 800f682:	4630      	mov	r0, r6
 800f684:	f7ff ff76 	bl	800f574 <__multadd>
 800f688:	e7ee      	b.n	800f668 <__s2b+0x68>
 800f68a:	bf00      	nop
 800f68c:	08014a00 	.word	0x08014a00
 800f690:	08014a8c 	.word	0x08014a8c

0800f694 <__hi0bits>:
 800f694:	0c03      	lsrs	r3, r0, #16
 800f696:	041b      	lsls	r3, r3, #16
 800f698:	b9d3      	cbnz	r3, 800f6d0 <__hi0bits+0x3c>
 800f69a:	0400      	lsls	r0, r0, #16
 800f69c:	2310      	movs	r3, #16
 800f69e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f6a2:	bf04      	itt	eq
 800f6a4:	0200      	lsleq	r0, r0, #8
 800f6a6:	3308      	addeq	r3, #8
 800f6a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f6ac:	bf04      	itt	eq
 800f6ae:	0100      	lsleq	r0, r0, #4
 800f6b0:	3304      	addeq	r3, #4
 800f6b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f6b6:	bf04      	itt	eq
 800f6b8:	0080      	lsleq	r0, r0, #2
 800f6ba:	3302      	addeq	r3, #2
 800f6bc:	2800      	cmp	r0, #0
 800f6be:	db05      	blt.n	800f6cc <__hi0bits+0x38>
 800f6c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f6c4:	f103 0301 	add.w	r3, r3, #1
 800f6c8:	bf08      	it	eq
 800f6ca:	2320      	moveq	r3, #32
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	4770      	bx	lr
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	e7e4      	b.n	800f69e <__hi0bits+0xa>

0800f6d4 <__lo0bits>:
 800f6d4:	6803      	ldr	r3, [r0, #0]
 800f6d6:	f013 0207 	ands.w	r2, r3, #7
 800f6da:	4601      	mov	r1, r0
 800f6dc:	d00b      	beq.n	800f6f6 <__lo0bits+0x22>
 800f6de:	07da      	lsls	r2, r3, #31
 800f6e0:	d423      	bmi.n	800f72a <__lo0bits+0x56>
 800f6e2:	0798      	lsls	r0, r3, #30
 800f6e4:	bf49      	itett	mi
 800f6e6:	085b      	lsrmi	r3, r3, #1
 800f6e8:	089b      	lsrpl	r3, r3, #2
 800f6ea:	2001      	movmi	r0, #1
 800f6ec:	600b      	strmi	r3, [r1, #0]
 800f6ee:	bf5c      	itt	pl
 800f6f0:	600b      	strpl	r3, [r1, #0]
 800f6f2:	2002      	movpl	r0, #2
 800f6f4:	4770      	bx	lr
 800f6f6:	b298      	uxth	r0, r3
 800f6f8:	b9a8      	cbnz	r0, 800f726 <__lo0bits+0x52>
 800f6fa:	0c1b      	lsrs	r3, r3, #16
 800f6fc:	2010      	movs	r0, #16
 800f6fe:	b2da      	uxtb	r2, r3
 800f700:	b90a      	cbnz	r2, 800f706 <__lo0bits+0x32>
 800f702:	3008      	adds	r0, #8
 800f704:	0a1b      	lsrs	r3, r3, #8
 800f706:	071a      	lsls	r2, r3, #28
 800f708:	bf04      	itt	eq
 800f70a:	091b      	lsreq	r3, r3, #4
 800f70c:	3004      	addeq	r0, #4
 800f70e:	079a      	lsls	r2, r3, #30
 800f710:	bf04      	itt	eq
 800f712:	089b      	lsreq	r3, r3, #2
 800f714:	3002      	addeq	r0, #2
 800f716:	07da      	lsls	r2, r3, #31
 800f718:	d403      	bmi.n	800f722 <__lo0bits+0x4e>
 800f71a:	085b      	lsrs	r3, r3, #1
 800f71c:	f100 0001 	add.w	r0, r0, #1
 800f720:	d005      	beq.n	800f72e <__lo0bits+0x5a>
 800f722:	600b      	str	r3, [r1, #0]
 800f724:	4770      	bx	lr
 800f726:	4610      	mov	r0, r2
 800f728:	e7e9      	b.n	800f6fe <__lo0bits+0x2a>
 800f72a:	2000      	movs	r0, #0
 800f72c:	4770      	bx	lr
 800f72e:	2020      	movs	r0, #32
 800f730:	4770      	bx	lr
	...

0800f734 <__i2b>:
 800f734:	b510      	push	{r4, lr}
 800f736:	460c      	mov	r4, r1
 800f738:	2101      	movs	r1, #1
 800f73a:	f7ff feb9 	bl	800f4b0 <_Balloc>
 800f73e:	4602      	mov	r2, r0
 800f740:	b928      	cbnz	r0, 800f74e <__i2b+0x1a>
 800f742:	4b05      	ldr	r3, [pc, #20]	; (800f758 <__i2b+0x24>)
 800f744:	4805      	ldr	r0, [pc, #20]	; (800f75c <__i2b+0x28>)
 800f746:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f74a:	f000 fd35 	bl	80101b8 <__assert_func>
 800f74e:	2301      	movs	r3, #1
 800f750:	6144      	str	r4, [r0, #20]
 800f752:	6103      	str	r3, [r0, #16]
 800f754:	bd10      	pop	{r4, pc}
 800f756:	bf00      	nop
 800f758:	08014a00 	.word	0x08014a00
 800f75c:	08014a8c 	.word	0x08014a8c

0800f760 <__multiply>:
 800f760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f764:	4691      	mov	r9, r2
 800f766:	690a      	ldr	r2, [r1, #16]
 800f768:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f76c:	429a      	cmp	r2, r3
 800f76e:	bfb8      	it	lt
 800f770:	460b      	movlt	r3, r1
 800f772:	460c      	mov	r4, r1
 800f774:	bfbc      	itt	lt
 800f776:	464c      	movlt	r4, r9
 800f778:	4699      	movlt	r9, r3
 800f77a:	6927      	ldr	r7, [r4, #16]
 800f77c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f780:	68a3      	ldr	r3, [r4, #8]
 800f782:	6861      	ldr	r1, [r4, #4]
 800f784:	eb07 060a 	add.w	r6, r7, sl
 800f788:	42b3      	cmp	r3, r6
 800f78a:	b085      	sub	sp, #20
 800f78c:	bfb8      	it	lt
 800f78e:	3101      	addlt	r1, #1
 800f790:	f7ff fe8e 	bl	800f4b0 <_Balloc>
 800f794:	b930      	cbnz	r0, 800f7a4 <__multiply+0x44>
 800f796:	4602      	mov	r2, r0
 800f798:	4b44      	ldr	r3, [pc, #272]	; (800f8ac <__multiply+0x14c>)
 800f79a:	4845      	ldr	r0, [pc, #276]	; (800f8b0 <__multiply+0x150>)
 800f79c:	f240 115d 	movw	r1, #349	; 0x15d
 800f7a0:	f000 fd0a 	bl	80101b8 <__assert_func>
 800f7a4:	f100 0514 	add.w	r5, r0, #20
 800f7a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f7ac:	462b      	mov	r3, r5
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	4543      	cmp	r3, r8
 800f7b2:	d321      	bcc.n	800f7f8 <__multiply+0x98>
 800f7b4:	f104 0314 	add.w	r3, r4, #20
 800f7b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f7bc:	f109 0314 	add.w	r3, r9, #20
 800f7c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f7c4:	9202      	str	r2, [sp, #8]
 800f7c6:	1b3a      	subs	r2, r7, r4
 800f7c8:	3a15      	subs	r2, #21
 800f7ca:	f022 0203 	bic.w	r2, r2, #3
 800f7ce:	3204      	adds	r2, #4
 800f7d0:	f104 0115 	add.w	r1, r4, #21
 800f7d4:	428f      	cmp	r7, r1
 800f7d6:	bf38      	it	cc
 800f7d8:	2204      	movcc	r2, #4
 800f7da:	9201      	str	r2, [sp, #4]
 800f7dc:	9a02      	ldr	r2, [sp, #8]
 800f7de:	9303      	str	r3, [sp, #12]
 800f7e0:	429a      	cmp	r2, r3
 800f7e2:	d80c      	bhi.n	800f7fe <__multiply+0x9e>
 800f7e4:	2e00      	cmp	r6, #0
 800f7e6:	dd03      	ble.n	800f7f0 <__multiply+0x90>
 800f7e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d05a      	beq.n	800f8a6 <__multiply+0x146>
 800f7f0:	6106      	str	r6, [r0, #16]
 800f7f2:	b005      	add	sp, #20
 800f7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7f8:	f843 2b04 	str.w	r2, [r3], #4
 800f7fc:	e7d8      	b.n	800f7b0 <__multiply+0x50>
 800f7fe:	f8b3 a000 	ldrh.w	sl, [r3]
 800f802:	f1ba 0f00 	cmp.w	sl, #0
 800f806:	d024      	beq.n	800f852 <__multiply+0xf2>
 800f808:	f104 0e14 	add.w	lr, r4, #20
 800f80c:	46a9      	mov	r9, r5
 800f80e:	f04f 0c00 	mov.w	ip, #0
 800f812:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f816:	f8d9 1000 	ldr.w	r1, [r9]
 800f81a:	fa1f fb82 	uxth.w	fp, r2
 800f81e:	b289      	uxth	r1, r1
 800f820:	fb0a 110b 	mla	r1, sl, fp, r1
 800f824:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f828:	f8d9 2000 	ldr.w	r2, [r9]
 800f82c:	4461      	add	r1, ip
 800f82e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f832:	fb0a c20b 	mla	r2, sl, fp, ip
 800f836:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f83a:	b289      	uxth	r1, r1
 800f83c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f840:	4577      	cmp	r7, lr
 800f842:	f849 1b04 	str.w	r1, [r9], #4
 800f846:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f84a:	d8e2      	bhi.n	800f812 <__multiply+0xb2>
 800f84c:	9a01      	ldr	r2, [sp, #4]
 800f84e:	f845 c002 	str.w	ip, [r5, r2]
 800f852:	9a03      	ldr	r2, [sp, #12]
 800f854:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f858:	3304      	adds	r3, #4
 800f85a:	f1b9 0f00 	cmp.w	r9, #0
 800f85e:	d020      	beq.n	800f8a2 <__multiply+0x142>
 800f860:	6829      	ldr	r1, [r5, #0]
 800f862:	f104 0c14 	add.w	ip, r4, #20
 800f866:	46ae      	mov	lr, r5
 800f868:	f04f 0a00 	mov.w	sl, #0
 800f86c:	f8bc b000 	ldrh.w	fp, [ip]
 800f870:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f874:	fb09 220b 	mla	r2, r9, fp, r2
 800f878:	4492      	add	sl, r2
 800f87a:	b289      	uxth	r1, r1
 800f87c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f880:	f84e 1b04 	str.w	r1, [lr], #4
 800f884:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f888:	f8be 1000 	ldrh.w	r1, [lr]
 800f88c:	0c12      	lsrs	r2, r2, #16
 800f88e:	fb09 1102 	mla	r1, r9, r2, r1
 800f892:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f896:	4567      	cmp	r7, ip
 800f898:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f89c:	d8e6      	bhi.n	800f86c <__multiply+0x10c>
 800f89e:	9a01      	ldr	r2, [sp, #4]
 800f8a0:	50a9      	str	r1, [r5, r2]
 800f8a2:	3504      	adds	r5, #4
 800f8a4:	e79a      	b.n	800f7dc <__multiply+0x7c>
 800f8a6:	3e01      	subs	r6, #1
 800f8a8:	e79c      	b.n	800f7e4 <__multiply+0x84>
 800f8aa:	bf00      	nop
 800f8ac:	08014a00 	.word	0x08014a00
 800f8b0:	08014a8c 	.word	0x08014a8c

0800f8b4 <__pow5mult>:
 800f8b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8b8:	4615      	mov	r5, r2
 800f8ba:	f012 0203 	ands.w	r2, r2, #3
 800f8be:	4606      	mov	r6, r0
 800f8c0:	460f      	mov	r7, r1
 800f8c2:	d007      	beq.n	800f8d4 <__pow5mult+0x20>
 800f8c4:	4c25      	ldr	r4, [pc, #148]	; (800f95c <__pow5mult+0xa8>)
 800f8c6:	3a01      	subs	r2, #1
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f8ce:	f7ff fe51 	bl	800f574 <__multadd>
 800f8d2:	4607      	mov	r7, r0
 800f8d4:	10ad      	asrs	r5, r5, #2
 800f8d6:	d03d      	beq.n	800f954 <__pow5mult+0xa0>
 800f8d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f8da:	b97c      	cbnz	r4, 800f8fc <__pow5mult+0x48>
 800f8dc:	2010      	movs	r0, #16
 800f8de:	f7fc fd87 	bl	800c3f0 <malloc>
 800f8e2:	4602      	mov	r2, r0
 800f8e4:	6270      	str	r0, [r6, #36]	; 0x24
 800f8e6:	b928      	cbnz	r0, 800f8f4 <__pow5mult+0x40>
 800f8e8:	4b1d      	ldr	r3, [pc, #116]	; (800f960 <__pow5mult+0xac>)
 800f8ea:	481e      	ldr	r0, [pc, #120]	; (800f964 <__pow5mult+0xb0>)
 800f8ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f8f0:	f000 fc62 	bl	80101b8 <__assert_func>
 800f8f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f8f8:	6004      	str	r4, [r0, #0]
 800f8fa:	60c4      	str	r4, [r0, #12]
 800f8fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f900:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f904:	b94c      	cbnz	r4, 800f91a <__pow5mult+0x66>
 800f906:	f240 2171 	movw	r1, #625	; 0x271
 800f90a:	4630      	mov	r0, r6
 800f90c:	f7ff ff12 	bl	800f734 <__i2b>
 800f910:	2300      	movs	r3, #0
 800f912:	f8c8 0008 	str.w	r0, [r8, #8]
 800f916:	4604      	mov	r4, r0
 800f918:	6003      	str	r3, [r0, #0]
 800f91a:	f04f 0900 	mov.w	r9, #0
 800f91e:	07eb      	lsls	r3, r5, #31
 800f920:	d50a      	bpl.n	800f938 <__pow5mult+0x84>
 800f922:	4639      	mov	r1, r7
 800f924:	4622      	mov	r2, r4
 800f926:	4630      	mov	r0, r6
 800f928:	f7ff ff1a 	bl	800f760 <__multiply>
 800f92c:	4639      	mov	r1, r7
 800f92e:	4680      	mov	r8, r0
 800f930:	4630      	mov	r0, r6
 800f932:	f7ff fdfd 	bl	800f530 <_Bfree>
 800f936:	4647      	mov	r7, r8
 800f938:	106d      	asrs	r5, r5, #1
 800f93a:	d00b      	beq.n	800f954 <__pow5mult+0xa0>
 800f93c:	6820      	ldr	r0, [r4, #0]
 800f93e:	b938      	cbnz	r0, 800f950 <__pow5mult+0x9c>
 800f940:	4622      	mov	r2, r4
 800f942:	4621      	mov	r1, r4
 800f944:	4630      	mov	r0, r6
 800f946:	f7ff ff0b 	bl	800f760 <__multiply>
 800f94a:	6020      	str	r0, [r4, #0]
 800f94c:	f8c0 9000 	str.w	r9, [r0]
 800f950:	4604      	mov	r4, r0
 800f952:	e7e4      	b.n	800f91e <__pow5mult+0x6a>
 800f954:	4638      	mov	r0, r7
 800f956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f95a:	bf00      	nop
 800f95c:	08014bd8 	.word	0x08014bd8
 800f960:	0801498e 	.word	0x0801498e
 800f964:	08014a8c 	.word	0x08014a8c

0800f968 <__lshift>:
 800f968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f96c:	460c      	mov	r4, r1
 800f96e:	6849      	ldr	r1, [r1, #4]
 800f970:	6923      	ldr	r3, [r4, #16]
 800f972:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f976:	68a3      	ldr	r3, [r4, #8]
 800f978:	4607      	mov	r7, r0
 800f97a:	4691      	mov	r9, r2
 800f97c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f980:	f108 0601 	add.w	r6, r8, #1
 800f984:	42b3      	cmp	r3, r6
 800f986:	db0b      	blt.n	800f9a0 <__lshift+0x38>
 800f988:	4638      	mov	r0, r7
 800f98a:	f7ff fd91 	bl	800f4b0 <_Balloc>
 800f98e:	4605      	mov	r5, r0
 800f990:	b948      	cbnz	r0, 800f9a6 <__lshift+0x3e>
 800f992:	4602      	mov	r2, r0
 800f994:	4b2a      	ldr	r3, [pc, #168]	; (800fa40 <__lshift+0xd8>)
 800f996:	482b      	ldr	r0, [pc, #172]	; (800fa44 <__lshift+0xdc>)
 800f998:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f99c:	f000 fc0c 	bl	80101b8 <__assert_func>
 800f9a0:	3101      	adds	r1, #1
 800f9a2:	005b      	lsls	r3, r3, #1
 800f9a4:	e7ee      	b.n	800f984 <__lshift+0x1c>
 800f9a6:	2300      	movs	r3, #0
 800f9a8:	f100 0114 	add.w	r1, r0, #20
 800f9ac:	f100 0210 	add.w	r2, r0, #16
 800f9b0:	4618      	mov	r0, r3
 800f9b2:	4553      	cmp	r3, sl
 800f9b4:	db37      	blt.n	800fa26 <__lshift+0xbe>
 800f9b6:	6920      	ldr	r0, [r4, #16]
 800f9b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f9bc:	f104 0314 	add.w	r3, r4, #20
 800f9c0:	f019 091f 	ands.w	r9, r9, #31
 800f9c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f9c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f9cc:	d02f      	beq.n	800fa2e <__lshift+0xc6>
 800f9ce:	f1c9 0e20 	rsb	lr, r9, #32
 800f9d2:	468a      	mov	sl, r1
 800f9d4:	f04f 0c00 	mov.w	ip, #0
 800f9d8:	681a      	ldr	r2, [r3, #0]
 800f9da:	fa02 f209 	lsl.w	r2, r2, r9
 800f9de:	ea42 020c 	orr.w	r2, r2, ip
 800f9e2:	f84a 2b04 	str.w	r2, [sl], #4
 800f9e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9ea:	4298      	cmp	r0, r3
 800f9ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f9f0:	d8f2      	bhi.n	800f9d8 <__lshift+0x70>
 800f9f2:	1b03      	subs	r3, r0, r4
 800f9f4:	3b15      	subs	r3, #21
 800f9f6:	f023 0303 	bic.w	r3, r3, #3
 800f9fa:	3304      	adds	r3, #4
 800f9fc:	f104 0215 	add.w	r2, r4, #21
 800fa00:	4290      	cmp	r0, r2
 800fa02:	bf38      	it	cc
 800fa04:	2304      	movcc	r3, #4
 800fa06:	f841 c003 	str.w	ip, [r1, r3]
 800fa0a:	f1bc 0f00 	cmp.w	ip, #0
 800fa0e:	d001      	beq.n	800fa14 <__lshift+0xac>
 800fa10:	f108 0602 	add.w	r6, r8, #2
 800fa14:	3e01      	subs	r6, #1
 800fa16:	4638      	mov	r0, r7
 800fa18:	612e      	str	r6, [r5, #16]
 800fa1a:	4621      	mov	r1, r4
 800fa1c:	f7ff fd88 	bl	800f530 <_Bfree>
 800fa20:	4628      	mov	r0, r5
 800fa22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa26:	f842 0f04 	str.w	r0, [r2, #4]!
 800fa2a:	3301      	adds	r3, #1
 800fa2c:	e7c1      	b.n	800f9b2 <__lshift+0x4a>
 800fa2e:	3904      	subs	r1, #4
 800fa30:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa34:	f841 2f04 	str.w	r2, [r1, #4]!
 800fa38:	4298      	cmp	r0, r3
 800fa3a:	d8f9      	bhi.n	800fa30 <__lshift+0xc8>
 800fa3c:	e7ea      	b.n	800fa14 <__lshift+0xac>
 800fa3e:	bf00      	nop
 800fa40:	08014a00 	.word	0x08014a00
 800fa44:	08014a8c 	.word	0x08014a8c

0800fa48 <__mcmp>:
 800fa48:	b530      	push	{r4, r5, lr}
 800fa4a:	6902      	ldr	r2, [r0, #16]
 800fa4c:	690c      	ldr	r4, [r1, #16]
 800fa4e:	1b12      	subs	r2, r2, r4
 800fa50:	d10e      	bne.n	800fa70 <__mcmp+0x28>
 800fa52:	f100 0314 	add.w	r3, r0, #20
 800fa56:	3114      	adds	r1, #20
 800fa58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fa5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fa60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fa64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fa68:	42a5      	cmp	r5, r4
 800fa6a:	d003      	beq.n	800fa74 <__mcmp+0x2c>
 800fa6c:	d305      	bcc.n	800fa7a <__mcmp+0x32>
 800fa6e:	2201      	movs	r2, #1
 800fa70:	4610      	mov	r0, r2
 800fa72:	bd30      	pop	{r4, r5, pc}
 800fa74:	4283      	cmp	r3, r0
 800fa76:	d3f3      	bcc.n	800fa60 <__mcmp+0x18>
 800fa78:	e7fa      	b.n	800fa70 <__mcmp+0x28>
 800fa7a:	f04f 32ff 	mov.w	r2, #4294967295
 800fa7e:	e7f7      	b.n	800fa70 <__mcmp+0x28>

0800fa80 <__mdiff>:
 800fa80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa84:	460c      	mov	r4, r1
 800fa86:	4606      	mov	r6, r0
 800fa88:	4611      	mov	r1, r2
 800fa8a:	4620      	mov	r0, r4
 800fa8c:	4690      	mov	r8, r2
 800fa8e:	f7ff ffdb 	bl	800fa48 <__mcmp>
 800fa92:	1e05      	subs	r5, r0, #0
 800fa94:	d110      	bne.n	800fab8 <__mdiff+0x38>
 800fa96:	4629      	mov	r1, r5
 800fa98:	4630      	mov	r0, r6
 800fa9a:	f7ff fd09 	bl	800f4b0 <_Balloc>
 800fa9e:	b930      	cbnz	r0, 800faae <__mdiff+0x2e>
 800faa0:	4b3a      	ldr	r3, [pc, #232]	; (800fb8c <__mdiff+0x10c>)
 800faa2:	4602      	mov	r2, r0
 800faa4:	f240 2132 	movw	r1, #562	; 0x232
 800faa8:	4839      	ldr	r0, [pc, #228]	; (800fb90 <__mdiff+0x110>)
 800faaa:	f000 fb85 	bl	80101b8 <__assert_func>
 800faae:	2301      	movs	r3, #1
 800fab0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fab4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fab8:	bfa4      	itt	ge
 800faba:	4643      	movge	r3, r8
 800fabc:	46a0      	movge	r8, r4
 800fabe:	4630      	mov	r0, r6
 800fac0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fac4:	bfa6      	itte	ge
 800fac6:	461c      	movge	r4, r3
 800fac8:	2500      	movge	r5, #0
 800faca:	2501      	movlt	r5, #1
 800facc:	f7ff fcf0 	bl	800f4b0 <_Balloc>
 800fad0:	b920      	cbnz	r0, 800fadc <__mdiff+0x5c>
 800fad2:	4b2e      	ldr	r3, [pc, #184]	; (800fb8c <__mdiff+0x10c>)
 800fad4:	4602      	mov	r2, r0
 800fad6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fada:	e7e5      	b.n	800faa8 <__mdiff+0x28>
 800fadc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fae0:	6926      	ldr	r6, [r4, #16]
 800fae2:	60c5      	str	r5, [r0, #12]
 800fae4:	f104 0914 	add.w	r9, r4, #20
 800fae8:	f108 0514 	add.w	r5, r8, #20
 800faec:	f100 0e14 	add.w	lr, r0, #20
 800faf0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800faf4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800faf8:	f108 0210 	add.w	r2, r8, #16
 800fafc:	46f2      	mov	sl, lr
 800fafe:	2100      	movs	r1, #0
 800fb00:	f859 3b04 	ldr.w	r3, [r9], #4
 800fb04:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fb08:	fa1f f883 	uxth.w	r8, r3
 800fb0c:	fa11 f18b 	uxtah	r1, r1, fp
 800fb10:	0c1b      	lsrs	r3, r3, #16
 800fb12:	eba1 0808 	sub.w	r8, r1, r8
 800fb16:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fb1a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fb1e:	fa1f f888 	uxth.w	r8, r8
 800fb22:	1419      	asrs	r1, r3, #16
 800fb24:	454e      	cmp	r6, r9
 800fb26:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fb2a:	f84a 3b04 	str.w	r3, [sl], #4
 800fb2e:	d8e7      	bhi.n	800fb00 <__mdiff+0x80>
 800fb30:	1b33      	subs	r3, r6, r4
 800fb32:	3b15      	subs	r3, #21
 800fb34:	f023 0303 	bic.w	r3, r3, #3
 800fb38:	3304      	adds	r3, #4
 800fb3a:	3415      	adds	r4, #21
 800fb3c:	42a6      	cmp	r6, r4
 800fb3e:	bf38      	it	cc
 800fb40:	2304      	movcc	r3, #4
 800fb42:	441d      	add	r5, r3
 800fb44:	4473      	add	r3, lr
 800fb46:	469e      	mov	lr, r3
 800fb48:	462e      	mov	r6, r5
 800fb4a:	4566      	cmp	r6, ip
 800fb4c:	d30e      	bcc.n	800fb6c <__mdiff+0xec>
 800fb4e:	f10c 0203 	add.w	r2, ip, #3
 800fb52:	1b52      	subs	r2, r2, r5
 800fb54:	f022 0203 	bic.w	r2, r2, #3
 800fb58:	3d03      	subs	r5, #3
 800fb5a:	45ac      	cmp	ip, r5
 800fb5c:	bf38      	it	cc
 800fb5e:	2200      	movcc	r2, #0
 800fb60:	441a      	add	r2, r3
 800fb62:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fb66:	b17b      	cbz	r3, 800fb88 <__mdiff+0x108>
 800fb68:	6107      	str	r7, [r0, #16]
 800fb6a:	e7a3      	b.n	800fab4 <__mdiff+0x34>
 800fb6c:	f856 8b04 	ldr.w	r8, [r6], #4
 800fb70:	fa11 f288 	uxtah	r2, r1, r8
 800fb74:	1414      	asrs	r4, r2, #16
 800fb76:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fb7a:	b292      	uxth	r2, r2
 800fb7c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fb80:	f84e 2b04 	str.w	r2, [lr], #4
 800fb84:	1421      	asrs	r1, r4, #16
 800fb86:	e7e0      	b.n	800fb4a <__mdiff+0xca>
 800fb88:	3f01      	subs	r7, #1
 800fb8a:	e7ea      	b.n	800fb62 <__mdiff+0xe2>
 800fb8c:	08014a00 	.word	0x08014a00
 800fb90:	08014a8c 	.word	0x08014a8c

0800fb94 <__ulp>:
 800fb94:	b082      	sub	sp, #8
 800fb96:	ed8d 0b00 	vstr	d0, [sp]
 800fb9a:	9b01      	ldr	r3, [sp, #4]
 800fb9c:	4912      	ldr	r1, [pc, #72]	; (800fbe8 <__ulp+0x54>)
 800fb9e:	4019      	ands	r1, r3
 800fba0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800fba4:	2900      	cmp	r1, #0
 800fba6:	dd05      	ble.n	800fbb4 <__ulp+0x20>
 800fba8:	2200      	movs	r2, #0
 800fbaa:	460b      	mov	r3, r1
 800fbac:	ec43 2b10 	vmov	d0, r2, r3
 800fbb0:	b002      	add	sp, #8
 800fbb2:	4770      	bx	lr
 800fbb4:	4249      	negs	r1, r1
 800fbb6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800fbba:	ea4f 5021 	mov.w	r0, r1, asr #20
 800fbbe:	f04f 0200 	mov.w	r2, #0
 800fbc2:	f04f 0300 	mov.w	r3, #0
 800fbc6:	da04      	bge.n	800fbd2 <__ulp+0x3e>
 800fbc8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800fbcc:	fa41 f300 	asr.w	r3, r1, r0
 800fbd0:	e7ec      	b.n	800fbac <__ulp+0x18>
 800fbd2:	f1a0 0114 	sub.w	r1, r0, #20
 800fbd6:	291e      	cmp	r1, #30
 800fbd8:	bfda      	itte	le
 800fbda:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800fbde:	fa20 f101 	lsrle.w	r1, r0, r1
 800fbe2:	2101      	movgt	r1, #1
 800fbe4:	460a      	mov	r2, r1
 800fbe6:	e7e1      	b.n	800fbac <__ulp+0x18>
 800fbe8:	7ff00000 	.word	0x7ff00000

0800fbec <__b2d>:
 800fbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbee:	6905      	ldr	r5, [r0, #16]
 800fbf0:	f100 0714 	add.w	r7, r0, #20
 800fbf4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fbf8:	1f2e      	subs	r6, r5, #4
 800fbfa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fbfe:	4620      	mov	r0, r4
 800fc00:	f7ff fd48 	bl	800f694 <__hi0bits>
 800fc04:	f1c0 0320 	rsb	r3, r0, #32
 800fc08:	280a      	cmp	r0, #10
 800fc0a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800fc88 <__b2d+0x9c>
 800fc0e:	600b      	str	r3, [r1, #0]
 800fc10:	dc14      	bgt.n	800fc3c <__b2d+0x50>
 800fc12:	f1c0 0e0b 	rsb	lr, r0, #11
 800fc16:	fa24 f10e 	lsr.w	r1, r4, lr
 800fc1a:	42b7      	cmp	r7, r6
 800fc1c:	ea41 030c 	orr.w	r3, r1, ip
 800fc20:	bf34      	ite	cc
 800fc22:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fc26:	2100      	movcs	r1, #0
 800fc28:	3015      	adds	r0, #21
 800fc2a:	fa04 f000 	lsl.w	r0, r4, r0
 800fc2e:	fa21 f10e 	lsr.w	r1, r1, lr
 800fc32:	ea40 0201 	orr.w	r2, r0, r1
 800fc36:	ec43 2b10 	vmov	d0, r2, r3
 800fc3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc3c:	42b7      	cmp	r7, r6
 800fc3e:	bf3a      	itte	cc
 800fc40:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fc44:	f1a5 0608 	subcc.w	r6, r5, #8
 800fc48:	2100      	movcs	r1, #0
 800fc4a:	380b      	subs	r0, #11
 800fc4c:	d017      	beq.n	800fc7e <__b2d+0x92>
 800fc4e:	f1c0 0c20 	rsb	ip, r0, #32
 800fc52:	fa04 f500 	lsl.w	r5, r4, r0
 800fc56:	42be      	cmp	r6, r7
 800fc58:	fa21 f40c 	lsr.w	r4, r1, ip
 800fc5c:	ea45 0504 	orr.w	r5, r5, r4
 800fc60:	bf8c      	ite	hi
 800fc62:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fc66:	2400      	movls	r4, #0
 800fc68:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800fc6c:	fa01 f000 	lsl.w	r0, r1, r0
 800fc70:	fa24 f40c 	lsr.w	r4, r4, ip
 800fc74:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fc78:	ea40 0204 	orr.w	r2, r0, r4
 800fc7c:	e7db      	b.n	800fc36 <__b2d+0x4a>
 800fc7e:	ea44 030c 	orr.w	r3, r4, ip
 800fc82:	460a      	mov	r2, r1
 800fc84:	e7d7      	b.n	800fc36 <__b2d+0x4a>
 800fc86:	bf00      	nop
 800fc88:	3ff00000 	.word	0x3ff00000

0800fc8c <__d2b>:
 800fc8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fc90:	4689      	mov	r9, r1
 800fc92:	2101      	movs	r1, #1
 800fc94:	ec57 6b10 	vmov	r6, r7, d0
 800fc98:	4690      	mov	r8, r2
 800fc9a:	f7ff fc09 	bl	800f4b0 <_Balloc>
 800fc9e:	4604      	mov	r4, r0
 800fca0:	b930      	cbnz	r0, 800fcb0 <__d2b+0x24>
 800fca2:	4602      	mov	r2, r0
 800fca4:	4b25      	ldr	r3, [pc, #148]	; (800fd3c <__d2b+0xb0>)
 800fca6:	4826      	ldr	r0, [pc, #152]	; (800fd40 <__d2b+0xb4>)
 800fca8:	f240 310a 	movw	r1, #778	; 0x30a
 800fcac:	f000 fa84 	bl	80101b8 <__assert_func>
 800fcb0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fcb4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fcb8:	bb35      	cbnz	r5, 800fd08 <__d2b+0x7c>
 800fcba:	2e00      	cmp	r6, #0
 800fcbc:	9301      	str	r3, [sp, #4]
 800fcbe:	d028      	beq.n	800fd12 <__d2b+0x86>
 800fcc0:	4668      	mov	r0, sp
 800fcc2:	9600      	str	r6, [sp, #0]
 800fcc4:	f7ff fd06 	bl	800f6d4 <__lo0bits>
 800fcc8:	9900      	ldr	r1, [sp, #0]
 800fcca:	b300      	cbz	r0, 800fd0e <__d2b+0x82>
 800fccc:	9a01      	ldr	r2, [sp, #4]
 800fcce:	f1c0 0320 	rsb	r3, r0, #32
 800fcd2:	fa02 f303 	lsl.w	r3, r2, r3
 800fcd6:	430b      	orrs	r3, r1
 800fcd8:	40c2      	lsrs	r2, r0
 800fcda:	6163      	str	r3, [r4, #20]
 800fcdc:	9201      	str	r2, [sp, #4]
 800fcde:	9b01      	ldr	r3, [sp, #4]
 800fce0:	61a3      	str	r3, [r4, #24]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	bf14      	ite	ne
 800fce6:	2202      	movne	r2, #2
 800fce8:	2201      	moveq	r2, #1
 800fcea:	6122      	str	r2, [r4, #16]
 800fcec:	b1d5      	cbz	r5, 800fd24 <__d2b+0x98>
 800fcee:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fcf2:	4405      	add	r5, r0
 800fcf4:	f8c9 5000 	str.w	r5, [r9]
 800fcf8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fcfc:	f8c8 0000 	str.w	r0, [r8]
 800fd00:	4620      	mov	r0, r4
 800fd02:	b003      	add	sp, #12
 800fd04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd08:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fd0c:	e7d5      	b.n	800fcba <__d2b+0x2e>
 800fd0e:	6161      	str	r1, [r4, #20]
 800fd10:	e7e5      	b.n	800fcde <__d2b+0x52>
 800fd12:	a801      	add	r0, sp, #4
 800fd14:	f7ff fcde 	bl	800f6d4 <__lo0bits>
 800fd18:	9b01      	ldr	r3, [sp, #4]
 800fd1a:	6163      	str	r3, [r4, #20]
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	6122      	str	r2, [r4, #16]
 800fd20:	3020      	adds	r0, #32
 800fd22:	e7e3      	b.n	800fcec <__d2b+0x60>
 800fd24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fd28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fd2c:	f8c9 0000 	str.w	r0, [r9]
 800fd30:	6918      	ldr	r0, [r3, #16]
 800fd32:	f7ff fcaf 	bl	800f694 <__hi0bits>
 800fd36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fd3a:	e7df      	b.n	800fcfc <__d2b+0x70>
 800fd3c:	08014a00 	.word	0x08014a00
 800fd40:	08014a8c 	.word	0x08014a8c

0800fd44 <__ratio>:
 800fd44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd48:	4688      	mov	r8, r1
 800fd4a:	4669      	mov	r1, sp
 800fd4c:	4681      	mov	r9, r0
 800fd4e:	f7ff ff4d 	bl	800fbec <__b2d>
 800fd52:	a901      	add	r1, sp, #4
 800fd54:	4640      	mov	r0, r8
 800fd56:	ec55 4b10 	vmov	r4, r5, d0
 800fd5a:	f7ff ff47 	bl	800fbec <__b2d>
 800fd5e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fd62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fd66:	eba3 0c02 	sub.w	ip, r3, r2
 800fd6a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fd6e:	1a9b      	subs	r3, r3, r2
 800fd70:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fd74:	ec51 0b10 	vmov	r0, r1, d0
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	bfd6      	itet	le
 800fd7c:	460a      	movle	r2, r1
 800fd7e:	462a      	movgt	r2, r5
 800fd80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fd84:	468b      	mov	fp, r1
 800fd86:	462f      	mov	r7, r5
 800fd88:	bfd4      	ite	le
 800fd8a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800fd8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fd92:	4620      	mov	r0, r4
 800fd94:	ee10 2a10 	vmov	r2, s0
 800fd98:	465b      	mov	r3, fp
 800fd9a:	4639      	mov	r1, r7
 800fd9c:	f7f0 fd5e 	bl	800085c <__aeabi_ddiv>
 800fda0:	ec41 0b10 	vmov	d0, r0, r1
 800fda4:	b003      	add	sp, #12
 800fda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fdaa <__copybits>:
 800fdaa:	3901      	subs	r1, #1
 800fdac:	b570      	push	{r4, r5, r6, lr}
 800fdae:	1149      	asrs	r1, r1, #5
 800fdb0:	6914      	ldr	r4, [r2, #16]
 800fdb2:	3101      	adds	r1, #1
 800fdb4:	f102 0314 	add.w	r3, r2, #20
 800fdb8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fdbc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fdc0:	1f05      	subs	r5, r0, #4
 800fdc2:	42a3      	cmp	r3, r4
 800fdc4:	d30c      	bcc.n	800fde0 <__copybits+0x36>
 800fdc6:	1aa3      	subs	r3, r4, r2
 800fdc8:	3b11      	subs	r3, #17
 800fdca:	f023 0303 	bic.w	r3, r3, #3
 800fdce:	3211      	adds	r2, #17
 800fdd0:	42a2      	cmp	r2, r4
 800fdd2:	bf88      	it	hi
 800fdd4:	2300      	movhi	r3, #0
 800fdd6:	4418      	add	r0, r3
 800fdd8:	2300      	movs	r3, #0
 800fdda:	4288      	cmp	r0, r1
 800fddc:	d305      	bcc.n	800fdea <__copybits+0x40>
 800fdde:	bd70      	pop	{r4, r5, r6, pc}
 800fde0:	f853 6b04 	ldr.w	r6, [r3], #4
 800fde4:	f845 6f04 	str.w	r6, [r5, #4]!
 800fde8:	e7eb      	b.n	800fdc2 <__copybits+0x18>
 800fdea:	f840 3b04 	str.w	r3, [r0], #4
 800fdee:	e7f4      	b.n	800fdda <__copybits+0x30>

0800fdf0 <__any_on>:
 800fdf0:	f100 0214 	add.w	r2, r0, #20
 800fdf4:	6900      	ldr	r0, [r0, #16]
 800fdf6:	114b      	asrs	r3, r1, #5
 800fdf8:	4298      	cmp	r0, r3
 800fdfa:	b510      	push	{r4, lr}
 800fdfc:	db11      	blt.n	800fe22 <__any_on+0x32>
 800fdfe:	dd0a      	ble.n	800fe16 <__any_on+0x26>
 800fe00:	f011 011f 	ands.w	r1, r1, #31
 800fe04:	d007      	beq.n	800fe16 <__any_on+0x26>
 800fe06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fe0a:	fa24 f001 	lsr.w	r0, r4, r1
 800fe0e:	fa00 f101 	lsl.w	r1, r0, r1
 800fe12:	428c      	cmp	r4, r1
 800fe14:	d10b      	bne.n	800fe2e <__any_on+0x3e>
 800fe16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fe1a:	4293      	cmp	r3, r2
 800fe1c:	d803      	bhi.n	800fe26 <__any_on+0x36>
 800fe1e:	2000      	movs	r0, #0
 800fe20:	bd10      	pop	{r4, pc}
 800fe22:	4603      	mov	r3, r0
 800fe24:	e7f7      	b.n	800fe16 <__any_on+0x26>
 800fe26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fe2a:	2900      	cmp	r1, #0
 800fe2c:	d0f5      	beq.n	800fe1a <__any_on+0x2a>
 800fe2e:	2001      	movs	r0, #1
 800fe30:	e7f6      	b.n	800fe20 <__any_on+0x30>

0800fe32 <_calloc_r>:
 800fe32:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe34:	fba1 2402 	umull	r2, r4, r1, r2
 800fe38:	b94c      	cbnz	r4, 800fe4e <_calloc_r+0x1c>
 800fe3a:	4611      	mov	r1, r2
 800fe3c:	9201      	str	r2, [sp, #4]
 800fe3e:	f7fc fb61 	bl	800c504 <_malloc_r>
 800fe42:	9a01      	ldr	r2, [sp, #4]
 800fe44:	4605      	mov	r5, r0
 800fe46:	b930      	cbnz	r0, 800fe56 <_calloc_r+0x24>
 800fe48:	4628      	mov	r0, r5
 800fe4a:	b003      	add	sp, #12
 800fe4c:	bd30      	pop	{r4, r5, pc}
 800fe4e:	220c      	movs	r2, #12
 800fe50:	6002      	str	r2, [r0, #0]
 800fe52:	2500      	movs	r5, #0
 800fe54:	e7f8      	b.n	800fe48 <_calloc_r+0x16>
 800fe56:	4621      	mov	r1, r4
 800fe58:	f7fc fae0 	bl	800c41c <memset>
 800fe5c:	e7f4      	b.n	800fe48 <_calloc_r+0x16>

0800fe5e <_realloc_r>:
 800fe5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe62:	4680      	mov	r8, r0
 800fe64:	4614      	mov	r4, r2
 800fe66:	460e      	mov	r6, r1
 800fe68:	b921      	cbnz	r1, 800fe74 <_realloc_r+0x16>
 800fe6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fe6e:	4611      	mov	r1, r2
 800fe70:	f7fc bb48 	b.w	800c504 <_malloc_r>
 800fe74:	b92a      	cbnz	r2, 800fe82 <_realloc_r+0x24>
 800fe76:	f7fc fad9 	bl	800c42c <_free_r>
 800fe7a:	4625      	mov	r5, r4
 800fe7c:	4628      	mov	r0, r5
 800fe7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe82:	f000 f9e6 	bl	8010252 <_malloc_usable_size_r>
 800fe86:	4284      	cmp	r4, r0
 800fe88:	4607      	mov	r7, r0
 800fe8a:	d802      	bhi.n	800fe92 <_realloc_r+0x34>
 800fe8c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fe90:	d812      	bhi.n	800feb8 <_realloc_r+0x5a>
 800fe92:	4621      	mov	r1, r4
 800fe94:	4640      	mov	r0, r8
 800fe96:	f7fc fb35 	bl	800c504 <_malloc_r>
 800fe9a:	4605      	mov	r5, r0
 800fe9c:	2800      	cmp	r0, #0
 800fe9e:	d0ed      	beq.n	800fe7c <_realloc_r+0x1e>
 800fea0:	42bc      	cmp	r4, r7
 800fea2:	4622      	mov	r2, r4
 800fea4:	4631      	mov	r1, r6
 800fea6:	bf28      	it	cs
 800fea8:	463a      	movcs	r2, r7
 800feaa:	f7fc faa9 	bl	800c400 <memcpy>
 800feae:	4631      	mov	r1, r6
 800feb0:	4640      	mov	r0, r8
 800feb2:	f7fc fabb 	bl	800c42c <_free_r>
 800feb6:	e7e1      	b.n	800fe7c <_realloc_r+0x1e>
 800feb8:	4635      	mov	r5, r6
 800feba:	e7df      	b.n	800fe7c <_realloc_r+0x1e>

0800febc <__ssputs_r>:
 800febc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fec0:	688e      	ldr	r6, [r1, #8]
 800fec2:	429e      	cmp	r6, r3
 800fec4:	4682      	mov	sl, r0
 800fec6:	460c      	mov	r4, r1
 800fec8:	4690      	mov	r8, r2
 800feca:	461f      	mov	r7, r3
 800fecc:	d838      	bhi.n	800ff40 <__ssputs_r+0x84>
 800fece:	898a      	ldrh	r2, [r1, #12]
 800fed0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800fed4:	d032      	beq.n	800ff3c <__ssputs_r+0x80>
 800fed6:	6825      	ldr	r5, [r4, #0]
 800fed8:	6909      	ldr	r1, [r1, #16]
 800feda:	eba5 0901 	sub.w	r9, r5, r1
 800fede:	6965      	ldr	r5, [r4, #20]
 800fee0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fee4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fee8:	3301      	adds	r3, #1
 800feea:	444b      	add	r3, r9
 800feec:	106d      	asrs	r5, r5, #1
 800feee:	429d      	cmp	r5, r3
 800fef0:	bf38      	it	cc
 800fef2:	461d      	movcc	r5, r3
 800fef4:	0553      	lsls	r3, r2, #21
 800fef6:	d531      	bpl.n	800ff5c <__ssputs_r+0xa0>
 800fef8:	4629      	mov	r1, r5
 800fefa:	f7fc fb03 	bl	800c504 <_malloc_r>
 800fefe:	4606      	mov	r6, r0
 800ff00:	b950      	cbnz	r0, 800ff18 <__ssputs_r+0x5c>
 800ff02:	230c      	movs	r3, #12
 800ff04:	f8ca 3000 	str.w	r3, [sl]
 800ff08:	89a3      	ldrh	r3, [r4, #12]
 800ff0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff0e:	81a3      	strh	r3, [r4, #12]
 800ff10:	f04f 30ff 	mov.w	r0, #4294967295
 800ff14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff18:	6921      	ldr	r1, [r4, #16]
 800ff1a:	464a      	mov	r2, r9
 800ff1c:	f7fc fa70 	bl	800c400 <memcpy>
 800ff20:	89a3      	ldrh	r3, [r4, #12]
 800ff22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ff26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff2a:	81a3      	strh	r3, [r4, #12]
 800ff2c:	6126      	str	r6, [r4, #16]
 800ff2e:	6165      	str	r5, [r4, #20]
 800ff30:	444e      	add	r6, r9
 800ff32:	eba5 0509 	sub.w	r5, r5, r9
 800ff36:	6026      	str	r6, [r4, #0]
 800ff38:	60a5      	str	r5, [r4, #8]
 800ff3a:	463e      	mov	r6, r7
 800ff3c:	42be      	cmp	r6, r7
 800ff3e:	d900      	bls.n	800ff42 <__ssputs_r+0x86>
 800ff40:	463e      	mov	r6, r7
 800ff42:	6820      	ldr	r0, [r4, #0]
 800ff44:	4632      	mov	r2, r6
 800ff46:	4641      	mov	r1, r8
 800ff48:	f000 f969 	bl	801021e <memmove>
 800ff4c:	68a3      	ldr	r3, [r4, #8]
 800ff4e:	1b9b      	subs	r3, r3, r6
 800ff50:	60a3      	str	r3, [r4, #8]
 800ff52:	6823      	ldr	r3, [r4, #0]
 800ff54:	4433      	add	r3, r6
 800ff56:	6023      	str	r3, [r4, #0]
 800ff58:	2000      	movs	r0, #0
 800ff5a:	e7db      	b.n	800ff14 <__ssputs_r+0x58>
 800ff5c:	462a      	mov	r2, r5
 800ff5e:	f7ff ff7e 	bl	800fe5e <_realloc_r>
 800ff62:	4606      	mov	r6, r0
 800ff64:	2800      	cmp	r0, #0
 800ff66:	d1e1      	bne.n	800ff2c <__ssputs_r+0x70>
 800ff68:	6921      	ldr	r1, [r4, #16]
 800ff6a:	4650      	mov	r0, sl
 800ff6c:	f7fc fa5e 	bl	800c42c <_free_r>
 800ff70:	e7c7      	b.n	800ff02 <__ssputs_r+0x46>
	...

0800ff74 <_svfiprintf_r>:
 800ff74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff78:	4698      	mov	r8, r3
 800ff7a:	898b      	ldrh	r3, [r1, #12]
 800ff7c:	061b      	lsls	r3, r3, #24
 800ff7e:	b09d      	sub	sp, #116	; 0x74
 800ff80:	4607      	mov	r7, r0
 800ff82:	460d      	mov	r5, r1
 800ff84:	4614      	mov	r4, r2
 800ff86:	d50e      	bpl.n	800ffa6 <_svfiprintf_r+0x32>
 800ff88:	690b      	ldr	r3, [r1, #16]
 800ff8a:	b963      	cbnz	r3, 800ffa6 <_svfiprintf_r+0x32>
 800ff8c:	2140      	movs	r1, #64	; 0x40
 800ff8e:	f7fc fab9 	bl	800c504 <_malloc_r>
 800ff92:	6028      	str	r0, [r5, #0]
 800ff94:	6128      	str	r0, [r5, #16]
 800ff96:	b920      	cbnz	r0, 800ffa2 <_svfiprintf_r+0x2e>
 800ff98:	230c      	movs	r3, #12
 800ff9a:	603b      	str	r3, [r7, #0]
 800ff9c:	f04f 30ff 	mov.w	r0, #4294967295
 800ffa0:	e0d1      	b.n	8010146 <_svfiprintf_r+0x1d2>
 800ffa2:	2340      	movs	r3, #64	; 0x40
 800ffa4:	616b      	str	r3, [r5, #20]
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	9309      	str	r3, [sp, #36]	; 0x24
 800ffaa:	2320      	movs	r3, #32
 800ffac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ffb0:	f8cd 800c 	str.w	r8, [sp, #12]
 800ffb4:	2330      	movs	r3, #48	; 0x30
 800ffb6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010160 <_svfiprintf_r+0x1ec>
 800ffba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ffbe:	f04f 0901 	mov.w	r9, #1
 800ffc2:	4623      	mov	r3, r4
 800ffc4:	469a      	mov	sl, r3
 800ffc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffca:	b10a      	cbz	r2, 800ffd0 <_svfiprintf_r+0x5c>
 800ffcc:	2a25      	cmp	r2, #37	; 0x25
 800ffce:	d1f9      	bne.n	800ffc4 <_svfiprintf_r+0x50>
 800ffd0:	ebba 0b04 	subs.w	fp, sl, r4
 800ffd4:	d00b      	beq.n	800ffee <_svfiprintf_r+0x7a>
 800ffd6:	465b      	mov	r3, fp
 800ffd8:	4622      	mov	r2, r4
 800ffda:	4629      	mov	r1, r5
 800ffdc:	4638      	mov	r0, r7
 800ffde:	f7ff ff6d 	bl	800febc <__ssputs_r>
 800ffe2:	3001      	adds	r0, #1
 800ffe4:	f000 80aa 	beq.w	801013c <_svfiprintf_r+0x1c8>
 800ffe8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffea:	445a      	add	r2, fp
 800ffec:	9209      	str	r2, [sp, #36]	; 0x24
 800ffee:	f89a 3000 	ldrb.w	r3, [sl]
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	f000 80a2 	beq.w	801013c <_svfiprintf_r+0x1c8>
 800fff8:	2300      	movs	r3, #0
 800fffa:	f04f 32ff 	mov.w	r2, #4294967295
 800fffe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010002:	f10a 0a01 	add.w	sl, sl, #1
 8010006:	9304      	str	r3, [sp, #16]
 8010008:	9307      	str	r3, [sp, #28]
 801000a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801000e:	931a      	str	r3, [sp, #104]	; 0x68
 8010010:	4654      	mov	r4, sl
 8010012:	2205      	movs	r2, #5
 8010014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010018:	4851      	ldr	r0, [pc, #324]	; (8010160 <_svfiprintf_r+0x1ec>)
 801001a:	f7f0 f8e9 	bl	80001f0 <memchr>
 801001e:	9a04      	ldr	r2, [sp, #16]
 8010020:	b9d8      	cbnz	r0, 801005a <_svfiprintf_r+0xe6>
 8010022:	06d0      	lsls	r0, r2, #27
 8010024:	bf44      	itt	mi
 8010026:	2320      	movmi	r3, #32
 8010028:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801002c:	0711      	lsls	r1, r2, #28
 801002e:	bf44      	itt	mi
 8010030:	232b      	movmi	r3, #43	; 0x2b
 8010032:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010036:	f89a 3000 	ldrb.w	r3, [sl]
 801003a:	2b2a      	cmp	r3, #42	; 0x2a
 801003c:	d015      	beq.n	801006a <_svfiprintf_r+0xf6>
 801003e:	9a07      	ldr	r2, [sp, #28]
 8010040:	4654      	mov	r4, sl
 8010042:	2000      	movs	r0, #0
 8010044:	f04f 0c0a 	mov.w	ip, #10
 8010048:	4621      	mov	r1, r4
 801004a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801004e:	3b30      	subs	r3, #48	; 0x30
 8010050:	2b09      	cmp	r3, #9
 8010052:	d94e      	bls.n	80100f2 <_svfiprintf_r+0x17e>
 8010054:	b1b0      	cbz	r0, 8010084 <_svfiprintf_r+0x110>
 8010056:	9207      	str	r2, [sp, #28]
 8010058:	e014      	b.n	8010084 <_svfiprintf_r+0x110>
 801005a:	eba0 0308 	sub.w	r3, r0, r8
 801005e:	fa09 f303 	lsl.w	r3, r9, r3
 8010062:	4313      	orrs	r3, r2
 8010064:	9304      	str	r3, [sp, #16]
 8010066:	46a2      	mov	sl, r4
 8010068:	e7d2      	b.n	8010010 <_svfiprintf_r+0x9c>
 801006a:	9b03      	ldr	r3, [sp, #12]
 801006c:	1d19      	adds	r1, r3, #4
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	9103      	str	r1, [sp, #12]
 8010072:	2b00      	cmp	r3, #0
 8010074:	bfbb      	ittet	lt
 8010076:	425b      	neglt	r3, r3
 8010078:	f042 0202 	orrlt.w	r2, r2, #2
 801007c:	9307      	strge	r3, [sp, #28]
 801007e:	9307      	strlt	r3, [sp, #28]
 8010080:	bfb8      	it	lt
 8010082:	9204      	strlt	r2, [sp, #16]
 8010084:	7823      	ldrb	r3, [r4, #0]
 8010086:	2b2e      	cmp	r3, #46	; 0x2e
 8010088:	d10c      	bne.n	80100a4 <_svfiprintf_r+0x130>
 801008a:	7863      	ldrb	r3, [r4, #1]
 801008c:	2b2a      	cmp	r3, #42	; 0x2a
 801008e:	d135      	bne.n	80100fc <_svfiprintf_r+0x188>
 8010090:	9b03      	ldr	r3, [sp, #12]
 8010092:	1d1a      	adds	r2, r3, #4
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	9203      	str	r2, [sp, #12]
 8010098:	2b00      	cmp	r3, #0
 801009a:	bfb8      	it	lt
 801009c:	f04f 33ff 	movlt.w	r3, #4294967295
 80100a0:	3402      	adds	r4, #2
 80100a2:	9305      	str	r3, [sp, #20]
 80100a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010170 <_svfiprintf_r+0x1fc>
 80100a8:	7821      	ldrb	r1, [r4, #0]
 80100aa:	2203      	movs	r2, #3
 80100ac:	4650      	mov	r0, sl
 80100ae:	f7f0 f89f 	bl	80001f0 <memchr>
 80100b2:	b140      	cbz	r0, 80100c6 <_svfiprintf_r+0x152>
 80100b4:	2340      	movs	r3, #64	; 0x40
 80100b6:	eba0 000a 	sub.w	r0, r0, sl
 80100ba:	fa03 f000 	lsl.w	r0, r3, r0
 80100be:	9b04      	ldr	r3, [sp, #16]
 80100c0:	4303      	orrs	r3, r0
 80100c2:	3401      	adds	r4, #1
 80100c4:	9304      	str	r3, [sp, #16]
 80100c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ca:	4826      	ldr	r0, [pc, #152]	; (8010164 <_svfiprintf_r+0x1f0>)
 80100cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80100d0:	2206      	movs	r2, #6
 80100d2:	f7f0 f88d 	bl	80001f0 <memchr>
 80100d6:	2800      	cmp	r0, #0
 80100d8:	d038      	beq.n	801014c <_svfiprintf_r+0x1d8>
 80100da:	4b23      	ldr	r3, [pc, #140]	; (8010168 <_svfiprintf_r+0x1f4>)
 80100dc:	bb1b      	cbnz	r3, 8010126 <_svfiprintf_r+0x1b2>
 80100de:	9b03      	ldr	r3, [sp, #12]
 80100e0:	3307      	adds	r3, #7
 80100e2:	f023 0307 	bic.w	r3, r3, #7
 80100e6:	3308      	adds	r3, #8
 80100e8:	9303      	str	r3, [sp, #12]
 80100ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100ec:	4433      	add	r3, r6
 80100ee:	9309      	str	r3, [sp, #36]	; 0x24
 80100f0:	e767      	b.n	800ffc2 <_svfiprintf_r+0x4e>
 80100f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80100f6:	460c      	mov	r4, r1
 80100f8:	2001      	movs	r0, #1
 80100fa:	e7a5      	b.n	8010048 <_svfiprintf_r+0xd4>
 80100fc:	2300      	movs	r3, #0
 80100fe:	3401      	adds	r4, #1
 8010100:	9305      	str	r3, [sp, #20]
 8010102:	4619      	mov	r1, r3
 8010104:	f04f 0c0a 	mov.w	ip, #10
 8010108:	4620      	mov	r0, r4
 801010a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801010e:	3a30      	subs	r2, #48	; 0x30
 8010110:	2a09      	cmp	r2, #9
 8010112:	d903      	bls.n	801011c <_svfiprintf_r+0x1a8>
 8010114:	2b00      	cmp	r3, #0
 8010116:	d0c5      	beq.n	80100a4 <_svfiprintf_r+0x130>
 8010118:	9105      	str	r1, [sp, #20]
 801011a:	e7c3      	b.n	80100a4 <_svfiprintf_r+0x130>
 801011c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010120:	4604      	mov	r4, r0
 8010122:	2301      	movs	r3, #1
 8010124:	e7f0      	b.n	8010108 <_svfiprintf_r+0x194>
 8010126:	ab03      	add	r3, sp, #12
 8010128:	9300      	str	r3, [sp, #0]
 801012a:	462a      	mov	r2, r5
 801012c:	4b0f      	ldr	r3, [pc, #60]	; (801016c <_svfiprintf_r+0x1f8>)
 801012e:	a904      	add	r1, sp, #16
 8010130:	4638      	mov	r0, r7
 8010132:	f7fc fafb 	bl	800c72c <_printf_float>
 8010136:	1c42      	adds	r2, r0, #1
 8010138:	4606      	mov	r6, r0
 801013a:	d1d6      	bne.n	80100ea <_svfiprintf_r+0x176>
 801013c:	89ab      	ldrh	r3, [r5, #12]
 801013e:	065b      	lsls	r3, r3, #25
 8010140:	f53f af2c 	bmi.w	800ff9c <_svfiprintf_r+0x28>
 8010144:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010146:	b01d      	add	sp, #116	; 0x74
 8010148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801014c:	ab03      	add	r3, sp, #12
 801014e:	9300      	str	r3, [sp, #0]
 8010150:	462a      	mov	r2, r5
 8010152:	4b06      	ldr	r3, [pc, #24]	; (801016c <_svfiprintf_r+0x1f8>)
 8010154:	a904      	add	r1, sp, #16
 8010156:	4638      	mov	r0, r7
 8010158:	f7fc fd8c 	bl	800cc74 <_printf_i>
 801015c:	e7eb      	b.n	8010136 <_svfiprintf_r+0x1c2>
 801015e:	bf00      	nop
 8010160:	08014be4 	.word	0x08014be4
 8010164:	08014bee 	.word	0x08014bee
 8010168:	0800c72d 	.word	0x0800c72d
 801016c:	0800febd 	.word	0x0800febd
 8010170:	08014bea 	.word	0x08014bea

08010174 <strncmp>:
 8010174:	b510      	push	{r4, lr}
 8010176:	b17a      	cbz	r2, 8010198 <strncmp+0x24>
 8010178:	4603      	mov	r3, r0
 801017a:	3901      	subs	r1, #1
 801017c:	1884      	adds	r4, r0, r2
 801017e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010182:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010186:	4290      	cmp	r0, r2
 8010188:	d101      	bne.n	801018e <strncmp+0x1a>
 801018a:	42a3      	cmp	r3, r4
 801018c:	d101      	bne.n	8010192 <strncmp+0x1e>
 801018e:	1a80      	subs	r0, r0, r2
 8010190:	bd10      	pop	{r4, pc}
 8010192:	2800      	cmp	r0, #0
 8010194:	d1f3      	bne.n	801017e <strncmp+0xa>
 8010196:	e7fa      	b.n	801018e <strncmp+0x1a>
 8010198:	4610      	mov	r0, r2
 801019a:	e7f9      	b.n	8010190 <strncmp+0x1c>

0801019c <__ascii_wctomb>:
 801019c:	b149      	cbz	r1, 80101b2 <__ascii_wctomb+0x16>
 801019e:	2aff      	cmp	r2, #255	; 0xff
 80101a0:	bf85      	ittet	hi
 80101a2:	238a      	movhi	r3, #138	; 0x8a
 80101a4:	6003      	strhi	r3, [r0, #0]
 80101a6:	700a      	strbls	r2, [r1, #0]
 80101a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80101ac:	bf98      	it	ls
 80101ae:	2001      	movls	r0, #1
 80101b0:	4770      	bx	lr
 80101b2:	4608      	mov	r0, r1
 80101b4:	4770      	bx	lr
	...

080101b8 <__assert_func>:
 80101b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80101ba:	4614      	mov	r4, r2
 80101bc:	461a      	mov	r2, r3
 80101be:	4b09      	ldr	r3, [pc, #36]	; (80101e4 <__assert_func+0x2c>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	4605      	mov	r5, r0
 80101c4:	68d8      	ldr	r0, [r3, #12]
 80101c6:	b14c      	cbz	r4, 80101dc <__assert_func+0x24>
 80101c8:	4b07      	ldr	r3, [pc, #28]	; (80101e8 <__assert_func+0x30>)
 80101ca:	9100      	str	r1, [sp, #0]
 80101cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80101d0:	4906      	ldr	r1, [pc, #24]	; (80101ec <__assert_func+0x34>)
 80101d2:	462b      	mov	r3, r5
 80101d4:	f000 f80e 	bl	80101f4 <fiprintf>
 80101d8:	f000 fa5c 	bl	8010694 <abort>
 80101dc:	4b04      	ldr	r3, [pc, #16]	; (80101f0 <__assert_func+0x38>)
 80101de:	461c      	mov	r4, r3
 80101e0:	e7f3      	b.n	80101ca <__assert_func+0x12>
 80101e2:	bf00      	nop
 80101e4:	2000010c 	.word	0x2000010c
 80101e8:	08014bf5 	.word	0x08014bf5
 80101ec:	08014c02 	.word	0x08014c02
 80101f0:	08014c30 	.word	0x08014c30

080101f4 <fiprintf>:
 80101f4:	b40e      	push	{r1, r2, r3}
 80101f6:	b503      	push	{r0, r1, lr}
 80101f8:	4601      	mov	r1, r0
 80101fa:	ab03      	add	r3, sp, #12
 80101fc:	4805      	ldr	r0, [pc, #20]	; (8010214 <fiprintf+0x20>)
 80101fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010202:	6800      	ldr	r0, [r0, #0]
 8010204:	9301      	str	r3, [sp, #4]
 8010206:	f000 f855 	bl	80102b4 <_vfiprintf_r>
 801020a:	b002      	add	sp, #8
 801020c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010210:	b003      	add	sp, #12
 8010212:	4770      	bx	lr
 8010214:	2000010c 	.word	0x2000010c

08010218 <__retarget_lock_init_recursive>:
 8010218:	4770      	bx	lr

0801021a <__retarget_lock_acquire_recursive>:
 801021a:	4770      	bx	lr

0801021c <__retarget_lock_release_recursive>:
 801021c:	4770      	bx	lr

0801021e <memmove>:
 801021e:	4288      	cmp	r0, r1
 8010220:	b510      	push	{r4, lr}
 8010222:	eb01 0402 	add.w	r4, r1, r2
 8010226:	d902      	bls.n	801022e <memmove+0x10>
 8010228:	4284      	cmp	r4, r0
 801022a:	4623      	mov	r3, r4
 801022c:	d807      	bhi.n	801023e <memmove+0x20>
 801022e:	1e43      	subs	r3, r0, #1
 8010230:	42a1      	cmp	r1, r4
 8010232:	d008      	beq.n	8010246 <memmove+0x28>
 8010234:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010238:	f803 2f01 	strb.w	r2, [r3, #1]!
 801023c:	e7f8      	b.n	8010230 <memmove+0x12>
 801023e:	4402      	add	r2, r0
 8010240:	4601      	mov	r1, r0
 8010242:	428a      	cmp	r2, r1
 8010244:	d100      	bne.n	8010248 <memmove+0x2a>
 8010246:	bd10      	pop	{r4, pc}
 8010248:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801024c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010250:	e7f7      	b.n	8010242 <memmove+0x24>

08010252 <_malloc_usable_size_r>:
 8010252:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010256:	1f18      	subs	r0, r3, #4
 8010258:	2b00      	cmp	r3, #0
 801025a:	bfbc      	itt	lt
 801025c:	580b      	ldrlt	r3, [r1, r0]
 801025e:	18c0      	addlt	r0, r0, r3
 8010260:	4770      	bx	lr

08010262 <__sfputc_r>:
 8010262:	6893      	ldr	r3, [r2, #8]
 8010264:	3b01      	subs	r3, #1
 8010266:	2b00      	cmp	r3, #0
 8010268:	b410      	push	{r4}
 801026a:	6093      	str	r3, [r2, #8]
 801026c:	da08      	bge.n	8010280 <__sfputc_r+0x1e>
 801026e:	6994      	ldr	r4, [r2, #24]
 8010270:	42a3      	cmp	r3, r4
 8010272:	db01      	blt.n	8010278 <__sfputc_r+0x16>
 8010274:	290a      	cmp	r1, #10
 8010276:	d103      	bne.n	8010280 <__sfputc_r+0x1e>
 8010278:	f85d 4b04 	ldr.w	r4, [sp], #4
 801027c:	f000 b94a 	b.w	8010514 <__swbuf_r>
 8010280:	6813      	ldr	r3, [r2, #0]
 8010282:	1c58      	adds	r0, r3, #1
 8010284:	6010      	str	r0, [r2, #0]
 8010286:	7019      	strb	r1, [r3, #0]
 8010288:	4608      	mov	r0, r1
 801028a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801028e:	4770      	bx	lr

08010290 <__sfputs_r>:
 8010290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010292:	4606      	mov	r6, r0
 8010294:	460f      	mov	r7, r1
 8010296:	4614      	mov	r4, r2
 8010298:	18d5      	adds	r5, r2, r3
 801029a:	42ac      	cmp	r4, r5
 801029c:	d101      	bne.n	80102a2 <__sfputs_r+0x12>
 801029e:	2000      	movs	r0, #0
 80102a0:	e007      	b.n	80102b2 <__sfputs_r+0x22>
 80102a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80102a6:	463a      	mov	r2, r7
 80102a8:	4630      	mov	r0, r6
 80102aa:	f7ff ffda 	bl	8010262 <__sfputc_r>
 80102ae:	1c43      	adds	r3, r0, #1
 80102b0:	d1f3      	bne.n	801029a <__sfputs_r+0xa>
 80102b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080102b4 <_vfiprintf_r>:
 80102b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102b8:	460d      	mov	r5, r1
 80102ba:	b09d      	sub	sp, #116	; 0x74
 80102bc:	4614      	mov	r4, r2
 80102be:	4698      	mov	r8, r3
 80102c0:	4606      	mov	r6, r0
 80102c2:	b118      	cbz	r0, 80102cc <_vfiprintf_r+0x18>
 80102c4:	6983      	ldr	r3, [r0, #24]
 80102c6:	b90b      	cbnz	r3, 80102cc <_vfiprintf_r+0x18>
 80102c8:	f000 fb06 	bl	80108d8 <__sinit>
 80102cc:	4b89      	ldr	r3, [pc, #548]	; (80104f4 <_vfiprintf_r+0x240>)
 80102ce:	429d      	cmp	r5, r3
 80102d0:	d11b      	bne.n	801030a <_vfiprintf_r+0x56>
 80102d2:	6875      	ldr	r5, [r6, #4]
 80102d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80102d6:	07d9      	lsls	r1, r3, #31
 80102d8:	d405      	bmi.n	80102e6 <_vfiprintf_r+0x32>
 80102da:	89ab      	ldrh	r3, [r5, #12]
 80102dc:	059a      	lsls	r2, r3, #22
 80102de:	d402      	bmi.n	80102e6 <_vfiprintf_r+0x32>
 80102e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80102e2:	f7ff ff9a 	bl	801021a <__retarget_lock_acquire_recursive>
 80102e6:	89ab      	ldrh	r3, [r5, #12]
 80102e8:	071b      	lsls	r3, r3, #28
 80102ea:	d501      	bpl.n	80102f0 <_vfiprintf_r+0x3c>
 80102ec:	692b      	ldr	r3, [r5, #16]
 80102ee:	b9eb      	cbnz	r3, 801032c <_vfiprintf_r+0x78>
 80102f0:	4629      	mov	r1, r5
 80102f2:	4630      	mov	r0, r6
 80102f4:	f000 f960 	bl	80105b8 <__swsetup_r>
 80102f8:	b1c0      	cbz	r0, 801032c <_vfiprintf_r+0x78>
 80102fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80102fc:	07dc      	lsls	r4, r3, #31
 80102fe:	d50e      	bpl.n	801031e <_vfiprintf_r+0x6a>
 8010300:	f04f 30ff 	mov.w	r0, #4294967295
 8010304:	b01d      	add	sp, #116	; 0x74
 8010306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801030a:	4b7b      	ldr	r3, [pc, #492]	; (80104f8 <_vfiprintf_r+0x244>)
 801030c:	429d      	cmp	r5, r3
 801030e:	d101      	bne.n	8010314 <_vfiprintf_r+0x60>
 8010310:	68b5      	ldr	r5, [r6, #8]
 8010312:	e7df      	b.n	80102d4 <_vfiprintf_r+0x20>
 8010314:	4b79      	ldr	r3, [pc, #484]	; (80104fc <_vfiprintf_r+0x248>)
 8010316:	429d      	cmp	r5, r3
 8010318:	bf08      	it	eq
 801031a:	68f5      	ldreq	r5, [r6, #12]
 801031c:	e7da      	b.n	80102d4 <_vfiprintf_r+0x20>
 801031e:	89ab      	ldrh	r3, [r5, #12]
 8010320:	0598      	lsls	r0, r3, #22
 8010322:	d4ed      	bmi.n	8010300 <_vfiprintf_r+0x4c>
 8010324:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010326:	f7ff ff79 	bl	801021c <__retarget_lock_release_recursive>
 801032a:	e7e9      	b.n	8010300 <_vfiprintf_r+0x4c>
 801032c:	2300      	movs	r3, #0
 801032e:	9309      	str	r3, [sp, #36]	; 0x24
 8010330:	2320      	movs	r3, #32
 8010332:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010336:	f8cd 800c 	str.w	r8, [sp, #12]
 801033a:	2330      	movs	r3, #48	; 0x30
 801033c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010500 <_vfiprintf_r+0x24c>
 8010340:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010344:	f04f 0901 	mov.w	r9, #1
 8010348:	4623      	mov	r3, r4
 801034a:	469a      	mov	sl, r3
 801034c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010350:	b10a      	cbz	r2, 8010356 <_vfiprintf_r+0xa2>
 8010352:	2a25      	cmp	r2, #37	; 0x25
 8010354:	d1f9      	bne.n	801034a <_vfiprintf_r+0x96>
 8010356:	ebba 0b04 	subs.w	fp, sl, r4
 801035a:	d00b      	beq.n	8010374 <_vfiprintf_r+0xc0>
 801035c:	465b      	mov	r3, fp
 801035e:	4622      	mov	r2, r4
 8010360:	4629      	mov	r1, r5
 8010362:	4630      	mov	r0, r6
 8010364:	f7ff ff94 	bl	8010290 <__sfputs_r>
 8010368:	3001      	adds	r0, #1
 801036a:	f000 80aa 	beq.w	80104c2 <_vfiprintf_r+0x20e>
 801036e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010370:	445a      	add	r2, fp
 8010372:	9209      	str	r2, [sp, #36]	; 0x24
 8010374:	f89a 3000 	ldrb.w	r3, [sl]
 8010378:	2b00      	cmp	r3, #0
 801037a:	f000 80a2 	beq.w	80104c2 <_vfiprintf_r+0x20e>
 801037e:	2300      	movs	r3, #0
 8010380:	f04f 32ff 	mov.w	r2, #4294967295
 8010384:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010388:	f10a 0a01 	add.w	sl, sl, #1
 801038c:	9304      	str	r3, [sp, #16]
 801038e:	9307      	str	r3, [sp, #28]
 8010390:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010394:	931a      	str	r3, [sp, #104]	; 0x68
 8010396:	4654      	mov	r4, sl
 8010398:	2205      	movs	r2, #5
 801039a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801039e:	4858      	ldr	r0, [pc, #352]	; (8010500 <_vfiprintf_r+0x24c>)
 80103a0:	f7ef ff26 	bl	80001f0 <memchr>
 80103a4:	9a04      	ldr	r2, [sp, #16]
 80103a6:	b9d8      	cbnz	r0, 80103e0 <_vfiprintf_r+0x12c>
 80103a8:	06d1      	lsls	r1, r2, #27
 80103aa:	bf44      	itt	mi
 80103ac:	2320      	movmi	r3, #32
 80103ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80103b2:	0713      	lsls	r3, r2, #28
 80103b4:	bf44      	itt	mi
 80103b6:	232b      	movmi	r3, #43	; 0x2b
 80103b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80103bc:	f89a 3000 	ldrb.w	r3, [sl]
 80103c0:	2b2a      	cmp	r3, #42	; 0x2a
 80103c2:	d015      	beq.n	80103f0 <_vfiprintf_r+0x13c>
 80103c4:	9a07      	ldr	r2, [sp, #28]
 80103c6:	4654      	mov	r4, sl
 80103c8:	2000      	movs	r0, #0
 80103ca:	f04f 0c0a 	mov.w	ip, #10
 80103ce:	4621      	mov	r1, r4
 80103d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80103d4:	3b30      	subs	r3, #48	; 0x30
 80103d6:	2b09      	cmp	r3, #9
 80103d8:	d94e      	bls.n	8010478 <_vfiprintf_r+0x1c4>
 80103da:	b1b0      	cbz	r0, 801040a <_vfiprintf_r+0x156>
 80103dc:	9207      	str	r2, [sp, #28]
 80103de:	e014      	b.n	801040a <_vfiprintf_r+0x156>
 80103e0:	eba0 0308 	sub.w	r3, r0, r8
 80103e4:	fa09 f303 	lsl.w	r3, r9, r3
 80103e8:	4313      	orrs	r3, r2
 80103ea:	9304      	str	r3, [sp, #16]
 80103ec:	46a2      	mov	sl, r4
 80103ee:	e7d2      	b.n	8010396 <_vfiprintf_r+0xe2>
 80103f0:	9b03      	ldr	r3, [sp, #12]
 80103f2:	1d19      	adds	r1, r3, #4
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	9103      	str	r1, [sp, #12]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	bfbb      	ittet	lt
 80103fc:	425b      	neglt	r3, r3
 80103fe:	f042 0202 	orrlt.w	r2, r2, #2
 8010402:	9307      	strge	r3, [sp, #28]
 8010404:	9307      	strlt	r3, [sp, #28]
 8010406:	bfb8      	it	lt
 8010408:	9204      	strlt	r2, [sp, #16]
 801040a:	7823      	ldrb	r3, [r4, #0]
 801040c:	2b2e      	cmp	r3, #46	; 0x2e
 801040e:	d10c      	bne.n	801042a <_vfiprintf_r+0x176>
 8010410:	7863      	ldrb	r3, [r4, #1]
 8010412:	2b2a      	cmp	r3, #42	; 0x2a
 8010414:	d135      	bne.n	8010482 <_vfiprintf_r+0x1ce>
 8010416:	9b03      	ldr	r3, [sp, #12]
 8010418:	1d1a      	adds	r2, r3, #4
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	9203      	str	r2, [sp, #12]
 801041e:	2b00      	cmp	r3, #0
 8010420:	bfb8      	it	lt
 8010422:	f04f 33ff 	movlt.w	r3, #4294967295
 8010426:	3402      	adds	r4, #2
 8010428:	9305      	str	r3, [sp, #20]
 801042a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010510 <_vfiprintf_r+0x25c>
 801042e:	7821      	ldrb	r1, [r4, #0]
 8010430:	2203      	movs	r2, #3
 8010432:	4650      	mov	r0, sl
 8010434:	f7ef fedc 	bl	80001f0 <memchr>
 8010438:	b140      	cbz	r0, 801044c <_vfiprintf_r+0x198>
 801043a:	2340      	movs	r3, #64	; 0x40
 801043c:	eba0 000a 	sub.w	r0, r0, sl
 8010440:	fa03 f000 	lsl.w	r0, r3, r0
 8010444:	9b04      	ldr	r3, [sp, #16]
 8010446:	4303      	orrs	r3, r0
 8010448:	3401      	adds	r4, #1
 801044a:	9304      	str	r3, [sp, #16]
 801044c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010450:	482c      	ldr	r0, [pc, #176]	; (8010504 <_vfiprintf_r+0x250>)
 8010452:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010456:	2206      	movs	r2, #6
 8010458:	f7ef feca 	bl	80001f0 <memchr>
 801045c:	2800      	cmp	r0, #0
 801045e:	d03f      	beq.n	80104e0 <_vfiprintf_r+0x22c>
 8010460:	4b29      	ldr	r3, [pc, #164]	; (8010508 <_vfiprintf_r+0x254>)
 8010462:	bb1b      	cbnz	r3, 80104ac <_vfiprintf_r+0x1f8>
 8010464:	9b03      	ldr	r3, [sp, #12]
 8010466:	3307      	adds	r3, #7
 8010468:	f023 0307 	bic.w	r3, r3, #7
 801046c:	3308      	adds	r3, #8
 801046e:	9303      	str	r3, [sp, #12]
 8010470:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010472:	443b      	add	r3, r7
 8010474:	9309      	str	r3, [sp, #36]	; 0x24
 8010476:	e767      	b.n	8010348 <_vfiprintf_r+0x94>
 8010478:	fb0c 3202 	mla	r2, ip, r2, r3
 801047c:	460c      	mov	r4, r1
 801047e:	2001      	movs	r0, #1
 8010480:	e7a5      	b.n	80103ce <_vfiprintf_r+0x11a>
 8010482:	2300      	movs	r3, #0
 8010484:	3401      	adds	r4, #1
 8010486:	9305      	str	r3, [sp, #20]
 8010488:	4619      	mov	r1, r3
 801048a:	f04f 0c0a 	mov.w	ip, #10
 801048e:	4620      	mov	r0, r4
 8010490:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010494:	3a30      	subs	r2, #48	; 0x30
 8010496:	2a09      	cmp	r2, #9
 8010498:	d903      	bls.n	80104a2 <_vfiprintf_r+0x1ee>
 801049a:	2b00      	cmp	r3, #0
 801049c:	d0c5      	beq.n	801042a <_vfiprintf_r+0x176>
 801049e:	9105      	str	r1, [sp, #20]
 80104a0:	e7c3      	b.n	801042a <_vfiprintf_r+0x176>
 80104a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80104a6:	4604      	mov	r4, r0
 80104a8:	2301      	movs	r3, #1
 80104aa:	e7f0      	b.n	801048e <_vfiprintf_r+0x1da>
 80104ac:	ab03      	add	r3, sp, #12
 80104ae:	9300      	str	r3, [sp, #0]
 80104b0:	462a      	mov	r2, r5
 80104b2:	4b16      	ldr	r3, [pc, #88]	; (801050c <_vfiprintf_r+0x258>)
 80104b4:	a904      	add	r1, sp, #16
 80104b6:	4630      	mov	r0, r6
 80104b8:	f7fc f938 	bl	800c72c <_printf_float>
 80104bc:	4607      	mov	r7, r0
 80104be:	1c78      	adds	r0, r7, #1
 80104c0:	d1d6      	bne.n	8010470 <_vfiprintf_r+0x1bc>
 80104c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80104c4:	07d9      	lsls	r1, r3, #31
 80104c6:	d405      	bmi.n	80104d4 <_vfiprintf_r+0x220>
 80104c8:	89ab      	ldrh	r3, [r5, #12]
 80104ca:	059a      	lsls	r2, r3, #22
 80104cc:	d402      	bmi.n	80104d4 <_vfiprintf_r+0x220>
 80104ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80104d0:	f7ff fea4 	bl	801021c <__retarget_lock_release_recursive>
 80104d4:	89ab      	ldrh	r3, [r5, #12]
 80104d6:	065b      	lsls	r3, r3, #25
 80104d8:	f53f af12 	bmi.w	8010300 <_vfiprintf_r+0x4c>
 80104dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80104de:	e711      	b.n	8010304 <_vfiprintf_r+0x50>
 80104e0:	ab03      	add	r3, sp, #12
 80104e2:	9300      	str	r3, [sp, #0]
 80104e4:	462a      	mov	r2, r5
 80104e6:	4b09      	ldr	r3, [pc, #36]	; (801050c <_vfiprintf_r+0x258>)
 80104e8:	a904      	add	r1, sp, #16
 80104ea:	4630      	mov	r0, r6
 80104ec:	f7fc fbc2 	bl	800cc74 <_printf_i>
 80104f0:	e7e4      	b.n	80104bc <_vfiprintf_r+0x208>
 80104f2:	bf00      	nop
 80104f4:	08014c54 	.word	0x08014c54
 80104f8:	08014c74 	.word	0x08014c74
 80104fc:	08014c34 	.word	0x08014c34
 8010500:	08014be4 	.word	0x08014be4
 8010504:	08014bee 	.word	0x08014bee
 8010508:	0800c72d 	.word	0x0800c72d
 801050c:	08010291 	.word	0x08010291
 8010510:	08014bea 	.word	0x08014bea

08010514 <__swbuf_r>:
 8010514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010516:	460e      	mov	r6, r1
 8010518:	4614      	mov	r4, r2
 801051a:	4605      	mov	r5, r0
 801051c:	b118      	cbz	r0, 8010526 <__swbuf_r+0x12>
 801051e:	6983      	ldr	r3, [r0, #24]
 8010520:	b90b      	cbnz	r3, 8010526 <__swbuf_r+0x12>
 8010522:	f000 f9d9 	bl	80108d8 <__sinit>
 8010526:	4b21      	ldr	r3, [pc, #132]	; (80105ac <__swbuf_r+0x98>)
 8010528:	429c      	cmp	r4, r3
 801052a:	d12b      	bne.n	8010584 <__swbuf_r+0x70>
 801052c:	686c      	ldr	r4, [r5, #4]
 801052e:	69a3      	ldr	r3, [r4, #24]
 8010530:	60a3      	str	r3, [r4, #8]
 8010532:	89a3      	ldrh	r3, [r4, #12]
 8010534:	071a      	lsls	r2, r3, #28
 8010536:	d52f      	bpl.n	8010598 <__swbuf_r+0x84>
 8010538:	6923      	ldr	r3, [r4, #16]
 801053a:	b36b      	cbz	r3, 8010598 <__swbuf_r+0x84>
 801053c:	6923      	ldr	r3, [r4, #16]
 801053e:	6820      	ldr	r0, [r4, #0]
 8010540:	1ac0      	subs	r0, r0, r3
 8010542:	6963      	ldr	r3, [r4, #20]
 8010544:	b2f6      	uxtb	r6, r6
 8010546:	4283      	cmp	r3, r0
 8010548:	4637      	mov	r7, r6
 801054a:	dc04      	bgt.n	8010556 <__swbuf_r+0x42>
 801054c:	4621      	mov	r1, r4
 801054e:	4628      	mov	r0, r5
 8010550:	f000 f92e 	bl	80107b0 <_fflush_r>
 8010554:	bb30      	cbnz	r0, 80105a4 <__swbuf_r+0x90>
 8010556:	68a3      	ldr	r3, [r4, #8]
 8010558:	3b01      	subs	r3, #1
 801055a:	60a3      	str	r3, [r4, #8]
 801055c:	6823      	ldr	r3, [r4, #0]
 801055e:	1c5a      	adds	r2, r3, #1
 8010560:	6022      	str	r2, [r4, #0]
 8010562:	701e      	strb	r6, [r3, #0]
 8010564:	6963      	ldr	r3, [r4, #20]
 8010566:	3001      	adds	r0, #1
 8010568:	4283      	cmp	r3, r0
 801056a:	d004      	beq.n	8010576 <__swbuf_r+0x62>
 801056c:	89a3      	ldrh	r3, [r4, #12]
 801056e:	07db      	lsls	r3, r3, #31
 8010570:	d506      	bpl.n	8010580 <__swbuf_r+0x6c>
 8010572:	2e0a      	cmp	r6, #10
 8010574:	d104      	bne.n	8010580 <__swbuf_r+0x6c>
 8010576:	4621      	mov	r1, r4
 8010578:	4628      	mov	r0, r5
 801057a:	f000 f919 	bl	80107b0 <_fflush_r>
 801057e:	b988      	cbnz	r0, 80105a4 <__swbuf_r+0x90>
 8010580:	4638      	mov	r0, r7
 8010582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010584:	4b0a      	ldr	r3, [pc, #40]	; (80105b0 <__swbuf_r+0x9c>)
 8010586:	429c      	cmp	r4, r3
 8010588:	d101      	bne.n	801058e <__swbuf_r+0x7a>
 801058a:	68ac      	ldr	r4, [r5, #8]
 801058c:	e7cf      	b.n	801052e <__swbuf_r+0x1a>
 801058e:	4b09      	ldr	r3, [pc, #36]	; (80105b4 <__swbuf_r+0xa0>)
 8010590:	429c      	cmp	r4, r3
 8010592:	bf08      	it	eq
 8010594:	68ec      	ldreq	r4, [r5, #12]
 8010596:	e7ca      	b.n	801052e <__swbuf_r+0x1a>
 8010598:	4621      	mov	r1, r4
 801059a:	4628      	mov	r0, r5
 801059c:	f000 f80c 	bl	80105b8 <__swsetup_r>
 80105a0:	2800      	cmp	r0, #0
 80105a2:	d0cb      	beq.n	801053c <__swbuf_r+0x28>
 80105a4:	f04f 37ff 	mov.w	r7, #4294967295
 80105a8:	e7ea      	b.n	8010580 <__swbuf_r+0x6c>
 80105aa:	bf00      	nop
 80105ac:	08014c54 	.word	0x08014c54
 80105b0:	08014c74 	.word	0x08014c74
 80105b4:	08014c34 	.word	0x08014c34

080105b8 <__swsetup_r>:
 80105b8:	4b32      	ldr	r3, [pc, #200]	; (8010684 <__swsetup_r+0xcc>)
 80105ba:	b570      	push	{r4, r5, r6, lr}
 80105bc:	681d      	ldr	r5, [r3, #0]
 80105be:	4606      	mov	r6, r0
 80105c0:	460c      	mov	r4, r1
 80105c2:	b125      	cbz	r5, 80105ce <__swsetup_r+0x16>
 80105c4:	69ab      	ldr	r3, [r5, #24]
 80105c6:	b913      	cbnz	r3, 80105ce <__swsetup_r+0x16>
 80105c8:	4628      	mov	r0, r5
 80105ca:	f000 f985 	bl	80108d8 <__sinit>
 80105ce:	4b2e      	ldr	r3, [pc, #184]	; (8010688 <__swsetup_r+0xd0>)
 80105d0:	429c      	cmp	r4, r3
 80105d2:	d10f      	bne.n	80105f4 <__swsetup_r+0x3c>
 80105d4:	686c      	ldr	r4, [r5, #4]
 80105d6:	89a3      	ldrh	r3, [r4, #12]
 80105d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80105dc:	0719      	lsls	r1, r3, #28
 80105de:	d42c      	bmi.n	801063a <__swsetup_r+0x82>
 80105e0:	06dd      	lsls	r5, r3, #27
 80105e2:	d411      	bmi.n	8010608 <__swsetup_r+0x50>
 80105e4:	2309      	movs	r3, #9
 80105e6:	6033      	str	r3, [r6, #0]
 80105e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80105ec:	81a3      	strh	r3, [r4, #12]
 80105ee:	f04f 30ff 	mov.w	r0, #4294967295
 80105f2:	e03e      	b.n	8010672 <__swsetup_r+0xba>
 80105f4:	4b25      	ldr	r3, [pc, #148]	; (801068c <__swsetup_r+0xd4>)
 80105f6:	429c      	cmp	r4, r3
 80105f8:	d101      	bne.n	80105fe <__swsetup_r+0x46>
 80105fa:	68ac      	ldr	r4, [r5, #8]
 80105fc:	e7eb      	b.n	80105d6 <__swsetup_r+0x1e>
 80105fe:	4b24      	ldr	r3, [pc, #144]	; (8010690 <__swsetup_r+0xd8>)
 8010600:	429c      	cmp	r4, r3
 8010602:	bf08      	it	eq
 8010604:	68ec      	ldreq	r4, [r5, #12]
 8010606:	e7e6      	b.n	80105d6 <__swsetup_r+0x1e>
 8010608:	0758      	lsls	r0, r3, #29
 801060a:	d512      	bpl.n	8010632 <__swsetup_r+0x7a>
 801060c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801060e:	b141      	cbz	r1, 8010622 <__swsetup_r+0x6a>
 8010610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010614:	4299      	cmp	r1, r3
 8010616:	d002      	beq.n	801061e <__swsetup_r+0x66>
 8010618:	4630      	mov	r0, r6
 801061a:	f7fb ff07 	bl	800c42c <_free_r>
 801061e:	2300      	movs	r3, #0
 8010620:	6363      	str	r3, [r4, #52]	; 0x34
 8010622:	89a3      	ldrh	r3, [r4, #12]
 8010624:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010628:	81a3      	strh	r3, [r4, #12]
 801062a:	2300      	movs	r3, #0
 801062c:	6063      	str	r3, [r4, #4]
 801062e:	6923      	ldr	r3, [r4, #16]
 8010630:	6023      	str	r3, [r4, #0]
 8010632:	89a3      	ldrh	r3, [r4, #12]
 8010634:	f043 0308 	orr.w	r3, r3, #8
 8010638:	81a3      	strh	r3, [r4, #12]
 801063a:	6923      	ldr	r3, [r4, #16]
 801063c:	b94b      	cbnz	r3, 8010652 <__swsetup_r+0x9a>
 801063e:	89a3      	ldrh	r3, [r4, #12]
 8010640:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010648:	d003      	beq.n	8010652 <__swsetup_r+0x9a>
 801064a:	4621      	mov	r1, r4
 801064c:	4630      	mov	r0, r6
 801064e:	f000 fa05 	bl	8010a5c <__smakebuf_r>
 8010652:	89a0      	ldrh	r0, [r4, #12]
 8010654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010658:	f010 0301 	ands.w	r3, r0, #1
 801065c:	d00a      	beq.n	8010674 <__swsetup_r+0xbc>
 801065e:	2300      	movs	r3, #0
 8010660:	60a3      	str	r3, [r4, #8]
 8010662:	6963      	ldr	r3, [r4, #20]
 8010664:	425b      	negs	r3, r3
 8010666:	61a3      	str	r3, [r4, #24]
 8010668:	6923      	ldr	r3, [r4, #16]
 801066a:	b943      	cbnz	r3, 801067e <__swsetup_r+0xc6>
 801066c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010670:	d1ba      	bne.n	80105e8 <__swsetup_r+0x30>
 8010672:	bd70      	pop	{r4, r5, r6, pc}
 8010674:	0781      	lsls	r1, r0, #30
 8010676:	bf58      	it	pl
 8010678:	6963      	ldrpl	r3, [r4, #20]
 801067a:	60a3      	str	r3, [r4, #8]
 801067c:	e7f4      	b.n	8010668 <__swsetup_r+0xb0>
 801067e:	2000      	movs	r0, #0
 8010680:	e7f7      	b.n	8010672 <__swsetup_r+0xba>
 8010682:	bf00      	nop
 8010684:	2000010c 	.word	0x2000010c
 8010688:	08014c54 	.word	0x08014c54
 801068c:	08014c74 	.word	0x08014c74
 8010690:	08014c34 	.word	0x08014c34

08010694 <abort>:
 8010694:	b508      	push	{r3, lr}
 8010696:	2006      	movs	r0, #6
 8010698:	f000 fa48 	bl	8010b2c <raise>
 801069c:	2001      	movs	r0, #1
 801069e:	f000 fb4d 	bl	8010d3c <_exit>
	...

080106a4 <__sflush_r>:
 80106a4:	898a      	ldrh	r2, [r1, #12]
 80106a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106aa:	4605      	mov	r5, r0
 80106ac:	0710      	lsls	r0, r2, #28
 80106ae:	460c      	mov	r4, r1
 80106b0:	d458      	bmi.n	8010764 <__sflush_r+0xc0>
 80106b2:	684b      	ldr	r3, [r1, #4]
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	dc05      	bgt.n	80106c4 <__sflush_r+0x20>
 80106b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	dc02      	bgt.n	80106c4 <__sflush_r+0x20>
 80106be:	2000      	movs	r0, #0
 80106c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106c6:	2e00      	cmp	r6, #0
 80106c8:	d0f9      	beq.n	80106be <__sflush_r+0x1a>
 80106ca:	2300      	movs	r3, #0
 80106cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80106d0:	682f      	ldr	r7, [r5, #0]
 80106d2:	602b      	str	r3, [r5, #0]
 80106d4:	d032      	beq.n	801073c <__sflush_r+0x98>
 80106d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106d8:	89a3      	ldrh	r3, [r4, #12]
 80106da:	075a      	lsls	r2, r3, #29
 80106dc:	d505      	bpl.n	80106ea <__sflush_r+0x46>
 80106de:	6863      	ldr	r3, [r4, #4]
 80106e0:	1ac0      	subs	r0, r0, r3
 80106e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106e4:	b10b      	cbz	r3, 80106ea <__sflush_r+0x46>
 80106e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80106e8:	1ac0      	subs	r0, r0, r3
 80106ea:	2300      	movs	r3, #0
 80106ec:	4602      	mov	r2, r0
 80106ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106f0:	6a21      	ldr	r1, [r4, #32]
 80106f2:	4628      	mov	r0, r5
 80106f4:	47b0      	blx	r6
 80106f6:	1c43      	adds	r3, r0, #1
 80106f8:	89a3      	ldrh	r3, [r4, #12]
 80106fa:	d106      	bne.n	801070a <__sflush_r+0x66>
 80106fc:	6829      	ldr	r1, [r5, #0]
 80106fe:	291d      	cmp	r1, #29
 8010700:	d82c      	bhi.n	801075c <__sflush_r+0xb8>
 8010702:	4a2a      	ldr	r2, [pc, #168]	; (80107ac <__sflush_r+0x108>)
 8010704:	40ca      	lsrs	r2, r1
 8010706:	07d6      	lsls	r6, r2, #31
 8010708:	d528      	bpl.n	801075c <__sflush_r+0xb8>
 801070a:	2200      	movs	r2, #0
 801070c:	6062      	str	r2, [r4, #4]
 801070e:	04d9      	lsls	r1, r3, #19
 8010710:	6922      	ldr	r2, [r4, #16]
 8010712:	6022      	str	r2, [r4, #0]
 8010714:	d504      	bpl.n	8010720 <__sflush_r+0x7c>
 8010716:	1c42      	adds	r2, r0, #1
 8010718:	d101      	bne.n	801071e <__sflush_r+0x7a>
 801071a:	682b      	ldr	r3, [r5, #0]
 801071c:	b903      	cbnz	r3, 8010720 <__sflush_r+0x7c>
 801071e:	6560      	str	r0, [r4, #84]	; 0x54
 8010720:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010722:	602f      	str	r7, [r5, #0]
 8010724:	2900      	cmp	r1, #0
 8010726:	d0ca      	beq.n	80106be <__sflush_r+0x1a>
 8010728:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801072c:	4299      	cmp	r1, r3
 801072e:	d002      	beq.n	8010736 <__sflush_r+0x92>
 8010730:	4628      	mov	r0, r5
 8010732:	f7fb fe7b 	bl	800c42c <_free_r>
 8010736:	2000      	movs	r0, #0
 8010738:	6360      	str	r0, [r4, #52]	; 0x34
 801073a:	e7c1      	b.n	80106c0 <__sflush_r+0x1c>
 801073c:	6a21      	ldr	r1, [r4, #32]
 801073e:	2301      	movs	r3, #1
 8010740:	4628      	mov	r0, r5
 8010742:	47b0      	blx	r6
 8010744:	1c41      	adds	r1, r0, #1
 8010746:	d1c7      	bne.n	80106d8 <__sflush_r+0x34>
 8010748:	682b      	ldr	r3, [r5, #0]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d0c4      	beq.n	80106d8 <__sflush_r+0x34>
 801074e:	2b1d      	cmp	r3, #29
 8010750:	d001      	beq.n	8010756 <__sflush_r+0xb2>
 8010752:	2b16      	cmp	r3, #22
 8010754:	d101      	bne.n	801075a <__sflush_r+0xb6>
 8010756:	602f      	str	r7, [r5, #0]
 8010758:	e7b1      	b.n	80106be <__sflush_r+0x1a>
 801075a:	89a3      	ldrh	r3, [r4, #12]
 801075c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010760:	81a3      	strh	r3, [r4, #12]
 8010762:	e7ad      	b.n	80106c0 <__sflush_r+0x1c>
 8010764:	690f      	ldr	r7, [r1, #16]
 8010766:	2f00      	cmp	r7, #0
 8010768:	d0a9      	beq.n	80106be <__sflush_r+0x1a>
 801076a:	0793      	lsls	r3, r2, #30
 801076c:	680e      	ldr	r6, [r1, #0]
 801076e:	bf08      	it	eq
 8010770:	694b      	ldreq	r3, [r1, #20]
 8010772:	600f      	str	r7, [r1, #0]
 8010774:	bf18      	it	ne
 8010776:	2300      	movne	r3, #0
 8010778:	eba6 0807 	sub.w	r8, r6, r7
 801077c:	608b      	str	r3, [r1, #8]
 801077e:	f1b8 0f00 	cmp.w	r8, #0
 8010782:	dd9c      	ble.n	80106be <__sflush_r+0x1a>
 8010784:	6a21      	ldr	r1, [r4, #32]
 8010786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010788:	4643      	mov	r3, r8
 801078a:	463a      	mov	r2, r7
 801078c:	4628      	mov	r0, r5
 801078e:	47b0      	blx	r6
 8010790:	2800      	cmp	r0, #0
 8010792:	dc06      	bgt.n	80107a2 <__sflush_r+0xfe>
 8010794:	89a3      	ldrh	r3, [r4, #12]
 8010796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801079a:	81a3      	strh	r3, [r4, #12]
 801079c:	f04f 30ff 	mov.w	r0, #4294967295
 80107a0:	e78e      	b.n	80106c0 <__sflush_r+0x1c>
 80107a2:	4407      	add	r7, r0
 80107a4:	eba8 0800 	sub.w	r8, r8, r0
 80107a8:	e7e9      	b.n	801077e <__sflush_r+0xda>
 80107aa:	bf00      	nop
 80107ac:	20400001 	.word	0x20400001

080107b0 <_fflush_r>:
 80107b0:	b538      	push	{r3, r4, r5, lr}
 80107b2:	690b      	ldr	r3, [r1, #16]
 80107b4:	4605      	mov	r5, r0
 80107b6:	460c      	mov	r4, r1
 80107b8:	b913      	cbnz	r3, 80107c0 <_fflush_r+0x10>
 80107ba:	2500      	movs	r5, #0
 80107bc:	4628      	mov	r0, r5
 80107be:	bd38      	pop	{r3, r4, r5, pc}
 80107c0:	b118      	cbz	r0, 80107ca <_fflush_r+0x1a>
 80107c2:	6983      	ldr	r3, [r0, #24]
 80107c4:	b90b      	cbnz	r3, 80107ca <_fflush_r+0x1a>
 80107c6:	f000 f887 	bl	80108d8 <__sinit>
 80107ca:	4b14      	ldr	r3, [pc, #80]	; (801081c <_fflush_r+0x6c>)
 80107cc:	429c      	cmp	r4, r3
 80107ce:	d11b      	bne.n	8010808 <_fflush_r+0x58>
 80107d0:	686c      	ldr	r4, [r5, #4]
 80107d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d0ef      	beq.n	80107ba <_fflush_r+0xa>
 80107da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80107dc:	07d0      	lsls	r0, r2, #31
 80107de:	d404      	bmi.n	80107ea <_fflush_r+0x3a>
 80107e0:	0599      	lsls	r1, r3, #22
 80107e2:	d402      	bmi.n	80107ea <_fflush_r+0x3a>
 80107e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80107e6:	f7ff fd18 	bl	801021a <__retarget_lock_acquire_recursive>
 80107ea:	4628      	mov	r0, r5
 80107ec:	4621      	mov	r1, r4
 80107ee:	f7ff ff59 	bl	80106a4 <__sflush_r>
 80107f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80107f4:	07da      	lsls	r2, r3, #31
 80107f6:	4605      	mov	r5, r0
 80107f8:	d4e0      	bmi.n	80107bc <_fflush_r+0xc>
 80107fa:	89a3      	ldrh	r3, [r4, #12]
 80107fc:	059b      	lsls	r3, r3, #22
 80107fe:	d4dd      	bmi.n	80107bc <_fflush_r+0xc>
 8010800:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010802:	f7ff fd0b 	bl	801021c <__retarget_lock_release_recursive>
 8010806:	e7d9      	b.n	80107bc <_fflush_r+0xc>
 8010808:	4b05      	ldr	r3, [pc, #20]	; (8010820 <_fflush_r+0x70>)
 801080a:	429c      	cmp	r4, r3
 801080c:	d101      	bne.n	8010812 <_fflush_r+0x62>
 801080e:	68ac      	ldr	r4, [r5, #8]
 8010810:	e7df      	b.n	80107d2 <_fflush_r+0x22>
 8010812:	4b04      	ldr	r3, [pc, #16]	; (8010824 <_fflush_r+0x74>)
 8010814:	429c      	cmp	r4, r3
 8010816:	bf08      	it	eq
 8010818:	68ec      	ldreq	r4, [r5, #12]
 801081a:	e7da      	b.n	80107d2 <_fflush_r+0x22>
 801081c:	08014c54 	.word	0x08014c54
 8010820:	08014c74 	.word	0x08014c74
 8010824:	08014c34 	.word	0x08014c34

08010828 <std>:
 8010828:	2300      	movs	r3, #0
 801082a:	b510      	push	{r4, lr}
 801082c:	4604      	mov	r4, r0
 801082e:	e9c0 3300 	strd	r3, r3, [r0]
 8010832:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010836:	6083      	str	r3, [r0, #8]
 8010838:	8181      	strh	r1, [r0, #12]
 801083a:	6643      	str	r3, [r0, #100]	; 0x64
 801083c:	81c2      	strh	r2, [r0, #14]
 801083e:	6183      	str	r3, [r0, #24]
 8010840:	4619      	mov	r1, r3
 8010842:	2208      	movs	r2, #8
 8010844:	305c      	adds	r0, #92	; 0x5c
 8010846:	f7fb fde9 	bl	800c41c <memset>
 801084a:	4b05      	ldr	r3, [pc, #20]	; (8010860 <std+0x38>)
 801084c:	6263      	str	r3, [r4, #36]	; 0x24
 801084e:	4b05      	ldr	r3, [pc, #20]	; (8010864 <std+0x3c>)
 8010850:	62a3      	str	r3, [r4, #40]	; 0x28
 8010852:	4b05      	ldr	r3, [pc, #20]	; (8010868 <std+0x40>)
 8010854:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010856:	4b05      	ldr	r3, [pc, #20]	; (801086c <std+0x44>)
 8010858:	6224      	str	r4, [r4, #32]
 801085a:	6323      	str	r3, [r4, #48]	; 0x30
 801085c:	bd10      	pop	{r4, pc}
 801085e:	bf00      	nop
 8010860:	08010b65 	.word	0x08010b65
 8010864:	08010b87 	.word	0x08010b87
 8010868:	08010bbf 	.word	0x08010bbf
 801086c:	08010be3 	.word	0x08010be3

08010870 <_cleanup_r>:
 8010870:	4901      	ldr	r1, [pc, #4]	; (8010878 <_cleanup_r+0x8>)
 8010872:	f000 b8af 	b.w	80109d4 <_fwalk_reent>
 8010876:	bf00      	nop
 8010878:	080107b1 	.word	0x080107b1

0801087c <__sfmoreglue>:
 801087c:	b570      	push	{r4, r5, r6, lr}
 801087e:	2268      	movs	r2, #104	; 0x68
 8010880:	1e4d      	subs	r5, r1, #1
 8010882:	4355      	muls	r5, r2
 8010884:	460e      	mov	r6, r1
 8010886:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801088a:	f7fb fe3b 	bl	800c504 <_malloc_r>
 801088e:	4604      	mov	r4, r0
 8010890:	b140      	cbz	r0, 80108a4 <__sfmoreglue+0x28>
 8010892:	2100      	movs	r1, #0
 8010894:	e9c0 1600 	strd	r1, r6, [r0]
 8010898:	300c      	adds	r0, #12
 801089a:	60a0      	str	r0, [r4, #8]
 801089c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80108a0:	f7fb fdbc 	bl	800c41c <memset>
 80108a4:	4620      	mov	r0, r4
 80108a6:	bd70      	pop	{r4, r5, r6, pc}

080108a8 <__sfp_lock_acquire>:
 80108a8:	4801      	ldr	r0, [pc, #4]	; (80108b0 <__sfp_lock_acquire+0x8>)
 80108aa:	f7ff bcb6 	b.w	801021a <__retarget_lock_acquire_recursive>
 80108ae:	bf00      	nop
 80108b0:	200021d1 	.word	0x200021d1

080108b4 <__sfp_lock_release>:
 80108b4:	4801      	ldr	r0, [pc, #4]	; (80108bc <__sfp_lock_release+0x8>)
 80108b6:	f7ff bcb1 	b.w	801021c <__retarget_lock_release_recursive>
 80108ba:	bf00      	nop
 80108bc:	200021d1 	.word	0x200021d1

080108c0 <__sinit_lock_acquire>:
 80108c0:	4801      	ldr	r0, [pc, #4]	; (80108c8 <__sinit_lock_acquire+0x8>)
 80108c2:	f7ff bcaa 	b.w	801021a <__retarget_lock_acquire_recursive>
 80108c6:	bf00      	nop
 80108c8:	200021d2 	.word	0x200021d2

080108cc <__sinit_lock_release>:
 80108cc:	4801      	ldr	r0, [pc, #4]	; (80108d4 <__sinit_lock_release+0x8>)
 80108ce:	f7ff bca5 	b.w	801021c <__retarget_lock_release_recursive>
 80108d2:	bf00      	nop
 80108d4:	200021d2 	.word	0x200021d2

080108d8 <__sinit>:
 80108d8:	b510      	push	{r4, lr}
 80108da:	4604      	mov	r4, r0
 80108dc:	f7ff fff0 	bl	80108c0 <__sinit_lock_acquire>
 80108e0:	69a3      	ldr	r3, [r4, #24]
 80108e2:	b11b      	cbz	r3, 80108ec <__sinit+0x14>
 80108e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108e8:	f7ff bff0 	b.w	80108cc <__sinit_lock_release>
 80108ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80108f0:	6523      	str	r3, [r4, #80]	; 0x50
 80108f2:	4b13      	ldr	r3, [pc, #76]	; (8010940 <__sinit+0x68>)
 80108f4:	4a13      	ldr	r2, [pc, #76]	; (8010944 <__sinit+0x6c>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80108fa:	42a3      	cmp	r3, r4
 80108fc:	bf04      	itt	eq
 80108fe:	2301      	moveq	r3, #1
 8010900:	61a3      	streq	r3, [r4, #24]
 8010902:	4620      	mov	r0, r4
 8010904:	f000 f820 	bl	8010948 <__sfp>
 8010908:	6060      	str	r0, [r4, #4]
 801090a:	4620      	mov	r0, r4
 801090c:	f000 f81c 	bl	8010948 <__sfp>
 8010910:	60a0      	str	r0, [r4, #8]
 8010912:	4620      	mov	r0, r4
 8010914:	f000 f818 	bl	8010948 <__sfp>
 8010918:	2200      	movs	r2, #0
 801091a:	60e0      	str	r0, [r4, #12]
 801091c:	2104      	movs	r1, #4
 801091e:	6860      	ldr	r0, [r4, #4]
 8010920:	f7ff ff82 	bl	8010828 <std>
 8010924:	68a0      	ldr	r0, [r4, #8]
 8010926:	2201      	movs	r2, #1
 8010928:	2109      	movs	r1, #9
 801092a:	f7ff ff7d 	bl	8010828 <std>
 801092e:	68e0      	ldr	r0, [r4, #12]
 8010930:	2202      	movs	r2, #2
 8010932:	2112      	movs	r1, #18
 8010934:	f7ff ff78 	bl	8010828 <std>
 8010938:	2301      	movs	r3, #1
 801093a:	61a3      	str	r3, [r4, #24]
 801093c:	e7d2      	b.n	80108e4 <__sinit+0xc>
 801093e:	bf00      	nop
 8010940:	080147f0 	.word	0x080147f0
 8010944:	08010871 	.word	0x08010871

08010948 <__sfp>:
 8010948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801094a:	4607      	mov	r7, r0
 801094c:	f7ff ffac 	bl	80108a8 <__sfp_lock_acquire>
 8010950:	4b1e      	ldr	r3, [pc, #120]	; (80109cc <__sfp+0x84>)
 8010952:	681e      	ldr	r6, [r3, #0]
 8010954:	69b3      	ldr	r3, [r6, #24]
 8010956:	b913      	cbnz	r3, 801095e <__sfp+0x16>
 8010958:	4630      	mov	r0, r6
 801095a:	f7ff ffbd 	bl	80108d8 <__sinit>
 801095e:	3648      	adds	r6, #72	; 0x48
 8010960:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010964:	3b01      	subs	r3, #1
 8010966:	d503      	bpl.n	8010970 <__sfp+0x28>
 8010968:	6833      	ldr	r3, [r6, #0]
 801096a:	b30b      	cbz	r3, 80109b0 <__sfp+0x68>
 801096c:	6836      	ldr	r6, [r6, #0]
 801096e:	e7f7      	b.n	8010960 <__sfp+0x18>
 8010970:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010974:	b9d5      	cbnz	r5, 80109ac <__sfp+0x64>
 8010976:	4b16      	ldr	r3, [pc, #88]	; (80109d0 <__sfp+0x88>)
 8010978:	60e3      	str	r3, [r4, #12]
 801097a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801097e:	6665      	str	r5, [r4, #100]	; 0x64
 8010980:	f7ff fc4a 	bl	8010218 <__retarget_lock_init_recursive>
 8010984:	f7ff ff96 	bl	80108b4 <__sfp_lock_release>
 8010988:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801098c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010990:	6025      	str	r5, [r4, #0]
 8010992:	61a5      	str	r5, [r4, #24]
 8010994:	2208      	movs	r2, #8
 8010996:	4629      	mov	r1, r5
 8010998:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801099c:	f7fb fd3e 	bl	800c41c <memset>
 80109a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80109a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80109a8:	4620      	mov	r0, r4
 80109aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80109ac:	3468      	adds	r4, #104	; 0x68
 80109ae:	e7d9      	b.n	8010964 <__sfp+0x1c>
 80109b0:	2104      	movs	r1, #4
 80109b2:	4638      	mov	r0, r7
 80109b4:	f7ff ff62 	bl	801087c <__sfmoreglue>
 80109b8:	4604      	mov	r4, r0
 80109ba:	6030      	str	r0, [r6, #0]
 80109bc:	2800      	cmp	r0, #0
 80109be:	d1d5      	bne.n	801096c <__sfp+0x24>
 80109c0:	f7ff ff78 	bl	80108b4 <__sfp_lock_release>
 80109c4:	230c      	movs	r3, #12
 80109c6:	603b      	str	r3, [r7, #0]
 80109c8:	e7ee      	b.n	80109a8 <__sfp+0x60>
 80109ca:	bf00      	nop
 80109cc:	080147f0 	.word	0x080147f0
 80109d0:	ffff0001 	.word	0xffff0001

080109d4 <_fwalk_reent>:
 80109d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109d8:	4606      	mov	r6, r0
 80109da:	4688      	mov	r8, r1
 80109dc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80109e0:	2700      	movs	r7, #0
 80109e2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80109e6:	f1b9 0901 	subs.w	r9, r9, #1
 80109ea:	d505      	bpl.n	80109f8 <_fwalk_reent+0x24>
 80109ec:	6824      	ldr	r4, [r4, #0]
 80109ee:	2c00      	cmp	r4, #0
 80109f0:	d1f7      	bne.n	80109e2 <_fwalk_reent+0xe>
 80109f2:	4638      	mov	r0, r7
 80109f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109f8:	89ab      	ldrh	r3, [r5, #12]
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d907      	bls.n	8010a0e <_fwalk_reent+0x3a>
 80109fe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010a02:	3301      	adds	r3, #1
 8010a04:	d003      	beq.n	8010a0e <_fwalk_reent+0x3a>
 8010a06:	4629      	mov	r1, r5
 8010a08:	4630      	mov	r0, r6
 8010a0a:	47c0      	blx	r8
 8010a0c:	4307      	orrs	r7, r0
 8010a0e:	3568      	adds	r5, #104	; 0x68
 8010a10:	e7e9      	b.n	80109e6 <_fwalk_reent+0x12>

08010a12 <__swhatbuf_r>:
 8010a12:	b570      	push	{r4, r5, r6, lr}
 8010a14:	460e      	mov	r6, r1
 8010a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a1a:	2900      	cmp	r1, #0
 8010a1c:	b096      	sub	sp, #88	; 0x58
 8010a1e:	4614      	mov	r4, r2
 8010a20:	461d      	mov	r5, r3
 8010a22:	da08      	bge.n	8010a36 <__swhatbuf_r+0x24>
 8010a24:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8010a28:	2200      	movs	r2, #0
 8010a2a:	602a      	str	r2, [r5, #0]
 8010a2c:	061a      	lsls	r2, r3, #24
 8010a2e:	d410      	bmi.n	8010a52 <__swhatbuf_r+0x40>
 8010a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a34:	e00e      	b.n	8010a54 <__swhatbuf_r+0x42>
 8010a36:	466a      	mov	r2, sp
 8010a38:	f000 f8fa 	bl	8010c30 <_fstat_r>
 8010a3c:	2800      	cmp	r0, #0
 8010a3e:	dbf1      	blt.n	8010a24 <__swhatbuf_r+0x12>
 8010a40:	9a01      	ldr	r2, [sp, #4]
 8010a42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a4a:	425a      	negs	r2, r3
 8010a4c:	415a      	adcs	r2, r3
 8010a4e:	602a      	str	r2, [r5, #0]
 8010a50:	e7ee      	b.n	8010a30 <__swhatbuf_r+0x1e>
 8010a52:	2340      	movs	r3, #64	; 0x40
 8010a54:	2000      	movs	r0, #0
 8010a56:	6023      	str	r3, [r4, #0]
 8010a58:	b016      	add	sp, #88	; 0x58
 8010a5a:	bd70      	pop	{r4, r5, r6, pc}

08010a5c <__smakebuf_r>:
 8010a5c:	898b      	ldrh	r3, [r1, #12]
 8010a5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a60:	079d      	lsls	r5, r3, #30
 8010a62:	4606      	mov	r6, r0
 8010a64:	460c      	mov	r4, r1
 8010a66:	d507      	bpl.n	8010a78 <__smakebuf_r+0x1c>
 8010a68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a6c:	6023      	str	r3, [r4, #0]
 8010a6e:	6123      	str	r3, [r4, #16]
 8010a70:	2301      	movs	r3, #1
 8010a72:	6163      	str	r3, [r4, #20]
 8010a74:	b002      	add	sp, #8
 8010a76:	bd70      	pop	{r4, r5, r6, pc}
 8010a78:	ab01      	add	r3, sp, #4
 8010a7a:	466a      	mov	r2, sp
 8010a7c:	f7ff ffc9 	bl	8010a12 <__swhatbuf_r>
 8010a80:	9900      	ldr	r1, [sp, #0]
 8010a82:	4605      	mov	r5, r0
 8010a84:	4630      	mov	r0, r6
 8010a86:	f7fb fd3d 	bl	800c504 <_malloc_r>
 8010a8a:	b948      	cbnz	r0, 8010aa0 <__smakebuf_r+0x44>
 8010a8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a90:	059a      	lsls	r2, r3, #22
 8010a92:	d4ef      	bmi.n	8010a74 <__smakebuf_r+0x18>
 8010a94:	f023 0303 	bic.w	r3, r3, #3
 8010a98:	f043 0302 	orr.w	r3, r3, #2
 8010a9c:	81a3      	strh	r3, [r4, #12]
 8010a9e:	e7e3      	b.n	8010a68 <__smakebuf_r+0xc>
 8010aa0:	4b0d      	ldr	r3, [pc, #52]	; (8010ad8 <__smakebuf_r+0x7c>)
 8010aa2:	62b3      	str	r3, [r6, #40]	; 0x28
 8010aa4:	89a3      	ldrh	r3, [r4, #12]
 8010aa6:	6020      	str	r0, [r4, #0]
 8010aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010aac:	81a3      	strh	r3, [r4, #12]
 8010aae:	9b00      	ldr	r3, [sp, #0]
 8010ab0:	6163      	str	r3, [r4, #20]
 8010ab2:	9b01      	ldr	r3, [sp, #4]
 8010ab4:	6120      	str	r0, [r4, #16]
 8010ab6:	b15b      	cbz	r3, 8010ad0 <__smakebuf_r+0x74>
 8010ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010abc:	4630      	mov	r0, r6
 8010abe:	f000 f8c9 	bl	8010c54 <_isatty_r>
 8010ac2:	b128      	cbz	r0, 8010ad0 <__smakebuf_r+0x74>
 8010ac4:	89a3      	ldrh	r3, [r4, #12]
 8010ac6:	f023 0303 	bic.w	r3, r3, #3
 8010aca:	f043 0301 	orr.w	r3, r3, #1
 8010ace:	81a3      	strh	r3, [r4, #12]
 8010ad0:	89a0      	ldrh	r0, [r4, #12]
 8010ad2:	4305      	orrs	r5, r0
 8010ad4:	81a5      	strh	r5, [r4, #12]
 8010ad6:	e7cd      	b.n	8010a74 <__smakebuf_r+0x18>
 8010ad8:	08010871 	.word	0x08010871

08010adc <_raise_r>:
 8010adc:	291f      	cmp	r1, #31
 8010ade:	b538      	push	{r3, r4, r5, lr}
 8010ae0:	4604      	mov	r4, r0
 8010ae2:	460d      	mov	r5, r1
 8010ae4:	d904      	bls.n	8010af0 <_raise_r+0x14>
 8010ae6:	2316      	movs	r3, #22
 8010ae8:	6003      	str	r3, [r0, #0]
 8010aea:	f04f 30ff 	mov.w	r0, #4294967295
 8010aee:	bd38      	pop	{r3, r4, r5, pc}
 8010af0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010af2:	b112      	cbz	r2, 8010afa <_raise_r+0x1e>
 8010af4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010af8:	b94b      	cbnz	r3, 8010b0e <_raise_r+0x32>
 8010afa:	4620      	mov	r0, r4
 8010afc:	f000 f830 	bl	8010b60 <_getpid_r>
 8010b00:	462a      	mov	r2, r5
 8010b02:	4601      	mov	r1, r0
 8010b04:	4620      	mov	r0, r4
 8010b06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010b0a:	f000 b817 	b.w	8010b3c <_kill_r>
 8010b0e:	2b01      	cmp	r3, #1
 8010b10:	d00a      	beq.n	8010b28 <_raise_r+0x4c>
 8010b12:	1c59      	adds	r1, r3, #1
 8010b14:	d103      	bne.n	8010b1e <_raise_r+0x42>
 8010b16:	2316      	movs	r3, #22
 8010b18:	6003      	str	r3, [r0, #0]
 8010b1a:	2001      	movs	r0, #1
 8010b1c:	e7e7      	b.n	8010aee <_raise_r+0x12>
 8010b1e:	2400      	movs	r4, #0
 8010b20:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b24:	4628      	mov	r0, r5
 8010b26:	4798      	blx	r3
 8010b28:	2000      	movs	r0, #0
 8010b2a:	e7e0      	b.n	8010aee <_raise_r+0x12>

08010b2c <raise>:
 8010b2c:	4b02      	ldr	r3, [pc, #8]	; (8010b38 <raise+0xc>)
 8010b2e:	4601      	mov	r1, r0
 8010b30:	6818      	ldr	r0, [r3, #0]
 8010b32:	f7ff bfd3 	b.w	8010adc <_raise_r>
 8010b36:	bf00      	nop
 8010b38:	2000010c 	.word	0x2000010c

08010b3c <_kill_r>:
 8010b3c:	b538      	push	{r3, r4, r5, lr}
 8010b3e:	4d07      	ldr	r5, [pc, #28]	; (8010b5c <_kill_r+0x20>)
 8010b40:	2300      	movs	r3, #0
 8010b42:	4604      	mov	r4, r0
 8010b44:	4608      	mov	r0, r1
 8010b46:	4611      	mov	r1, r2
 8010b48:	602b      	str	r3, [r5, #0]
 8010b4a:	f000 f8d7 	bl	8010cfc <_kill>
 8010b4e:	1c43      	adds	r3, r0, #1
 8010b50:	d102      	bne.n	8010b58 <_kill_r+0x1c>
 8010b52:	682b      	ldr	r3, [r5, #0]
 8010b54:	b103      	cbz	r3, 8010b58 <_kill_r+0x1c>
 8010b56:	6023      	str	r3, [r4, #0]
 8010b58:	bd38      	pop	{r3, r4, r5, pc}
 8010b5a:	bf00      	nop
 8010b5c:	200021cc 	.word	0x200021cc

08010b60 <_getpid_r>:
 8010b60:	f000 b8bc 	b.w	8010cdc <_getpid>

08010b64 <__sread>:
 8010b64:	b510      	push	{r4, lr}
 8010b66:	460c      	mov	r4, r1
 8010b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b6c:	f000 f894 	bl	8010c98 <_read_r>
 8010b70:	2800      	cmp	r0, #0
 8010b72:	bfab      	itete	ge
 8010b74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010b76:	89a3      	ldrhlt	r3, [r4, #12]
 8010b78:	181b      	addge	r3, r3, r0
 8010b7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010b7e:	bfac      	ite	ge
 8010b80:	6563      	strge	r3, [r4, #84]	; 0x54
 8010b82:	81a3      	strhlt	r3, [r4, #12]
 8010b84:	bd10      	pop	{r4, pc}

08010b86 <__swrite>:
 8010b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8a:	461f      	mov	r7, r3
 8010b8c:	898b      	ldrh	r3, [r1, #12]
 8010b8e:	05db      	lsls	r3, r3, #23
 8010b90:	4605      	mov	r5, r0
 8010b92:	460c      	mov	r4, r1
 8010b94:	4616      	mov	r6, r2
 8010b96:	d505      	bpl.n	8010ba4 <__swrite+0x1e>
 8010b98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b9c:	2302      	movs	r3, #2
 8010b9e:	2200      	movs	r2, #0
 8010ba0:	f000 f868 	bl	8010c74 <_lseek_r>
 8010ba4:	89a3      	ldrh	r3, [r4, #12]
 8010ba6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010baa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010bae:	81a3      	strh	r3, [r4, #12]
 8010bb0:	4632      	mov	r2, r6
 8010bb2:	463b      	mov	r3, r7
 8010bb4:	4628      	mov	r0, r5
 8010bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010bba:	f000 b817 	b.w	8010bec <_write_r>

08010bbe <__sseek>:
 8010bbe:	b510      	push	{r4, lr}
 8010bc0:	460c      	mov	r4, r1
 8010bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bc6:	f000 f855 	bl	8010c74 <_lseek_r>
 8010bca:	1c43      	adds	r3, r0, #1
 8010bcc:	89a3      	ldrh	r3, [r4, #12]
 8010bce:	bf15      	itete	ne
 8010bd0:	6560      	strne	r0, [r4, #84]	; 0x54
 8010bd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010bd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010bda:	81a3      	strheq	r3, [r4, #12]
 8010bdc:	bf18      	it	ne
 8010bde:	81a3      	strhne	r3, [r4, #12]
 8010be0:	bd10      	pop	{r4, pc}

08010be2 <__sclose>:
 8010be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010be6:	f000 b813 	b.w	8010c10 <_close_r>
	...

08010bec <_write_r>:
 8010bec:	b538      	push	{r3, r4, r5, lr}
 8010bee:	4d07      	ldr	r5, [pc, #28]	; (8010c0c <_write_r+0x20>)
 8010bf0:	4604      	mov	r4, r0
 8010bf2:	4608      	mov	r0, r1
 8010bf4:	4611      	mov	r1, r2
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	602a      	str	r2, [r5, #0]
 8010bfa:	461a      	mov	r2, r3
 8010bfc:	f000 f896 	bl	8010d2c <_write>
 8010c00:	1c43      	adds	r3, r0, #1
 8010c02:	d102      	bne.n	8010c0a <_write_r+0x1e>
 8010c04:	682b      	ldr	r3, [r5, #0]
 8010c06:	b103      	cbz	r3, 8010c0a <_write_r+0x1e>
 8010c08:	6023      	str	r3, [r4, #0]
 8010c0a:	bd38      	pop	{r3, r4, r5, pc}
 8010c0c:	200021cc 	.word	0x200021cc

08010c10 <_close_r>:
 8010c10:	b538      	push	{r3, r4, r5, lr}
 8010c12:	4d06      	ldr	r5, [pc, #24]	; (8010c2c <_close_r+0x1c>)
 8010c14:	2300      	movs	r3, #0
 8010c16:	4604      	mov	r4, r0
 8010c18:	4608      	mov	r0, r1
 8010c1a:	602b      	str	r3, [r5, #0]
 8010c1c:	f000 f84e 	bl	8010cbc <_close>
 8010c20:	1c43      	adds	r3, r0, #1
 8010c22:	d102      	bne.n	8010c2a <_close_r+0x1a>
 8010c24:	682b      	ldr	r3, [r5, #0]
 8010c26:	b103      	cbz	r3, 8010c2a <_close_r+0x1a>
 8010c28:	6023      	str	r3, [r4, #0]
 8010c2a:	bd38      	pop	{r3, r4, r5, pc}
 8010c2c:	200021cc 	.word	0x200021cc

08010c30 <_fstat_r>:
 8010c30:	b538      	push	{r3, r4, r5, lr}
 8010c32:	4d07      	ldr	r5, [pc, #28]	; (8010c50 <_fstat_r+0x20>)
 8010c34:	2300      	movs	r3, #0
 8010c36:	4604      	mov	r4, r0
 8010c38:	4608      	mov	r0, r1
 8010c3a:	4611      	mov	r1, r2
 8010c3c:	602b      	str	r3, [r5, #0]
 8010c3e:	f000 f845 	bl	8010ccc <_fstat>
 8010c42:	1c43      	adds	r3, r0, #1
 8010c44:	d102      	bne.n	8010c4c <_fstat_r+0x1c>
 8010c46:	682b      	ldr	r3, [r5, #0]
 8010c48:	b103      	cbz	r3, 8010c4c <_fstat_r+0x1c>
 8010c4a:	6023      	str	r3, [r4, #0]
 8010c4c:	bd38      	pop	{r3, r4, r5, pc}
 8010c4e:	bf00      	nop
 8010c50:	200021cc 	.word	0x200021cc

08010c54 <_isatty_r>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4d06      	ldr	r5, [pc, #24]	; (8010c70 <_isatty_r+0x1c>)
 8010c58:	2300      	movs	r3, #0
 8010c5a:	4604      	mov	r4, r0
 8010c5c:	4608      	mov	r0, r1
 8010c5e:	602b      	str	r3, [r5, #0]
 8010c60:	f000 f844 	bl	8010cec <_isatty>
 8010c64:	1c43      	adds	r3, r0, #1
 8010c66:	d102      	bne.n	8010c6e <_isatty_r+0x1a>
 8010c68:	682b      	ldr	r3, [r5, #0]
 8010c6a:	b103      	cbz	r3, 8010c6e <_isatty_r+0x1a>
 8010c6c:	6023      	str	r3, [r4, #0]
 8010c6e:	bd38      	pop	{r3, r4, r5, pc}
 8010c70:	200021cc 	.word	0x200021cc

08010c74 <_lseek_r>:
 8010c74:	b538      	push	{r3, r4, r5, lr}
 8010c76:	4d07      	ldr	r5, [pc, #28]	; (8010c94 <_lseek_r+0x20>)
 8010c78:	4604      	mov	r4, r0
 8010c7a:	4608      	mov	r0, r1
 8010c7c:	4611      	mov	r1, r2
 8010c7e:	2200      	movs	r2, #0
 8010c80:	602a      	str	r2, [r5, #0]
 8010c82:	461a      	mov	r2, r3
 8010c84:	f000 f842 	bl	8010d0c <_lseek>
 8010c88:	1c43      	adds	r3, r0, #1
 8010c8a:	d102      	bne.n	8010c92 <_lseek_r+0x1e>
 8010c8c:	682b      	ldr	r3, [r5, #0]
 8010c8e:	b103      	cbz	r3, 8010c92 <_lseek_r+0x1e>
 8010c90:	6023      	str	r3, [r4, #0]
 8010c92:	bd38      	pop	{r3, r4, r5, pc}
 8010c94:	200021cc 	.word	0x200021cc

08010c98 <_read_r>:
 8010c98:	b538      	push	{r3, r4, r5, lr}
 8010c9a:	4d07      	ldr	r5, [pc, #28]	; (8010cb8 <_read_r+0x20>)
 8010c9c:	4604      	mov	r4, r0
 8010c9e:	4608      	mov	r0, r1
 8010ca0:	4611      	mov	r1, r2
 8010ca2:	2200      	movs	r2, #0
 8010ca4:	602a      	str	r2, [r5, #0]
 8010ca6:	461a      	mov	r2, r3
 8010ca8:	f000 f838 	bl	8010d1c <_read>
 8010cac:	1c43      	adds	r3, r0, #1
 8010cae:	d102      	bne.n	8010cb6 <_read_r+0x1e>
 8010cb0:	682b      	ldr	r3, [r5, #0]
 8010cb2:	b103      	cbz	r3, 8010cb6 <_read_r+0x1e>
 8010cb4:	6023      	str	r3, [r4, #0]
 8010cb6:	bd38      	pop	{r3, r4, r5, pc}
 8010cb8:	200021cc 	.word	0x200021cc

08010cbc <_close>:
 8010cbc:	4b02      	ldr	r3, [pc, #8]	; (8010cc8 <_close+0xc>)
 8010cbe:	2258      	movs	r2, #88	; 0x58
 8010cc0:	601a      	str	r2, [r3, #0]
 8010cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc6:	4770      	bx	lr
 8010cc8:	200021cc 	.word	0x200021cc

08010ccc <_fstat>:
 8010ccc:	4b02      	ldr	r3, [pc, #8]	; (8010cd8 <_fstat+0xc>)
 8010cce:	2258      	movs	r2, #88	; 0x58
 8010cd0:	601a      	str	r2, [r3, #0]
 8010cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8010cd6:	4770      	bx	lr
 8010cd8:	200021cc 	.word	0x200021cc

08010cdc <_getpid>:
 8010cdc:	4b02      	ldr	r3, [pc, #8]	; (8010ce8 <_getpid+0xc>)
 8010cde:	2258      	movs	r2, #88	; 0x58
 8010ce0:	601a      	str	r2, [r3, #0]
 8010ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8010ce6:	4770      	bx	lr
 8010ce8:	200021cc 	.word	0x200021cc

08010cec <_isatty>:
 8010cec:	4b02      	ldr	r3, [pc, #8]	; (8010cf8 <_isatty+0xc>)
 8010cee:	2258      	movs	r2, #88	; 0x58
 8010cf0:	601a      	str	r2, [r3, #0]
 8010cf2:	2000      	movs	r0, #0
 8010cf4:	4770      	bx	lr
 8010cf6:	bf00      	nop
 8010cf8:	200021cc 	.word	0x200021cc

08010cfc <_kill>:
 8010cfc:	4b02      	ldr	r3, [pc, #8]	; (8010d08 <_kill+0xc>)
 8010cfe:	2258      	movs	r2, #88	; 0x58
 8010d00:	601a      	str	r2, [r3, #0]
 8010d02:	f04f 30ff 	mov.w	r0, #4294967295
 8010d06:	4770      	bx	lr
 8010d08:	200021cc 	.word	0x200021cc

08010d0c <_lseek>:
 8010d0c:	4b02      	ldr	r3, [pc, #8]	; (8010d18 <_lseek+0xc>)
 8010d0e:	2258      	movs	r2, #88	; 0x58
 8010d10:	601a      	str	r2, [r3, #0]
 8010d12:	f04f 30ff 	mov.w	r0, #4294967295
 8010d16:	4770      	bx	lr
 8010d18:	200021cc 	.word	0x200021cc

08010d1c <_read>:
 8010d1c:	4b02      	ldr	r3, [pc, #8]	; (8010d28 <_read+0xc>)
 8010d1e:	2258      	movs	r2, #88	; 0x58
 8010d20:	601a      	str	r2, [r3, #0]
 8010d22:	f04f 30ff 	mov.w	r0, #4294967295
 8010d26:	4770      	bx	lr
 8010d28:	200021cc 	.word	0x200021cc

08010d2c <_write>:
 8010d2c:	4b02      	ldr	r3, [pc, #8]	; (8010d38 <_write+0xc>)
 8010d2e:	2258      	movs	r2, #88	; 0x58
 8010d30:	601a      	str	r2, [r3, #0]
 8010d32:	f04f 30ff 	mov.w	r0, #4294967295
 8010d36:	4770      	bx	lr
 8010d38:	200021cc 	.word	0x200021cc

08010d3c <_exit>:
 8010d3c:	e7fe      	b.n	8010d3c <_exit>
	...

08010d40 <_init>:
 8010d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d42:	bf00      	nop
 8010d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d46:	bc08      	pop	{r3}
 8010d48:	469e      	mov	lr, r3
 8010d4a:	4770      	bx	lr

08010d4c <_fini>:
 8010d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d4e:	bf00      	nop
 8010d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d52:	bc08      	pop	{r3}
 8010d54:	469e      	mov	lr, r3
 8010d56:	4770      	bx	lr
