\hypertarget{group__TIM__Exported__Types}{
\section{TIM\_\-Exported\_\-Types}
\label{group__TIM__Exported__Types}\index{TIM\_\-Exported\_\-Types@{TIM\_\-Exported\_\-Types}}
}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structTIM__TimeBaseInitTypeDef}{TIM\_\-TimeBaseInitTypeDef}
\begin{DoxyCompactList}\small\item\em TIM Time Base Init structure definition. \item\end{DoxyCompactList}\item 
struct \hyperlink{structTIM__OCInitTypeDef}{TIM\_\-OCInitTypeDef}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Init structure definition. \item\end{DoxyCompactList}\item 
struct \hyperlink{structTIM__ICInitTypeDef}{TIM\_\-ICInitTypeDef}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Init structure definition. \item\end{DoxyCompactList}\item 
struct \hyperlink{structTIM__BDTRInitTypeDef}{TIM\_\-BDTRInitTypeDef}
\begin{DoxyCompactList}\small\item\em BDTR structure definition. \item\end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__TIM__Exported__constants}{TIM\_\-Exported\_\-constants}
\item 
\hyperlink{group__TIM__Output__Compare__and__PWM__modes}{TIM\_\-Output\_\-Compare\_\-and\_\-PWM\_\-modes}
\item 
\hyperlink{group__TIM__One__Pulse__Mode}{TIM\_\-One\_\-Pulse\_\-Mode}
\item 
\hyperlink{group__TIM__Channel}{TIM\_\-Channel}
\item 
\hyperlink{group__TIM__Clock__Division__CKD}{TIM\_\-Clock\_\-Division\_\-CKD}
\item 
\hyperlink{group__TIM__Counter__Mode}{TIM\_\-Counter\_\-Mode}
\item 
\hyperlink{group__TIM__Output__Compare__Polarity}{TIM\_\-Output\_\-Compare\_\-Polarity}
\item 
\hyperlink{group__TIM__Output__Compare__N__Polarity}{TIM\_\-Output\_\-Compare\_\-N\_\-Polarity}
\item 
\hyperlink{group__TIM__Output__Compare__state}{TIM\_\-Output\_\-Compare\_\-state}
\item 
\hyperlink{group__TIM__Output__Compare__N__state}{TIM\_\-Output\_\-Compare\_\-N\_\-state}
\item 
\hyperlink{group__TIM__Capture__Compare__state}{TIM\_\-Capture\_\-Compare\_\-state}
\item 
\hyperlink{group__TIM__Capture__Compare__N__state}{TIM\_\-Capture\_\-Compare\_\-N\_\-state}
\item 
\hyperlink{group__Break__Input__enable__disable}{Break\_\-Input\_\-enable\_\-disable}
\item 
\hyperlink{group__Break__Polarity}{Break\_\-Polarity}
\item 
\hyperlink{group__TIM__AOE__Bit__Set__Reset}{TIM\_\-AOE\_\-Bit\_\-Set\_\-Reset}
\item 
\hyperlink{group__Lock__level}{Lock\_\-level}
\item 
\hyperlink{group__OSSI__Off__State__Selection__for__Idle__mode__state}{OSSI\_\-Off\_\-State\_\-Selection\_\-for\_\-Idle\_\-mode\_\-state}
\item 
\hyperlink{group__OSSR__Off__State__Selection__for__Run__mode__state}{OSSR\_\-Off\_\-State\_\-Selection\_\-for\_\-Run\_\-mode\_\-state}
\item 
\hyperlink{group__TIM__Output__Compare__Idle__State}{TIM\_\-Output\_\-Compare\_\-Idle\_\-State}
\item 
\hyperlink{group__TIM__Output__Compare__N__Idle__State}{TIM\_\-Output\_\-Compare\_\-N\_\-Idle\_\-State}
\item 
\hyperlink{group__TIM__Input__Capture__Polarity}{TIM\_\-Input\_\-Capture\_\-Polarity}
\item 
\hyperlink{group__TIM__Input__Capture__Selection}{TIM\_\-Input\_\-Capture\_\-Selection}
\item 
\hyperlink{group__TIM__Input__Capture__Prescaler}{TIM\_\-Input\_\-Capture\_\-Prescaler}
\item 
\hyperlink{group__TIM__interrupt__sources}{TIM\_\-interrupt\_\-sources}
\item 
\hyperlink{group__TIM__DMA__Base__address}{TIM\_\-DMA\_\-Base\_\-address}
\item 
\hyperlink{group__TIM__DMA__Burst__Length}{TIM\_\-DMA\_\-Burst\_\-Length}
\item 
\hyperlink{group__TIM__DMA__sources}{TIM\_\-DMA\_\-sources}
\item 
\hyperlink{group__TIM__External__Trigger__Prescaler}{TIM\_\-External\_\-Trigger\_\-Prescaler}
\item 
\hyperlink{group__TIM__Internal__Trigger__Selection}{TIM\_\-Internal\_\-Trigger\_\-Selection}
\item 
\hyperlink{group__TIM__TIx__External__Clock__Source}{TIM\_\-TIx\_\-External\_\-Clock\_\-Source}
\item 
\hyperlink{group__TIM__External__Trigger__Polarity}{TIM\_\-External\_\-Trigger\_\-Polarity}
\item 
\hyperlink{group__TIM__Prescaler__Reload__Mode}{TIM\_\-Prescaler\_\-Reload\_\-Mode}
\item 
\hyperlink{group__TIM__Forced__Action}{TIM\_\-Forced\_\-Action}
\item 
\hyperlink{group__TIM__Encoder__Mode}{TIM\_\-Encoder\_\-Mode}
\item 
\hyperlink{group__TIM__Event__Source}{TIM\_\-Event\_\-Source}
\item 
\hyperlink{group__TIM__Update__Source}{TIM\_\-Update\_\-Source}
\item 
\hyperlink{group__TIM__Output__Compare__Preload__State}{TIM\_\-Output\_\-Compare\_\-Preload\_\-State}
\item 
\hyperlink{group__TIM__Output__Compare__Fast__State}{TIM\_\-Output\_\-Compare\_\-Fast\_\-State}
\item 
\hyperlink{group__TIM__Output__Compare__Clear__State}{TIM\_\-Output\_\-Compare\_\-Clear\_\-State}
\item 
\hyperlink{group__TIM__Trigger__Output__Source}{TIM\_\-Trigger\_\-Output\_\-Source}
\item 
\hyperlink{group__TIM__Slave__Mode}{TIM\_\-Slave\_\-Mode}
\item 
\hyperlink{group__TIM__Master__Slave__Mode}{TIM\_\-Master\_\-Slave\_\-Mode}
\item 
\hyperlink{group__TIM__Flags}{TIM\_\-Flags}
\item 
\hyperlink{group__TIM__Input__Capture__Filer__Value}{TIM\_\-Input\_\-Capture\_\-Filer\_\-Value}
\item 
\hyperlink{group__TIM__External__Trigger__Filter}{TIM\_\-External\_\-Trigger\_\-Filter}
\item 
\hyperlink{group__TIM__Legacy}{TIM\_\-Legacy}
\end{DoxyCompactItemize}
