0.7
2020.2
May  7 2023
15:24:31
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sim_1/imports/SPI-Controller/tb_spi_camera_controller.v,1745528941,verilog,,,,tb_spi_camera_controller,,,../../../../spi-controller-cmod-a7.gen/sources_1/bd/design_1/ipshared/30ef,,,,,
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sources_1/new/spi_camera_test_wr.v,1745528447,verilog,,D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sim_1/imports/SPI-Controller/tb_spi_camera_controller.v,,spi_camera_test_wr,,,../../../../spi-controller-cmod-a7.gen/sources_1/bd/design_1/ipshared/30ef,,,,,
D:/GitHub/753-FPGA/spi-controller-cmod-a7/spi-controller-cmod-a7.srcs/sources_1/new/spi_master.vhd,1745497678,vhdl,,,,spi_master,,,,,,,,
