digraph "CFG for '_Z16uplo_scale_shiftiiiPKfiiffffPfii' function" {
	label="CFG for '_Z16uplo_scale_shiftiiiPKfiiffffPfii' function";

	Node0x62fcb50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%13:\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %16 = getelementptr i8, i8 addrspace(4)* %15, i64 4\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 4, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %14, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %22 = add i32 %20, %21\l  %23 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %24 = getelementptr i8, i8 addrspace(4)* %15, i64 6\l  %25 = bitcast i8 addrspace(4)* %24 to i16 addrspace(4)*\l  %26 = load i16, i16 addrspace(4)* %25, align 2, !range !4, !invariant.load !5\l  %27 = zext i16 %26 to i32\l  %28 = mul i32 %23, %27\l  %29 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %30 = add i32 %28, %29\l  %31 = icmp slt i32 %22, %0\l  %32 = icmp slt i32 %30, %0\l  %33 = select i1 %31, i1 %32, i1 false\l  br i1 %33, label %34, label %55\l|{<s0>T|<s1>F}}"];
	Node0x62fcb50:s0 -> Node0x6301300;
	Node0x62fcb50:s1 -> Node0x6301390;
	Node0x6301300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%34:\l34:                                               \l  %35 = icmp eq i32 %1, 132\l  %36 = mul nsw i32 %22, %2\l  %37 = mul nsw i32 %30, %2\l  %38 = icmp sgt i32 %36, %37\l  %39 = icmp sge i32 %36, %37\l  %40 = select i1 %35, i1 %38, i1 %39\l  br i1 %40, label %41, label %55\l|{<s0>T|<s1>F}}"];
	Node0x6301300:s0 -> Node0x6301850;
	Node0x6301300:s1 -> Node0x6301390;
	Node0x6301850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%41:\l41:                                               \l  %42 = add nsw i32 %22, %4\l  %43 = mul nsw i32 %30, %5\l  %44 = add nsw i32 %42, %43\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %3, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %48 = fmul contract float %47, %6\l  %49 = fadd contract float %48, %7\l  %50 = add nsw i32 %22, %11\l  %51 = mul nsw i32 %30, %12\l  %52 = add nsw i32 %50, %51\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %10, i64 %53\l  store float %49, float addrspace(1)* %54, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x6301850 -> Node0x6301390;
	Node0x6301390 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
