// Seed: 2017848503
module module_0;
  if (id_1 ^ 1) begin : LABEL_0
    wire id_2;
  end else assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1
    , id_18,
    output tri id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7,
    output wire id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    output supply0 id_15,
    output tri1 id_16
);
  module_0 modCall_1 ();
  tri0 id_19 = id_18;
  assign id_18 = 1;
endmodule
