Analysis & Synthesis report for SystemFPGA
Tue Mar 16 20:29:18 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionState
 12. State Machine - |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.ctrlState
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (No Restructuring Performed)
 20. Source assignments for riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qa2:auto_generated
 21. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_demux:cmd_demux
 22. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux
 23. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 24. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 25. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:cmd_demux
 26. Source assignments for riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:rsp_demux
 27. Source assignments for riscv_system:u0|altera_reset_controller:rst_controller
 28. Source assignments for riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0
 31. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 32. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator
 33. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
 34. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator
 35. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator
 36. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent
 37. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
 38. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 39. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 40. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent
 41. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent
 44. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router|riscv_system_mm_interconnect_0_router_default_decode:the_default_decode
 47. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_002|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_003|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 51. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 52. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 53. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 54. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 55. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator
 56. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 57. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent
 58. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 59. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 60. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 61. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router|riscv_system_mm_interconnect_1_router_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001|riscv_system_mm_interconnect_1_router_001_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 64. Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller
 65. Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Parameter Settings for Inferred Entity Instance: riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0
 68. Parameter Settings for Inferred Entity Instance: riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_1
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 71. Port Connectivity Checks: "riscv_system:u0|altera_reset_controller:rst_controller"
 72. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001|riscv_system_mm_interconnect_1_router_001_default_decode:the_default_decode"
 73. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router|riscv_system_mm_interconnect_1_router_default_decode:the_default_decode"
 74. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 75. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 76. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent"
 77. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
 78. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator"
 79. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 80. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
 81. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router|riscv_system_mm_interconnect_0_router_default_decode:the_default_decode"
 82. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo"
 83. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent"
 84. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
 85. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent"
 86. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
 87. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
 88. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent"
 89. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator"
 90. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator"
 91. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
 92. Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator"
 93. Port Connectivity Checks: "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 16 20:29:18 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; SystemFPGA                                  ;
; Top-level Entity Name           ; SystemFPGA                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1566                                        ;
; Total pins                      ; 22                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 262,144                                     ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SystemFPGA         ; SystemFPGA         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                          ; Library      ;
+----------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; ../../../grpPackages/pkgGlobal/src/Global-p.vhd                                                          ; yes             ; User VHDL File                                        ; X:/src/grpPackages/pkgGlobal/src/Global-p.vhd                                                                                         ; work         ;
; ../../../grpPackages/pkgRISCV/src/RISCV-p.vhd                                                            ; yes             ; User VHDL File                                        ; X:/src/grpPackages/pkgRISCV/src/RISCV-p.vhd                                                                                           ; work         ;
; ../riscv_system/synthesis/riscv_system.vhd                                                               ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd                                                               ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_controller.v                                           ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_synchronizer.v                                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v                                    ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.v                  ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_rsp_mux.sv                           ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_mux.sv                           ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_demux.sv                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv                        ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv                            ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_master_agent.sv                                       ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; riscv_system ;
; ../riscv_system/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_master_translator.sv                                  ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v                                    ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv                           ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_demux.sv                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_mux.sv                           ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_demux.sv                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv                        ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv                            ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_switches.v                                             ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_switches.v                                             ; riscv_system ;
; ../riscv_system/synthesis/submodules/Global-p.vhd                                                        ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Global-p.vhd                                                        ; riscv_system ;
; ../riscv_system/synthesis/submodules/RISCV-p.vhd                                                         ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/RISCV-p.vhd                                                         ; riscv_system ;
; ../riscv_system/synthesis/submodules/Core-Rtl-a.vhd                                                      ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Core-Rtl-a.vhd                                                      ; riscv_system ;
; ../riscv_system/synthesis/submodules/Core-e.vhd                                                          ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Core-e.vhd                                                          ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v                                     ; riscv_system ;
; ../riscv_system/synthesis/submodules/riscv_system_leds.v                                                 ; yes             ; User Verilog HDL File                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_leds.v                                                 ; riscv_system ;
; ../src/SystemFPGA-e.vhd                                                                                  ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd                                                                                  ; work         ;
; ../src/SystemFPGA-Rtl-a.vhd                                                                              ; yes             ; User VHDL File                                        ; X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-Rtl-a.vhd                                                                              ; work         ;
; altsyncram.tdf                                                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;              ;
; stratix_ram_block.inc                                                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;              ;
; lpm_mux.inc                                                                                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;              ;
; lpm_decode.inc                                                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;              ;
; aglobal181.inc                                                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                 ;              ;
; a_rdenreg.inc                                                                                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;              ;
; altrom.inc                                                                                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                     ;              ;
; altram.inc                                                                                               ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                     ;              ;
; altdpram.inc                                                                                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;              ;
; db/altsyncram_1qa2.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                           ; X:/src/grpSystem/unitSystemFPGA/synlayResults/db/altsyncram_1qa2.tdf                                                                  ;              ;
; X:/test/c/checkSystem2.hex                                                                               ; yes             ; Auto-Found Memory Initialization File                 ; X:/test/c/checkSystem2.hex                                                                                                            ;              ;
; altdpram.tdf                                                                                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                   ;              ;
; memmodes.inc                                                                                             ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                 ;              ;
; a_hdffe.inc                                                                                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                    ;              ;
; alt_le_rden_reg.inc                                                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                            ;              ;
; altsyncram.inc                                                                                           ; yes             ; Megafunction                                          ; d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                 ;              ;
; db/dpram_q0t1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; X:/src/grpSystem/unitSystemFPGA/synlayResults/db/dpram_q0t1.tdf                                                                       ;              ;
; db/systemfpga.ram0_core_250623.hdl.mif                                                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; X:/src/grpSystem/unitSystemFPGA/synlayResults/db/systemfpga.ram0_core_250623.hdl.mif                                                  ;              ;
; db/decode_7la.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                           ; X:/src/grpSystem/unitSystemFPGA/synlayResults/db/decode_7la.tdf                                                                       ;              ;
; db/mux_4hb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                           ; X:/src/grpSystem/unitSystemFPGA/synlayResults/db/mux_4hb.tdf                                                                          ;              ;
+----------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3500           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4695           ;
;     -- 7 input functions                    ; 55             ;
;     -- 6 input functions                    ; 2174           ;
;     -- 5 input functions                    ; 429            ;
;     -- 4 input functions                    ; 339            ;
;     -- <=3 input functions                  ; 1698           ;
; Memory ALUT usage                           ; 64             ;
;     -- 64-address deep                      ; 0              ;
;     -- 32-address deep                      ; 64             ;
;                                             ;                ;
; Dedicated logic registers                   ; 1566           ;
;                                             ;                ;
; I/O pins                                    ; 22             ;
; Total MLAB memory bits                      ; 2048           ;
; Total block memory bits                     ; 262144         ;
;                                             ;                ;
; Total DSP Blocks                            ; 3              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1662           ;
; Total fan-out                               ; 28642          ;
; Average fan-out                             ; 4.47           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Entity Name                            ; Library Name ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |SystemFPGA                                                              ; 4695 (1)            ; 1566 (8)                  ; 262144            ; 3          ; 22   ; 0            ; |SystemFPGA                                                                                                                                ; SystemFPGA                             ; work         ;
;    |riscv_system:u0|                                                     ; 4694 (0)            ; 1558 (0)                  ; 262144            ; 3          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0                                                                                                                ; riscv_system                           ; riscv_system ;
;       |Core:rv32ui_fsmd_0|                                               ; 4604 (4604)         ; 1493 (1429)               ; 0                 ; 3          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0                                                                                             ; Core                                   ; riscv_system ;
;          |altdpram:RAM_rtl_0|                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0                                                                          ; altdpram                               ; work         ;
;             |dpram_q0t1:auto_generated|                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0|dpram_q0t1:auto_generated                                                ; dpram_q0t1                             ; work         ;
;          |altdpram:RAM_rtl_1|                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_1                                                                          ; altdpram                               ; work         ;
;             |dpram_q0t1:auto_generated|                                  ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_1|dpram_q0t1:auto_generated                                                ; dpram_q0t1                             ; work         ;
;       |altera_reset_controller:rst_controller|                           ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|altera_reset_controller:rst_controller                                                                         ; altera_reset_controller                ; riscv_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                          ; altera_reset_synchronizer              ; riscv_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                    ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                              ; altera_reset_synchronizer              ; riscv_system ;
;       |riscv_system_leds:leds|                                           ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_leds:leds                                                                                         ; riscv_system_leds                      ; riscv_system ;
;       |riscv_system_mm_interconnect_0:mm_interconnect_0|                 ; 65 (0)              ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0                                                               ; riscv_system_mm_interconnect_0         ; riscv_system ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                  ; altera_avalon_sc_fifo                  ; riscv_system ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|      ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo      ; altera_avalon_sc_fifo                  ; riscv_system ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo              ; altera_avalon_sc_fifo                  ; riscv_system ;
;          |altera_merlin_master_agent:rv32ui_fsmd_0_data_agent|           ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent           ; altera_merlin_master_agent             ; riscv_system ;
;          |altera_merlin_master_translator:rv32ui_fsmd_0_data_translator| ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator ; altera_merlin_master_translator        ; riscv_system ;
;          |altera_merlin_slave_agent:leds_s1_agent|                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                       ; altera_merlin_slave_agent              ; riscv_system ;
;          |altera_merlin_slave_translator:leds_s1_translator|             ; 7 (7)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator             ; altera_merlin_slave_translator         ; riscv_system ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator| ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ; altera_merlin_slave_translator         ; riscv_system ;
;          |altera_merlin_slave_translator:switches_s1_translator|         ; 5 (5)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator         ; altera_merlin_slave_translator         ; riscv_system ;
;          |riscv_system_mm_interconnect_0_router:router|                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router                  ; riscv_system_mm_interconnect_0_router  ; riscv_system ;
;          |riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|                ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux                ; riscv_system_mm_interconnect_0_rsp_mux ; riscv_system ;
;       |riscv_system_onchip_memory2_0:onchip_memory2_0|                   ; 1 (1)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0                                                                 ; riscv_system_onchip_memory2_0          ; riscv_system ;
;          |altsyncram:the_altsyncram|                                     ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                       ; altsyncram                             ; work         ;
;             |altsyncram_1qa2:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qa2:auto_generated        ; altsyncram_1qa2                        ; work         ;
;       |riscv_system_switches:switches|                                   ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemFPGA|riscv_system:u0|riscv_system_switches:switches                                                                                 ; riscv_system_switches                  ; riscv_system ;
+--------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; Name                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                    ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+
; riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0|dpram_q0t1:auto_generated|ALTDPRAM_INSTANCE                                  ; MLAB ; Simple Dual Port ; 68           ; 32           ; 68           ; 32           ; 2176   ; db/SystemFPGA.ram0_Core_250623.hdl.mif ;
; riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_1|dpram_q0t1:auto_generated|ALTDPRAM_INSTANCE                                  ; MLAB ; Simple Dual Port ; 68           ; 32           ; 68           ; 32           ; 2176   ; db/SystemFPGA.ram0_Core_250623.hdl.mif ;
; riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qa2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; X:/test/c/checkSystem2.hex             ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 3           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                      ; IP Include File                                   ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0                                                                                                                                                                                                          ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_leds:leds                                                                                                                                                                                   ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                         ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                  ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                  ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                          ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                 ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                            ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                       ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent                                                                                                     ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router                                                                                                            ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001                                                                                                    ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_002                                                                                                    ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_003                                                                                                    ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                  ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                  ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                          ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent                                                                                                     ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator                                                                                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                             ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                        ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                   ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                         ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                          ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                     ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router                                                                                                            ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001                                                                                                    ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                      ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                          ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent                                                                                              ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator                                                                                    ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                   ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |SystemFPGA|riscv_system:u0|riscv_system_switches:switches                                                                                                                                                                           ; X:/src/grpSystem/unitSystemFPGA/riscv_system.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionState                           ;
+----------------------------+----------------------------+----------------------+-------------------------+
; Name                       ; R.divisionState.correctRes ; R.divisionState.calc ; R.divisionState.prepare ;
+----------------------------+----------------------------+----------------------+-------------------------+
; R.divisionState.prepare    ; 0                          ; 0                    ; 0                       ;
; R.divisionState.calc       ; 0                          ; 1                    ; 1                       ;
; R.divisionState.correctRes ; 1                          ; 0                    ; 1                       ;
+----------------------------+----------------------------+----------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.ctrlState                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------+------------------+------------------------+--------------------------+----------------------------+---------------------------+-----------------------------+-------------------+----------------------------+----------------------+---------------------------+---------------------------+-------------------------------------+---------------------+-------------------+-----------------------+
; Name                                ; R.ctrlState.Trap ; R.ctrlState.WaitDivide ; R.ctrlState.CalculateSys ; R.ctrlState.CalculateALUOp ; R.ctrlState.PerformBranch ; R.ctrlState.CalculateBranch ; R.ctrlState.Wait0 ; R.ctrlState.CalculateStore ; R.ctrlState.WaitLoad ; R.ctrlState.CalculateLoad ; R.ctrlState.CalculateJump ; R.ctrlState.CalculateUpperimmediate ; R.ctrlState.ReadReg ; R.ctrlState.Fetch ; R.ctrlState.InitState ;
+-------------------------------------+------------------+------------------------+--------------------------+----------------------------+---------------------------+-----------------------------+-------------------+----------------------------+----------------------+---------------------------+---------------------------+-------------------------------------+---------------------+-------------------+-----------------------+
; R.ctrlState.InitState               ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 0                     ;
; R.ctrlState.Fetch                   ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 1                 ; 1                     ;
; R.ctrlState.ReadReg                 ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 1                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateUpperimmediate ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 1                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateJump           ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 1                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateLoad           ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 1                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.WaitLoad                ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 1                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateStore          ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 1                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.Wait0                   ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 1                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateBranch         ; 0                ; 0                      ; 0                        ; 0                          ; 0                         ; 1                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.PerformBranch           ; 0                ; 0                      ; 0                        ; 0                          ; 1                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateALUOp          ; 0                ; 0                      ; 0                        ; 1                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.CalculateSys            ; 0                ; 0                      ; 1                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.WaitDivide              ; 0                ; 1                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
; R.ctrlState.Trap                    ; 1                ; 0                      ; 0                        ; 0                          ; 0                         ; 0                           ; 0                 ; 0                          ; 0                    ; 0                         ; 0                         ; 0                                   ; 0                   ; 0                 ; 1                     ;
+-------------------------------------+------------------+------------------------+--------------------------+----------------------------+---------------------------+-----------------------------+-------------------+----------------------------+----------------------+---------------------------+---------------------------+-------------------------------------+---------------------+-------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                     ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[8..31]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[8..31]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][88]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][88]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8..31]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0,1]                                                                ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent|hold_waitrequest                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                              ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator|read_accepted                                                    ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][75]                                                                ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][75]                                                                ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][74]                                                                           ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][68]                                                                           ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                                                                        ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][68]                                                                               ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][74]                                                                               ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                            ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][74]                                                                               ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                            ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                               ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                            ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][74]                                                                           ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][75]                                                                           ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                        ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]         ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ; Merged with riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][76]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]         ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]             ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][76]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionS[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][104]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][104]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][104]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionState.correctRes                                                                                                                                          ; Lost fanout                                                                                                                                                                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; Total Number of Removed Registers = 160                                                                                                                                                                ;                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]             ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104],                                                   ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                    ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71],                                                    ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0],                                                   ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                 ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1],                                                   ;
;                                                                                                                                                  ; due to stuck port data_in ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent|hold_waitrequest,                                            ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator|read_accepted                                      ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][88]             ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][88],                                                    ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][88]                     ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][88],                                                            ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy         ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][88]                         ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][88],                                                                ;
;                                                                                                                                                  ;                           ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; riscv_system:u0|riscv_system_switches:switches|readdata[27]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[26]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[25]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[24]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[23]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[22]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[21]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[20]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[19]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[18]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[17]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[16]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[15]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[14]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[13]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[12]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[11]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[10]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[9]                                                                                       ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[9]                                                ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[8]                                                                                       ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[8]                                                ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_switches:switches|readdata[31]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]             ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                     ;
; riscv_system:u0|riscv_system_switches:switches|readdata[30]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][87]             ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][87]                                                     ;
; riscv_system:u0|riscv_system_switches:switches|readdata[29]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][87]                     ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][87]                                                             ;
; riscv_system:u0|riscv_system_switches:switches|readdata[28]                                                                                      ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                               ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][87]                         ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][87]                                                                 ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][75]             ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][68]                                                     ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                     ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][68]                                                             ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                         ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][68]                                                                 ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][76]             ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][76]                                                     ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][76]                     ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][76]                                                             ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                         ; Lost Fanouts              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                 ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][104]                        ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][104]                                                                ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][104]                    ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][104]                                                            ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][104]            ; Stuck at GND              ; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][104]                                                    ;
;                                                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1566  ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 1481  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 241   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                         ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent|hold_waitrequest                     ; 7       ;
; riscv_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                ; 1       ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override             ; 3       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                             ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                             ; 4       ;
; riscv_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                ; 2       ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override         ; 2       ;
; riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|waitrequest_reset_override ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                             ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                             ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                 ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; 1       ;
; riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; 1       ;
; Total number of inverted registers = 14                                                                                                                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                    ;
+-----------------------------------------------------------+----------------------------------------------+------+
; Register Name                                             ; Megafunction                                 ; Type ;
+-----------------------------------------------------------+----------------------------------------------+------+
; riscv_system:u0|Core:rv32ui_fsmd_0|RAMCtrl.rs1Data[0..31] ; riscv_system:u0|Core:rv32ui_fsmd_0|RAM_rtl_0 ; RAM  ;
; riscv_system:u0|Core:rv32ui_fsmd_0|RAMCtrl.rs2Data[0..31] ; riscv_system:u0|Core:rv32ui_fsmd_0|RAM_rtl_1 ; RAM  ;
+-----------------------------------------------------------+----------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SystemFPGA|riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0] ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionQ[22]                                                                                             ;
; 5:1                ; 25 bits   ; 75 LEs        ; 0 LEs                ; 75 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionCount[18]                                                                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionCount[5]                                                                                          ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[32][12]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[33][22]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[34][13]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[35][31]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[28][27]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[29][23]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[30][20]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[31][15]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[24][15]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[25][26]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[26][16]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[27][19]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[20][22]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[21][8]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[22][12]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[23][5]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[16][17]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[17][5]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[18][30]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[19][30]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[12][0]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[13][11]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[14][23]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[15][12]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[8][28]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[9][4]                                                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[10][20]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[11][18]                                                                                            ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[4][12]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[5][3]                                                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[6][20]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[7][15]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[0][0]                                                                                              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[1][19]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[2][14]                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.csrReg[3][4]                                                                                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionS[38]                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|R.divisionS[20]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|ShiftLeft0                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|ShiftLeft0                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|ShiftRight0                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|ShiftLeft0                                                                                                  ;
; 4:1                ; 52 bits   ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|ShiftLeft0                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux99                                                                                                       ;
; 8:1                ; 30 bits   ; 150 LEs       ; 120 LEs              ; 30 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux90                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|\Comb:vDivider.dividend[32]                                                                                 ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|vDivider                                                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector180                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux1443                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector190                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector155                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux1428                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux1419                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux1414                                                                                                     ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux1436                                                                                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|NxRAMCtrl.regfileWrData[12]                                                                                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|NxRAMCtrl.regfileWrData[26]                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector226                                                                                                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|NxR.ctrlState.CalculateUpperimmediate                                                                       ;
; 128:1              ; 8 bits    ; 680 LEs       ; 64 LEs               ; 616 LEs                ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux13                                                                                                       ;
; 37:1               ; 32 bits   ; 768 LEs       ; 768 LEs              ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|\Comb:vCSR.readData[27]                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector240                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector232                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector242                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector236                                                                                                 ;
; 15:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|NxRAMCtrl.regfileWrData[5]                                                                                  ;
; 132:1              ; 6 bits    ; 528 LEs       ; 90 LEs               ; 438 LEs                ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux127                                                                                                      ;
; 132:1              ; 4 bits    ; 352 LEs       ; 72 LEs               ; 280 LEs                ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux131                                                                                                      ;
; 132:1              ; 11 bits   ; 968 LEs       ; 209 LEs              ; 759 LEs                ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux105                                                                                                      ;
; 132:1              ; 8 bits    ; 704 LEs       ; 160 LEs              ; 544 LEs                ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Mux120                                                                                                      ;
; 21:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector269                                                                                                 ;
; 21:1               ; 12 bits   ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector260                                                                                                 ;
; 24:1               ; 3 bits    ; 48 LEs        ; 42 LEs               ; 6 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector278                                                                                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |SystemFPGA|riscv_system:u0|Core:rv32ui_fsmd_0|Selector249                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qa2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------+---------------------------------------------------------------+
; Parameter Name ; Value                      ; Type                                                          ;
+----------------+----------------------------+---------------------------------------------------------------+
; INIT_FILE      ; X:/test/c/checkSystem2.hex ; String                                                        ;
+----------------+----------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                                ;
+------------------------------------+----------------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 32                         ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 13                         ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 8192                       ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                             ;
; WIDTH_B                            ; 32                         ; Signed Integer                                                      ;
; WIDTHAD_B                          ; 13                         ; Signed Integer                                                      ;
; NUMWORDS_B                         ; 8192                       ; Signed Integer                                                      ;
; INDATA_REG_B                       ; CLOCK0                     ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                     ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                     ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK0                     ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 4                          ; Signed Integer                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                   ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                             ;
; INIT_FILE                          ; X:/test/c/checkSystem2.hex ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 8192                       ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_1qa2            ; Untyped                                                             ;
+------------------------------------+----------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router|riscv_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_002|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_003|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router|riscv_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001|riscv_system_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0 ;
+-------------------------------------+----------------------------------------+-------------------------+
; Parameter Name                      ; Value                                  ; Type                    ;
+-------------------------------------+----------------------------------------+-------------------------+
; WIDTH_BYTEENA_A                     ; 1                                      ; Untyped                 ;
; WIDTH_BYTEENA_B                     ; 1                                      ; Untyped                 ;
; WIDTH_ECCSTATUS                     ; 3                                      ; Untyped                 ;
; WIDTH                               ; 32                                     ; Untyped                 ;
; WIDTHAD                             ; 7                                      ; Untyped                 ;
; NUMWORDS                            ; 68                                     ; Untyped                 ;
; FILE                                ; UNUSED                                 ; Untyped                 ;
; LPM_FILE                            ; db/SystemFPGA.ram0_Core_250623.hdl.mif ; Untyped                 ;
; INDATA_REG                          ; INCLOCK                                ; Untyped                 ;
; INDATA_ACLR                         ; OFF                                    ; Untyped                 ;
; WRADDRESS_REG                       ; INCLOCK                                ; Untyped                 ;
; WRADDRESS_ACLR                      ; OFF                                    ; Untyped                 ;
; WRCONTROL_REG                       ; INCLOCK                                ; Untyped                 ;
; WRCONTROL_ACLR                      ; OFF                                    ; Untyped                 ;
; RDADDRESS_REG                       ; UNREGISTERED                           ; Untyped                 ;
; RDADDRESS_ACLR                      ; OFF                                    ; Untyped                 ;
; RDCONTROL_REG                       ; UNREGISTERED                           ; Untyped                 ;
; RDCONTROL_ACLR                      ; OFF                                    ; Untyped                 ;
; OUTDATA_REG                         ; OUTCLOCK                               ; Untyped                 ;
; OUTDATA_ACLR                        ; OFF                                    ; Untyped                 ;
; OUTDATA_SCLR                        ; ON                                     ; Untyped                 ;
; USE_EAB                             ; ON                                     ; Untyped                 ;
; MAXIMUM_DEPTH                       ; 2048                                   ; Untyped                 ;
; DEVICE_FAMILY                       ; Cyclone V                              ; Untyped                 ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF                                    ; Untyped                 ;
; INTENDED_DEVICE_FAMILY              ; Stratix                                ; Untyped                 ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF                                    ; Untyped                 ;
; RAM_BLOCK_TYPE                      ; LUTRAM                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE                              ; Untyped                 ;
; BYTE_SIZE                           ; 8                                      ; Untyped                 ;
; WIDTH_BYTEENA                       ; 1                                      ; Untyped                 ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF                                    ; Untyped                 ;
; CBXI_PARAMETER                      ; dpram_q0t1                             ; Untyped                 ;
; AUTO_CARRY_CHAINS                   ; ON                                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                ; OFF                                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                 ; ON                                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS              ; OFF                                    ; IGNORE_CASCADE          ;
+-------------------------------------+----------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_1 ;
+-------------------------------------+----------------------------------------+-------------------------+
; Parameter Name                      ; Value                                  ; Type                    ;
+-------------------------------------+----------------------------------------+-------------------------+
; WIDTH_BYTEENA_A                     ; 1                                      ; Untyped                 ;
; WIDTH_BYTEENA_B                     ; 1                                      ; Untyped                 ;
; WIDTH_ECCSTATUS                     ; 3                                      ; Untyped                 ;
; WIDTH                               ; 32                                     ; Untyped                 ;
; WIDTHAD                             ; 7                                      ; Untyped                 ;
; NUMWORDS                            ; 68                                     ; Untyped                 ;
; FILE                                ; UNUSED                                 ; Untyped                 ;
; LPM_FILE                            ; db/SystemFPGA.ram0_Core_250623.hdl.mif ; Untyped                 ;
; INDATA_REG                          ; INCLOCK                                ; Untyped                 ;
; INDATA_ACLR                         ; OFF                                    ; Untyped                 ;
; WRADDRESS_REG                       ; INCLOCK                                ; Untyped                 ;
; WRADDRESS_ACLR                      ; OFF                                    ; Untyped                 ;
; WRCONTROL_REG                       ; INCLOCK                                ; Untyped                 ;
; WRCONTROL_ACLR                      ; OFF                                    ; Untyped                 ;
; RDADDRESS_REG                       ; UNREGISTERED                           ; Untyped                 ;
; RDADDRESS_ACLR                      ; OFF                                    ; Untyped                 ;
; RDCONTROL_REG                       ; UNREGISTERED                           ; Untyped                 ;
; RDCONTROL_ACLR                      ; OFF                                    ; Untyped                 ;
; OUTDATA_REG                         ; OUTCLOCK                               ; Untyped                 ;
; OUTDATA_ACLR                        ; OFF                                    ; Untyped                 ;
; OUTDATA_SCLR                        ; ON                                     ; Untyped                 ;
; USE_EAB                             ; ON                                     ; Untyped                 ;
; MAXIMUM_DEPTH                       ; 2048                                   ; Untyped                 ;
; DEVICE_FAMILY                       ; Cyclone V                              ; Untyped                 ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF                                    ; Untyped                 ;
; INTENDED_DEVICE_FAMILY              ; Stratix                                ; Untyped                 ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF                                    ; Untyped                 ;
; RAM_BLOCK_TYPE                      ; LUTRAM                                 ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE                              ; Untyped                 ;
; BYTE_SIZE                           ; 8                                      ; Untyped                 ;
; WIDTH_BYTEENA                       ; 1                                      ; Untyped                 ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF                                    ; Untyped                 ;
; CBXI_PARAMETER                      ; dpram_q0t1                             ; Untyped                 ;
; AUTO_CARRY_CHAINS                   ; ON                                     ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                ; OFF                                    ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                 ; ON                                     ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS              ; OFF                                    ; IGNORE_CASCADE          ;
+-------------------------------------+----------------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                        ;
; Entity Instance                           ; riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 32                                                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001|riscv_system_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router|riscv_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router|riscv_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s2_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1566                        ;
;     CLR               ; 1244                        ;
;     CLR SCLR          ; 4                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 203                         ;
;     ENA CLR SLD       ; 30                          ;
;     plain             ; 77                          ;
; arriav_lcell_comb     ; 4695                        ;
;     arith             ; 237                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 97                          ;
;     extend            ; 55                          ;
;         7 data inputs ; 55                          ;
;     normal            ; 4403                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 1318                        ;
;         4 data inputs ; 339                         ;
;         5 data inputs ; 332                         ;
;         6 data inputs ; 2174                        ;
; arriav_mac            ; 3                           ;
; arriav_mlab_cell      ; 64                          ;
; boundary_port         ; 22                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 16.90                       ;
; Average LUT depth     ; 10.85                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 16 20:28:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SystemFPGA -c SystemFPGA
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /src/grpcore/unitradix2divider/src/radix2divider-rtl-a.vhd
    Info (12022): Found design unit 1: Radix2Divider-Behave_Unsigned File: X:/src/grpCore/unitRadix2Divider/src/Radix2Divider-Rtl-a.vhd Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpcore/unitradix2divider/src/radix2divider-e.vhd
    Info (12023): Found entity 1: Radix2Divider File: X:/src/grpCore/unitRadix2Divider/src/Radix2Divider-e.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /src/grppackages/pkgglobal/src/global-p.vhd
    Info (12022): Found design unit 1: Global File: X:/src/grpPackages/pkgGlobal/src/Global-p.vhd Line: 13
    Info (12022): Found design unit 2: Global-body File: X:/src/grpPackages/pkgGlobal/src/Global-p.vhd Line: 50
Info (12021): Found 2 design units, including 0 entities, in source file /src/grppackages/pkgriscv/src/riscv-p.vhd
    Info (12022): Found design unit 1: RISCV File: X:/src/grpPackages/pkgRISCV/src/RISCV-p.vhd Line: 20
    Info (12022): Found design unit 2: RISCV-body File: X:/src/grpPackages/pkgRISCV/src/RISCV-p.vhd Line: 515
Info (12021): Found 2 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/riscv_system.vhd
    Info (12022): Found design unit 1: riscv_system-rtl File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 18
    Info (12023): Found entity 1: riscv_system File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_avalon_st_adapter File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1_rsp_mux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1_cmd_mux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1_cmd_demux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1_router_001_default_decode File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: riscv_system_mm_interconnect_1_router_001 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_1_router_default_decode File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: riscv_system_mm_interconnect_1_router File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_rsp_mux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_rsp_demux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_cmd_mux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_cmd_demux File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_router_001_default_decode File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: riscv_system_mm_interconnect_0_router_001 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: riscv_system_mm_interconnect_0_router_default_decode File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: riscv_system_mm_interconnect_0_router File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_switches.v
    Info (12023): Found entity 1: riscv_system_switches File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_switches.v Line: 21
Info (12021): Found 2 design units, including 0 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/global-p.vhd
    Info (12022): Found design unit 1: Global (riscv_system) File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Global-p.vhd Line: 13
    Info (12022): Found design unit 2: Global-body File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Global-p.vhd Line: 50
Info (12021): Found 2 design units, including 0 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv-p.vhd
    Info (12022): Found design unit 1: RISCV (riscv_system) File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/RISCV-p.vhd Line: 20
    Info (12022): Found design unit 2: RISCV-body File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/RISCV-p.vhd Line: 515
Info (12021): Found 1 design units, including 0 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/core-rtl-a.vhd
    Info (12022): Found design unit 1: Core-rtl File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Core-Rtl-a.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/core-e.vhd
    Info (12023): Found entity 1: Core File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Core-e.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v
    Info (12023): Found entity 1: riscv_system_onchip_memory2_0 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/riscv_system/synthesis/submodules/riscv_system_leds.v
    Info (12023): Found entity 1: riscv_system_leds File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /src/grpsystem/unitsystemfpga/src/systemfpga-e.vhd
    Info (12023): Found entity 1: SystemFPGA File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 21
Info (12021): Found 1 design units, including 0 entities, in source file /src/grpsystem/unitsystemfpga/src/systemfpga-rtl-a.vhd
    Info (12022): Found design unit 1: SystemFPGA-rtl File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-Rtl-a.vhd Line: 13
Info (12127): Elaborating entity "SystemFPGA" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at SystemFPGA-e.vhd(26) File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 26
Info (12128): Elaborating entity "riscv_system" for hierarchy "riscv_system:u0" File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-Rtl-a.vhd Line: 56
Info (12128): Elaborating entity "riscv_system_leds" for hierarchy "riscv_system:u0|riscv_system_leds:leds" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 235
Info (12128): Elaborating entity "riscv_system_onchip_memory2_0" for hierarchy "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v Line: 97
Info (12130): Elaborated megafunction instantiation "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v Line: 97
Info (12133): Instantiated megafunction "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "X:/test/c/checkSystem2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1qa2.tdf
    Info (12023): Found entity 1: altsyncram_1qa2 File: X:/src/grpSystem/unitSystemFPGA/synlayResults/db/altsyncram_1qa2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1qa2" for hierarchy "riscv_system:u0|riscv_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_1qa2:auto_generated" File: d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (54) in the Memory Initialization File "X:/test/c/checkSystem2.hex" -- setting initial value for remaining addresses to 0 File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_onchip_memory2_0.v Line: 97
Info (12128): Elaborating entity "Core" for hierarchy "riscv_system:u0|Core:rv32ui_fsmd_0" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 269
Warning (10036): Verilog HDL or VHDL warning at Core-Rtl-a.vhd(25): object "csr" assigned a value but never read File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/Core-Rtl-a.vhd Line: 25
Info (12128): Elaborating entity "riscv_system_switches" for hierarchy "riscv_system:u0|riscv_system_switches:switches" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 286
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 295
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32ui_fsmd_0_data_translator" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 293
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 357
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32ui_fsmd_0_data_agent" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 566
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 650
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 691
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_router" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 957
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_router_default_decode" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router:router|riscv_system_mm_interconnect_0_router_default_decode:the_default_decode" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_router_001" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 973
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_router_001_default_decode" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_router_001:router_001|riscv_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_cmd_demux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_demux:cmd_demux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 1034
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_cmd_mux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_cmd_mux:cmd_mux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 1051
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_rsp_demux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_demux:rsp_demux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 1102
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_rsp_mux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 1165
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0.v Line: 1194
Info (12128): Elaborating entity "riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_0:mm_interconnect_0|riscv_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|riscv_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 322
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:rv32ui_fsmd_0_instruction_translator" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 169
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:rv32ui_fsmd_0_instruction_agent" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 314
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 398
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_router" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 455
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_router_default_decode" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router:router|riscv_system_mm_interconnect_1_router_default_decode:the_default_decode" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_router_001" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 471
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_router_001_default_decode" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_router_001:router_001|riscv_system_mm_interconnect_1_router_001_default_decode:the_default_decode" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_cmd_demux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_demux:cmd_demux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 488
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_cmd_mux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_cmd_mux:cmd_mux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 505
Info (12128): Elaborating entity "riscv_system_mm_interconnect_1_rsp_mux" for hierarchy "riscv_system:u0|riscv_system_mm_interconnect_1:mm_interconnect_1|riscv_system_mm_interconnect_1_rsp_mux:rsp_mux" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/riscv_system_mm_interconnect_1.v Line: 539
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "riscv_system:u0|altera_reset_controller:rst_controller" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/riscv_system.vhd Line: 339
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "riscv_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: X:/src/grpSystem/unitSystemFPGA/riscv_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (19000): Inferred 2 megafunctions from design logic
    Info (276038): Inferred altdpram megafunction from the following logic: "riscv_system:u0|Core:rv32ui_fsmd_0|RAM_rtl_0" 
        Info (286033): Parameter WIDTH set to 32
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 68
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to db/SystemFPGA.ram0_Core_250623.hdl.mif
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276038): Inferred altdpram megafunction from the following logic: "riscv_system:u0|Core:rv32ui_fsmd_0|RAM_rtl_1" 
        Info (286033): Parameter WIDTH set to 32
        Info (286033): Parameter WIDTHAD set to 7
        Info (286033): Parameter NUMWORDS set to 68
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to db/SystemFPGA.ram0_Core_250623.hdl.mif
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
Info (12130): Elaborated megafunction instantiation "riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0"
Info (12133): Instantiated megafunction "riscv_system:u0|Core:rv32ui_fsmd_0|altdpram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH" = "32"
    Info (12134): Parameter "WIDTHAD" = "7"
    Info (12134): Parameter "NUMWORDS" = "68"
    Info (12134): Parameter "WRADDRESS_REG" = "INCLOCK"
    Info (12134): Parameter "WRADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "WRCONTROL_REG" = "INCLOCK"
    Info (12134): Parameter "WRCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "RDADDRESS_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "INDATA_REG" = "INCLOCK"
    Info (12134): Parameter "INDATA_ACLR" = "OFF"
    Info (12134): Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info (12134): Parameter "OUTDATA_ACLR" = "OFF"
    Info (12134): Parameter "LPM_FILE" = "db/SystemFPGA.ram0_Core_250623.hdl.mif"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "LUTRAM"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_q0t1.tdf
    Info (12023): Found entity 1: dpram_q0t1 File: X:/src/grpSystem/unitSystemFPGA/synlayResults/db/dpram_q0t1.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: X:/src/grpSystem/unitSystemFPGA/synlayResults/db/decode_7la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: X:/src/grpSystem/unitSystemFPGA/synlayResults/db/mux_4hb.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 26
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file X:/src/grpSystem/unitSystemFPGA/synlayResults/SystemFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_0" File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: X:/src/grpSystem/unitSystemFPGA/src/SystemFPGA-e.vhd Line: 25
Info (21057): Implemented 5030 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 4909 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Tue Mar 16 20:29:18 2021
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in X:/src/grpSystem/unitSystemFPGA/synlayResults/SystemFPGA.map.smsg.


