library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HalfAdder is
    Port ( x, y : in  STD_LOGIC;
           s, c : out  STD_LOGIC);
end HalfAdder;

architecture Behavioral of HalfAdder is

begin

s <= x xor y;
c <= x and y;

end Behavioral;
