vendor_name = ModelSim
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/logic_processor.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/onchip_memory.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/onchip_memory.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/FT245_communication.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/DE0_myfirstfpga.out.sdc
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_to_DAC.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/comm_pll.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/comm_pll.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/dac_pll.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/dac_pll.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/adc_data.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/adc_interlock.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/adc_pll.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/adc_pll.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/logic_mem.qip
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/logic_mem.vhd
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/output_files/chain.cdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/dac_pll_altpll.v
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/comm_pll_altpll1.v
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/adc_pll_altpll.v
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/altsyncram_orn3.tdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/decode_jsa.tdf
source_file = 1, C:/Users/bowler/Documents/de0_nano_DAC/de0_nano_DAC/DE0_12bitDAC_controller/db/mux_iob.tdf
design_name = DE0_myfirstfpga
instance = comp, \DAC0_wr~output\, DAC0_wr~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_wr~output\, DAC1_wr~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_cs~output\, DAC1_cs~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_cs~output\, DAC0_cs~output, DE0_myfirstfpga, 1
instance = comp, \ADC_DIN~output\, ADC_DIN~output, DE0_myfirstfpga, 1
instance = comp, \ADC_CS_n~output\, ADC_CS_n~output, DE0_myfirstfpga, 1
instance = comp, \ADC_SCLK~output\, ADC_SCLK~output, DE0_myfirstfpga, 1
instance = comp, \ext_rdl~output\, ext_rdl~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[11]~output\, DAC0_output[11]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[10]~output\, DAC0_output[10]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[9]~output\, DAC0_output[9]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[8]~output\, DAC0_output[8]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[7]~output\, DAC0_output[7]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[6]~output\, DAC0_output[6]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[5]~output\, DAC0_output[5]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[4]~output\, DAC0_output[4]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[3]~output\, DAC0_output[3]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[2]~output\, DAC0_output[2]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[1]~output\, DAC0_output[1]~output, DE0_myfirstfpga, 1
instance = comp, \DAC0_output[0]~output\, DAC0_output[0]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[11]~output\, DAC1_output[11]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[10]~output\, DAC1_output[10]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[9]~output\, DAC1_output[9]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[8]~output\, DAC1_output[8]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[7]~output\, DAC1_output[7]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[6]~output\, DAC1_output[6]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[5]~output\, DAC1_output[5]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[4]~output\, DAC1_output[4]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[3]~output\, DAC1_output[3]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[2]~output\, DAC1_output[2]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[1]~output\, DAC1_output[1]~output, DE0_myfirstfpga, 1
instance = comp, \DAC1_output[0]~output\, DAC1_output[0]~output, DE0_myfirstfpga, 1
instance = comp, \LED[7]~output\, LED[7]~output, DE0_myfirstfpga, 1
instance = comp, \LED[6]~output\, LED[6]~output, DE0_myfirstfpga, 1
instance = comp, \LED[5]~output\, LED[5]~output, DE0_myfirstfpga, 1
instance = comp, \LED[4]~output\, LED[4]~output, DE0_myfirstfpga, 1
instance = comp, \LED[3]~output\, LED[3]~output, DE0_myfirstfpga, 1
instance = comp, \LED[2]~output\, LED[2]~output, DE0_myfirstfpga, 1
instance = comp, \LED[1]~output\, LED[1]~output, DE0_myfirstfpga, 1
instance = comp, \LED[0]~output\, LED[0]~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut[3]~output\, LogicOut[3]~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut[2]~output\, LogicOut[2]~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut[1]~output\, LogicOut[1]~output, DE0_myfirstfpga, 1
instance = comp, \LogicOut[0]~output\, LogicOut[0]~output, DE0_myfirstfpga, 1
instance = comp, \clk_50MHz~input\, clk_50MHz~input, DE0_myfirstfpga, 1
instance = comp, \comm_pll_inst|altpll_component|auto_generated|pll1\, comm_pll_inst|altpll_component|auto_generated|pll1, DE0_myfirstfpga, 1
instance = comp, \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\, comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state.RESET~feeder\, DAC0_inst|dac_state.RESET~feeder, DE0_myfirstfpga, 1
instance = comp, \button1~input\, button1~input, DE0_myfirstfpga, 1
instance = comp, \button1~inputclkctrl\, button1~inputclkctrl, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state.RESET\, DAC0_inst|dac_state.RESET, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state.RUNNING~0\, DAC0_inst|dac_state.RUNNING~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state.RUNNING\, DAC0_inst|dac_state.RUNNING, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector43~0\, DAC0_inst|Selector43~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector43~1\, DAC0_inst|Selector43~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_T\, DAC0_inst|dac_read_mode.READ_T, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector81~3\, DAC0_inst|Selector81~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|timing\, DAC0_inst|timing, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector45~0\, DAC0_inst|Selector45~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector44~0\, DAC0_inst|Selector44~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_V\, DAC0_inst|dac_read_mode.READ_V, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector45~1\, DAC0_inst|Selector45~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_dV_float\, DAC0_inst|dac_read_mode.READ_dV_float, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector46~0\, DAC0_inst|Selector46~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.READ_dV\, DAC0_inst|dac_read_mode.READ_dV, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector47~0\, DAC0_inst|Selector47~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.DONE\, DAC0_inst|dac_read_mode.DONE, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|timing~0\, DAC0_inst|timing~0, DE0_myfirstfpga, 1
instance = comp, \clk_50MHz~inputclkctrl\, clk_50MHz~inputclkctrl, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~0\, DAC0_inst|Add0~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector48~0\, DAC0_inst|Selector48~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector48~1\, DAC0_inst|Selector48~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_read_mode.NONE\, DAC0_inst|dac_read_mode.NONE, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr~0\, DAC0_inst|read_addr~0, DE0_myfirstfpga, 1
instance = comp, \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \ext_data[5]~input\, ext_data[5]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.IDLE~feeder\, comm_inst|comm_state.IDLE~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.IDLE\, comm_inst|comm_state.IDLE, DE0_myfirstfpga, 1
instance = comp, \ext_rxfl~input\, ext_rxfl~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl~1\, comm_inst|comm_rdl~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.RECEIVE~0\, comm_inst|comm_state.RECEIVE~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_state.RECEIVE\, comm_inst|comm_state.RECEIVE, DE0_myfirstfpga, 1
instance = comp, \ext_data[0]~input\, ext_data[0]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[1]~input\, ext_data[1]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[7]~input\, ext_data[7]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[4]~input\, ext_data[4]~input, DE0_myfirstfpga, 1
instance = comp, \ext_data[6]~input\, ext_data[6]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~0\, comm_inst|Selector59~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector62~0\, comm_inst|Selector62~0, DE0_myfirstfpga, 1
instance = comp, \ext_data[2]~input\, ext_data[2]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector60~0\, comm_inst|Selector60~0, DE0_myfirstfpga, 1
instance = comp, \ext_data[3]~input\, ext_data[3]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector7~0\, comm_inst|Selector7~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector60~1\, comm_inst|Selector60~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.BURST1\, comm_inst|command.BURST1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~0\, comm_inst|Selector55~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~0\, comm_inst|Selector49~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~1\, comm_inst|Selector49~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector49~2\, comm_inst|Selector49~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[7]\, comm_inst|count[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~0\, comm_inst|Selector51~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~1\, comm_inst|Selector55~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~0\, comm_inst|Selector56~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~1\, comm_inst|Selector56~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~0\, comm_inst|Add2~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~2\, comm_inst|Selector56~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector56~3\, comm_inst|Selector56~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[0]\, comm_inst|count[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~2\, comm_inst|Add2~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~2\, comm_inst|Selector55~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector55~3\, comm_inst|Selector55~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[1]\, comm_inst|count[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~4\, comm_inst|Add2~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~0\, comm_inst|Selector54~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~1\, comm_inst|Selector54~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector54~2\, comm_inst|Selector54~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[2]\, comm_inst|count[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~6\, comm_inst|Add2~6, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~0\, comm_inst|Selector53~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~1\, comm_inst|Selector53~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector53~2\, comm_inst|Selector53~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[3]\, comm_inst|count[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~8\, comm_inst|Add2~8, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~0\, comm_inst|Selector52~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~1\, comm_inst|Selector52~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector52~2\, comm_inst|Selector52~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[4]\, comm_inst|count[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~10\, comm_inst|Add2~10, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~1\, comm_inst|Selector51~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector51~2\, comm_inst|Selector51~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[5]\, comm_inst|count[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~12\, comm_inst|Add2~12, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~0\, comm_inst|Selector50~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~1\, comm_inst|Selector50~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector50~2\, comm_inst|Selector50~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[6]\, comm_inst|count[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~14\, comm_inst|Add2~14, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan1~1\, comm_inst|LessThan1~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector61~0\, comm_inst|Selector61~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.BURST2\, comm_inst|command.BURST2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~0\, comm_inst|Selector43~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~1\, comm_inst|Selector43~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector43~2\, comm_inst|Selector43~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[13]\, comm_inst|count[13], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~0\, comm_inst|Selector47~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~0\, comm_inst|Selector48~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~16\, comm_inst|Add2~16, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~1\, comm_inst|Selector48~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector48~2\, comm_inst|Selector48~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[8]\, comm_inst|count[8], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~18\, comm_inst|Add2~18, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~1\, comm_inst|Selector47~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector47~2\, comm_inst|Selector47~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[9]\, comm_inst|count[9], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~20\, comm_inst|Add2~20, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~0\, comm_inst|Selector46~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~1\, comm_inst|Selector46~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector46~2\, comm_inst|Selector46~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[10]\, comm_inst|count[10], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~22\, comm_inst|Add2~22, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~0\, comm_inst|Selector45~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~1\, comm_inst|Selector45~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector45~2\, comm_inst|Selector45~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[11]\, comm_inst|count[11], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~24\, comm_inst|Add2~24, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~0\, comm_inst|Selector44~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~1\, comm_inst|Selector44~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector44~2\, comm_inst|Selector44~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[12]\, comm_inst|count[12], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~26\, comm_inst|Add2~26, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~0\, comm_inst|Selector42~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~1\, comm_inst|Selector42~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector42~2\, comm_inst|Selector42~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[14]\, comm_inst|count[14], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~28\, comm_inst|Add2~28, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add2~30\, comm_inst|Add2~30, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan1~3\, comm_inst|LessThan1~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan1~2\, comm_inst|LessThan1~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan1~0\, comm_inst|LessThan1~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|LessThan1~4\, comm_inst|LessThan1~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector62~1\, comm_inst|Selector62~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector62~2\, comm_inst|Selector62~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.WRITE1\, comm_inst|command.WRITE1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector63~1\, comm_inst|Selector63~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.WRITE2\, comm_inst|command.WRITE2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~0\, comm_inst|Selector41~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~1\, comm_inst|Selector41~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector41~2\, comm_inst|Selector41~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|count[15]\, comm_inst|count[15], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~4\, comm_inst|Mux2~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~3\, comm_inst|Mux2~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~1\, comm_inst|Mux2~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~0\, comm_inst|Mux2~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~2\, comm_inst|Mux2~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Mux2~5\, comm_inst|Mux2~5, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~3\, comm_inst|Selector59~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~4\, comm_inst|Selector59~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector66~0\, comm_inst|Selector66~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector66~1\, comm_inst|Selector66~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.CHANNEL1\, comm_inst|command.CHANNEL1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~1\, comm_inst|Selector59~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~2\, comm_inst|Selector59~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector59~5\, comm_inst|Selector59~5, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.NONE\, comm_inst|command.NONE, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector7~1\, comm_inst|Selector7~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector64~0\, comm_inst|Selector64~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector64~1\, comm_inst|Selector64~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.SETADDR1\, comm_inst|command.SETADDR1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector65~0\, comm_inst|Selector65~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|command.SETADDR2\, comm_inst|command.SETADDR2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector26~0\, comm_inst|Selector26~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector28~0\, comm_inst|Selector28~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector29~0\, comm_inst|Selector29~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector32~0\, comm_inst|Selector32~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector33~0\, comm_inst|Selector33~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector34~0\, comm_inst|Selector34~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector36~0\, comm_inst|Selector36~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|chanx_wren~0\, comm_inst|chanx_wren~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|chanx_wren\, comm_inst|chanx_wren, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~0\, comm_inst|Add1~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector39~0\, comm_inst|Selector39~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector39~1\, comm_inst|Selector39~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[0]\, comm_inst|addr_comm[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~2\, comm_inst|Add1~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector38~0\, comm_inst|Selector38~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector38~1\, comm_inst|Selector38~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[1]\, comm_inst|addr_comm[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~4\, comm_inst|Add1~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector37~0\, comm_inst|Selector37~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector37~1\, comm_inst|Selector37~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[2]\, comm_inst|addr_comm[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~6\, comm_inst|Add1~6, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector36~1\, comm_inst|Selector36~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[3]\, comm_inst|addr_comm[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~8\, comm_inst|Add1~8, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector35~0\, comm_inst|Selector35~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector35~1\, comm_inst|Selector35~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[4]\, comm_inst|addr_comm[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~10\, comm_inst|Add1~10, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector34~1\, comm_inst|Selector34~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[5]\, comm_inst|addr_comm[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~12\, comm_inst|Add1~12, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector33~1\, comm_inst|Selector33~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[6]\, comm_inst|addr_comm[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~14\, comm_inst|Add1~14, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector32~1\, comm_inst|Selector32~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[7]\, comm_inst|addr_comm[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~16\, comm_inst|Add1~16, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector31~0\, comm_inst|Selector31~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector31~1\, comm_inst|Selector31~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[8]\, comm_inst|addr_comm[8], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~18\, comm_inst|Add1~18, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector30~0\, comm_inst|Selector30~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector30~1\, comm_inst|Selector30~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[9]\, comm_inst|addr_comm[9], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~20\, comm_inst|Add1~20, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector29~1\, comm_inst|Selector29~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[10]\, comm_inst|addr_comm[10], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~22\, comm_inst|Add1~22, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector28~1\, comm_inst|Selector28~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[11]\, comm_inst|addr_comm[11], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~24\, comm_inst|Add1~24, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector27~0\, comm_inst|Selector27~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector27~1\, comm_inst|Selector27~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[12]\, comm_inst|addr_comm[12], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Add1~26\, comm_inst|Add1~26, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector26~1\, comm_inst|Selector26~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|addr_comm[13]\, comm_inst|addr_comm[13], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[3]~feeder\, comm_inst|channel[3]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]~0\, comm_inst|channel[7]~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[3]\, comm_inst|channel[3], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[2]\, comm_inst|channel[2], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[6]~feeder\, comm_inst|channel[6]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[6]\, comm_inst|channel[6], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[5]\, comm_inst|channel[5], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[4]\, comm_inst|channel[4], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]~feeder\, comm_inst|channel[7]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[7]\, comm_inst|channel[7], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal0~0\, comm_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal0~1\, comm_inst|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[1]\, comm_inst|channel[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[0]~feeder\, comm_inst|channel[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|channel[0]\, comm_inst|channel[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal0~2\, comm_inst|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0\, mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector63~0\, comm_inst|Selector63~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[4]\, comm_inst|data_out[4], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a20\, mem0|altsyncram_component|auto_generated|ram_block1a20, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1\, mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a4\, mem0|altsyncram_component|auto_generated|ram_block1a4, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2\, mem0|altsyncram_component|auto_generated|mux3|result_node[4]~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[5]~feeder\, comm_inst|data_out[5]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[5]\, comm_inst|data_out[5], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a21\, mem0|altsyncram_component|auto_generated|ram_block1a21, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a5\, mem0|altsyncram_component|auto_generated|ram_block1a5, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3\, mem0|altsyncram_component|auto_generated|mux3|result_node[5]~3, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[2]~feeder\, comm_inst|data_out[2]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[2]\, comm_inst|data_out[2], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a2\, mem0|altsyncram_component|auto_generated|ram_block1a2, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a18\, mem0|altsyncram_component|auto_generated|ram_block1a18, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0\, mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[3]~feeder\, comm_inst|data_out[3]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[3]\, comm_inst|data_out[3], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a19\, mem0|altsyncram_component|auto_generated|ram_block1a19, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a3\, mem0|altsyncram_component|auto_generated|ram_block1a3, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1\, mem0|altsyncram_component|auto_generated|mux3|result_node[3]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~0\, DAC0_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector19~0\, comm_inst|Selector19~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[14]\, comm_inst|data_out[14], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a14\, mem0|altsyncram_component|auto_generated|ram_block1a14, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a30\, mem0|altsyncram_component|auto_generated|ram_block1a30, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector18~0\, comm_inst|Selector18~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[15]\, comm_inst|data_out[15], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a15\, mem0|altsyncram_component|auto_generated|ram_block1a15, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a31\, mem0|altsyncram_component|auto_generated|ram_block1a31, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8\, mem0|altsyncram_component|auto_generated|mux3|result_node[15]~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~2\, DAC0_inst|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[1]\, comm_inst|data_out[1], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a17\, mem0|altsyncram_component|auto_generated|ram_block1a17, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a1\, mem0|altsyncram_component|auto_generated|ram_block1a1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[7]\, comm_inst|data_out[7], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a7\, mem0|altsyncram_component|auto_generated|ram_block1a7, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a23\, mem0|altsyncram_component|auto_generated|ram_block1a23, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10\, mem0|altsyncram_component|auto_generated|mux3|result_node[7]~10, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector24~0\, comm_inst|Selector24~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[9]\, comm_inst|data_out[9], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a25\, mem0|altsyncram_component|auto_generated|ram_block1a25, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a9\, mem0|altsyncram_component|auto_generated|ram_block1a9, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12\, mem0|altsyncram_component|auto_generated|mux3|result_node[9]~12, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector25~0\, comm_inst|Selector25~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[8]\, comm_inst|data_out[8], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a8\, mem0|altsyncram_component|auto_generated|ram_block1a8, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a24\, mem0|altsyncram_component|auto_generated|ram_block1a24, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11\, mem0|altsyncram_component|auto_generated|mux3|result_node[8]~11, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[6]\, comm_inst|data_out[6], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a6\, mem0|altsyncram_component|auto_generated|ram_block1a6, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a22\, mem0|altsyncram_component|auto_generated|ram_block1a22, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9\, mem0|altsyncram_component|auto_generated|mux3|result_node[6]~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~3\, DAC0_inst|Equal0~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~4\, DAC0_inst|Equal0~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector20~0\, comm_inst|Selector20~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[13]\, comm_inst|data_out[13], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a29\, mem0|altsyncram_component|auto_generated|ram_block1a29, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a13\, mem0|altsyncram_component|auto_generated|ram_block1a13, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7\, mem0|altsyncram_component|auto_generated|mux3|result_node[13]~7, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector23~0\, comm_inst|Selector23~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[10]\, comm_inst|data_out[10], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a26\, mem0|altsyncram_component|auto_generated|ram_block1a26, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a10\, mem0|altsyncram_component|auto_generated|ram_block1a10, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4\, mem0|altsyncram_component|auto_generated|mux3|result_node[10]~4, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector22~0\, comm_inst|Selector22~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[11]\, comm_inst|data_out[11], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a11\, mem0|altsyncram_component|auto_generated|ram_block1a11, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a27\, mem0|altsyncram_component|auto_generated|ram_block1a27, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5\, mem0|altsyncram_component|auto_generated|mux3|result_node[11]~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~1\, DAC0_inst|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~5\, DAC0_inst|Equal0~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr~1\, DAC0_inst|read_addr~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~2\, DAC0_inst|Add0~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[0]~feeder\, comm_inst|data_out[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[0]\, comm_inst|data_out[0], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a0\, mem0|altsyncram_component|auto_generated|ram_block1a0, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a16\, mem0|altsyncram_component|auto_generated|ram_block1a16, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15\, mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14\, mem0|altsyncram_component|auto_generated|mux3|result_node[1]~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal0~6\, DAC0_inst|Equal0~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector39~0\, DAC0_inst|Selector39~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Equal1~0\, DAC0_inst|Equal1~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector39~1\, DAC0_inst|Selector39~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector38~0\, DAC0_inst|Selector38~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector39~2\, DAC0_inst|Selector39~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[0]\, DAC0_inst|read_addr[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~3\, DAC0_inst|Add0~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector38~1\, DAC0_inst|Selector38~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[1]\, DAC0_inst|read_addr[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~5\, DAC0_inst|Add0~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector37~0\, DAC0_inst|Selector37~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[2]\, DAC0_inst|read_addr[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~7\, DAC0_inst|Add0~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector36~0\, DAC0_inst|Selector36~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[3]\, DAC0_inst|read_addr[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~9\, DAC0_inst|Add0~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector35~0\, DAC0_inst|Selector35~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[4]\, DAC0_inst|read_addr[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~11\, DAC0_inst|Add0~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector34~0\, DAC0_inst|Selector34~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[5]\, DAC0_inst|read_addr[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~13\, DAC0_inst|Add0~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector33~0\, DAC0_inst|Selector33~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[6]\, DAC0_inst|read_addr[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~15\, DAC0_inst|Add0~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector32~0\, DAC0_inst|Selector32~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[7]\, DAC0_inst|read_addr[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~17\, DAC0_inst|Add0~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector31~0\, DAC0_inst|Selector31~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[8]\, DAC0_inst|read_addr[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~19\, DAC0_inst|Add0~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector30~0\, DAC0_inst|Selector30~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[9]\, DAC0_inst|read_addr[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~21\, DAC0_inst|Add0~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector29~0\, DAC0_inst|Selector29~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[10]\, DAC0_inst|read_addr[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~23\, DAC0_inst|Add0~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector28~0\, DAC0_inst|Selector28~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[11]\, DAC0_inst|read_addr[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~25\, DAC0_inst|Add0~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector27~0\, DAC0_inst|Selector27~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[12]\, DAC0_inst|read_addr[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add0~27\, DAC0_inst|Add0~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector26~0\, DAC0_inst|Selector26~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|read_addr[13]\, DAC0_inst|read_addr[13], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder\, mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|address_reg_b[0]\, mem0|altsyncram_component|auto_generated|address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|out_address_reg_b[0]\, mem0|altsyncram_component|auto_generated|out_address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector21~0\, comm_inst|Selector21~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|data_out[12]\, comm_inst|data_out[12], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a28\, mem0|altsyncram_component|auto_generated|ram_block1a28, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|ram_block1a12\, mem0|altsyncram_component|auto_generated|ram_block1a12, DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6\, mem0|altsyncram_component|auto_generated|mux3|result_node[12]~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[0]~8\, DAC0_inst|time_dac_read[0]~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[12]\, DAC0_inst|time_dac_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[11]\, DAC0_inst|time_dac_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[10]\, DAC0_inst|time_dac_read[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[9]\, DAC0_inst|time_dac_read[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[8]\, DAC0_inst|time_dac_read[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[7]~feeder\, DAC0_inst|time_dac_read[7]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[7]\, DAC0_inst|time_dac_read[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[6]\, DAC0_inst|time_dac_read[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[5]\, DAC0_inst|time_dac_read[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[4]\, DAC0_inst|time_dac_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[3]\, DAC0_inst|time_dac_read[3], DE0_myfirstfpga, 1
instance = comp, \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13\, mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan0~0\, DAC0_inst|LessThan0~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan0~1\, DAC0_inst|LessThan0~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan0~2\, DAC0_inst|LessThan0~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan0~3\, DAC0_inst|LessThan0~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan0~4\, DAC0_inst|LessThan0~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read~9\, DAC0_inst|time_dac_read~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[2]\, DAC0_inst|time_dac_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read~10\, DAC0_inst|time_dac_read~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[1]\, DAC0_inst|time_dac_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read~11\, DAC0_inst|time_dac_read~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[0]\, DAC0_inst|time_dac_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~0\, DAC0_inst|Add2~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~2\, DAC0_inst|Add2~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~4\, DAC0_inst|Add2~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~6\, DAC0_inst|Add2~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~8\, DAC0_inst|Add2~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~10\, DAC0_inst|Add2~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~12\, DAC0_inst|Add2~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~14\, DAC0_inst|Add2~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~16\, DAC0_inst|Add2~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~18\, DAC0_inst|Add2~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~20\, DAC0_inst|Add2~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~22\, DAC0_inst|Add2~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~24\, DAC0_inst|Add2~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~0\, DAC0_inst|Add1~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~2\, DAC0_inst|Add1~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~6\, DAC0_inst|Add1~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~9\, DAC0_inst|Add1~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~12\, DAC0_inst|Add1~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~15\, DAC0_inst|Add1~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~18\, DAC0_inst|Add1~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~21\, DAC0_inst|Add1~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~24\, DAC0_inst|Add1~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~27\, DAC0_inst|Add1~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~30\, DAC0_inst|Add1~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]~18\, DAC0_inst|time_dac_i[0]~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[11]~7\, DAC0_inst|time_dac_read[11]~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[0]\, DAC0_inst|time_dac_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i~17\, DAC0_inst|time_dac_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]~20\, DAC0_inst|time_dac_i[1]~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[1]\, DAC0_inst|time_dac_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i~16\, DAC0_inst|time_dac_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]~22\, DAC0_inst|time_dac_i[2]~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[2]\, DAC0_inst|time_dac_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~5\, DAC0_inst|Add1~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]~24\, DAC0_inst|time_dac_i[3]~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[3]\, DAC0_inst|time_dac_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~4\, DAC0_inst|Add1~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[4]~26\, DAC0_inst|time_dac_i[4]~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[4]\, DAC0_inst|time_dac_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~8\, DAC0_inst|Add1~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[5]~28\, DAC0_inst|time_dac_i[5]~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[5]\, DAC0_inst|time_dac_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~11\, DAC0_inst|Add1~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[6]~30\, DAC0_inst|time_dac_i[6]~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[6]\, DAC0_inst|time_dac_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~14\, DAC0_inst|Add1~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[7]~32\, DAC0_inst|time_dac_i[7]~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[7]\, DAC0_inst|time_dac_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~17\, DAC0_inst|Add1~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[8]~34\, DAC0_inst|time_dac_i[8]~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[8]\, DAC0_inst|time_dac_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~20\, DAC0_inst|Add1~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[9]~36\, DAC0_inst|time_dac_i[9]~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[9]\, DAC0_inst|time_dac_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~23\, DAC0_inst|Add1~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[10]~38\, DAC0_inst|time_dac_i[10]~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[10]\, DAC0_inst|time_dac_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~26\, DAC0_inst|Add1~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[11]~40\, DAC0_inst|time_dac_i[11]~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[12]~42\, DAC0_inst|time_dac_i[12]~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[12]\, DAC0_inst|time_dac_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~32\, DAC0_inst|Add1~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[13]~44\, DAC0_inst|time_dac_i[13]~44, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[13]\, DAC0_inst|time_dac_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[13]\, DAC0_inst|time_dac_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~26\, DAC0_inst|Add2~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~33\, DAC0_inst|Add1~33, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~35\, DAC0_inst|Add1~35, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[14]~46\, DAC0_inst|time_dac_i[14]~46, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[14]\, DAC0_inst|time_dac_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[14]~feeder\, DAC0_inst|time_dac_read[14]~feeder, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[14]\, DAC0_inst|time_dac_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~28\, DAC0_inst|Add2~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~36\, DAC0_inst|Add1~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~38\, DAC0_inst|Add1~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[15]~48\, DAC0_inst|time_dac_i[15]~48, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[15]\, DAC0_inst|time_dac_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_read[15]\, DAC0_inst|time_dac_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add2~30\, DAC0_inst|Add2~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~39\, DAC0_inst|Add1~39, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~41\, DAC0_inst|Add1~41, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~1\, DAC0_inst|LessThan1~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~0\, DAC0_inst|LessThan1~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector81~0\, DAC0_inst|Selector81~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector81~1\, DAC0_inst|Selector81~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector81~2\, DAC0_inst|Selector81~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|time_dac_i[11]\, DAC0_inst|time_dac_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add1~29\, DAC0_inst|Add1~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~2\, DAC0_inst|LessThan1~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~3\, DAC0_inst|LessThan1~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|LessThan1~4\, DAC0_inst|LessThan1~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state~10\, DAC0_inst|dac_state~10, DE0_myfirstfpga, 1
instance = comp, \LogicIn[0]~input\, LogicIn[0]~input, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector58~0\, comm_inst|Selector58~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[0]\, comm_inst|run_count[0], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector57~0\, comm_inst|Selector57~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector57~1\, comm_inst|Selector57~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_count[1]\, comm_inst|run_count[1], DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector40~0\, comm_inst|Selector40~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Selector40~1\, comm_inst|Selector40~1, DE0_myfirstfpga, 1
instance = comp, \comm_inst|run_wavex\, comm_inst|run_wavex, DE0_myfirstfpga, 1
instance = comp, \comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\, comm_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \logic_controller|run_state.RESET~feeder\, logic_controller|run_state.RESET~feeder, DE0_myfirstfpga, 1
instance = comp, \logic_controller|run_state.RESET\, logic_controller|run_state.RESET, DE0_myfirstfpga, 1
instance = comp, \comm_inst|logic_wren~0\, comm_inst|logic_wren~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~4\, logic_controller|Add0~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~6\, logic_controller|Add0~6, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector48~0\, logic_controller|Selector48~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[3]\, logic_controller|read_addr[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~8\, logic_controller|Add0~8, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector47~0\, logic_controller|Selector47~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[4]\, logic_controller|read_addr[4], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~10\, logic_controller|Add0~10, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector46~0\, logic_controller|Selector46~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[5]\, logic_controller|read_addr[5], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~12\, logic_controller|Add0~12, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector45~0\, logic_controller|Selector45~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[6]\, logic_controller|read_addr[6], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~14\, logic_controller|Add0~14, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector44~0\, logic_controller|Selector44~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[7]\, logic_controller|read_addr[7], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~16\, logic_controller|Add0~16, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector43~0\, logic_controller|Selector43~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[8]\, logic_controller|read_addr[8], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~18\, logic_controller|Add0~18, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector42~1\, logic_controller|Selector42~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[9]\, logic_controller|read_addr[9], DE0_myfirstfpga, 1
instance = comp, \logic_sequence|altsyncram_component|auto_generated|ram_block1a0\, logic_sequence|altsyncram_component|auto_generated|ram_block1a0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[8]~1\, logic_controller|duration_read[8]~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[22]\, logic_controller|duration_read[22], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[21]\, logic_controller|duration_read[21], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[20]\, logic_controller|duration_read[20], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[18]\, logic_controller|duration_read[18], DE0_myfirstfpga, 1
instance = comp, \logic_sequence|altsyncram_component|auto_generated|ram_block1a1\, logic_sequence|altsyncram_component|auto_generated|ram_block1a1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[17]\, logic_controller|duration_read[17], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[16]\, logic_controller|duration_read[16], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[15]\, logic_controller|duration_read[15], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[14]\, logic_controller|duration_read[14], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[13]\, logic_controller|duration_read[13], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[12]\, logic_controller|duration_read[12], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[11]\, logic_controller|duration_read[11], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[10]\, logic_controller|duration_read[10], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[9]\, logic_controller|duration_read[9], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[8]\, logic_controller|duration_read[8], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[0]~0\, logic_controller|duration_read[0]~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[7]\, logic_controller|duration_read[7], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[6]\, logic_controller|duration_read[6], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[5]\, logic_controller|duration_read[5], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[4]\, logic_controller|duration_read[4], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[3]\, logic_controller|duration_read[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[2]\, logic_controller|duration_read[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[1]\, logic_controller|duration_read[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[0]\, logic_controller|duration_read[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~0\, logic_controller|Add2~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~2\, logic_controller|Add2~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~4\, logic_controller|Add2~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~6\, logic_controller|Add2~6, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~8\, logic_controller|Add2~8, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~10\, logic_controller|Add2~10, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~12\, logic_controller|Add2~12, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~14\, logic_controller|Add2~14, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~16\, logic_controller|Add2~16, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~18\, logic_controller|Add2~18, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~20\, logic_controller|Add2~20, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~22\, logic_controller|Add2~22, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~24\, logic_controller|Add2~24, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~26\, logic_controller|Add2~26, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~28\, logic_controller|Add2~28, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~30\, logic_controller|Add2~30, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~32\, logic_controller|Add2~32, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~34\, logic_controller|Add2~34, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~36\, logic_controller|Add2~36, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~38\, logic_controller|Add2~38, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~40\, logic_controller|Add2~40, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~42\, logic_controller|Add2~42, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~44\, logic_controller|Add2~44, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~0\, logic_controller|Add1~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~2\, logic_controller|Add1~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~4\, logic_controller|Add1~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~6\, logic_controller|Add1~6, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~8\, logic_controller|Add1~8, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~10\, logic_controller|Add1~10, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~12\, logic_controller|Add1~12, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~14\, logic_controller|Add1~14, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~16\, logic_controller|Add1~16, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~18\, logic_controller|Add1~18, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~20\, logic_controller|Add1~20, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~22\, logic_controller|Add1~22, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~24\, logic_controller|Add1~24, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~26\, logic_controller|Add1~26, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~28\, logic_controller|Add1~28, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~30\, logic_controller|Add1~30, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~32\, logic_controller|Add1~32, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~34\, logic_controller|Add1~34, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~37\, logic_controller|Add1~37, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~40\, logic_controller|Add1~40, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~43\, logic_controller|Add1~43, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~46\, logic_controller|Add1~46, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[23]\, logic_controller|duration_read[23], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add2~46\, logic_controller|Add2~46, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~48\, logic_controller|Add1~48, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~67\, logic_controller|Add1~67, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[0]~24\, logic_controller|duration[0]~24, DE0_myfirstfpga, 1
instance = comp, \logic_controller|ADC_active~0\, logic_controller|ADC_active~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[0]\, logic_controller|duration[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector35~0\, logic_controller|Selector35~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[1]~26\, logic_controller|duration[1]~26, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[1]\, logic_controller|duration[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~0\, logic_controller|Selector32~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~2\, logic_controller|Selector32~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~1\, logic_controller|Selector32~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~3\, logic_controller|Selector32~3, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~4\, logic_controller|Selector32~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[19]~62\, logic_controller|duration[19]~62, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[19]\, logic_controller|duration[19], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~5\, logic_controller|Selector32~5, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~6\, logic_controller|Selector32~6, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector32~7\, logic_controller|Selector32~7, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~58\, logic_controller|Add1~58, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[2]~28\, logic_controller|duration[2]~28, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[2]\, logic_controller|duration[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~59\, logic_controller|Add1~59, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[3]~30\, logic_controller|duration[3]~30, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[3]\, logic_controller|duration[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~61\, logic_controller|Add1~61, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[4]~32\, logic_controller|duration[4]~32, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[4]\, logic_controller|duration[4], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~60\, logic_controller|Add1~60, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[5]~34\, logic_controller|duration[5]~34, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[5]\, logic_controller|duration[5], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~66\, logic_controller|Add1~66, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[6]~36\, logic_controller|duration[6]~36, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[6]\, logic_controller|duration[6], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~54\, logic_controller|Add1~54, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[7]~38\, logic_controller|duration[7]~38, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[7]\, logic_controller|duration[7], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~55\, logic_controller|Add1~55, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[8]~40\, logic_controller|duration[8]~40, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[8]\, logic_controller|duration[8], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~56\, logic_controller|Add1~56, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[9]~42\, logic_controller|duration[9]~42, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[9]\, logic_controller|duration[9], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~57\, logic_controller|Add1~57, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[10]~44\, logic_controller|duration[10]~44, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[10]\, logic_controller|duration[10], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~62\, logic_controller|Add1~62, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[11]~46\, logic_controller|duration[11]~46, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[11]\, logic_controller|duration[11], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~52\, logic_controller|Add1~52, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[12]~48\, logic_controller|duration[12]~48, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[12]\, logic_controller|duration[12], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~53\, logic_controller|Add1~53, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[13]~50\, logic_controller|duration[13]~50, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[13]\, logic_controller|duration[13], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~64\, logic_controller|Add1~64, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[14]~52\, logic_controller|duration[14]~52, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[14]\, logic_controller|duration[14], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~63\, logic_controller|Add1~63, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[15]~54\, logic_controller|duration[15]~54, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[15]\, logic_controller|duration[15], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~50\, logic_controller|Add1~50, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[16]~56\, logic_controller|duration[16]~56, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[16]\, logic_controller|duration[16], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~51\, logic_controller|Add1~51, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[17]~58\, logic_controller|duration[17]~58, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[17]\, logic_controller|duration[17], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~65\, logic_controller|Add1~65, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[18]~60\, logic_controller|duration[18]~60, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[18]\, logic_controller|duration[18], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~36\, logic_controller|Add1~36, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[20]~64\, logic_controller|duration[20]~64, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[20]\, logic_controller|duration[20], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~42\, logic_controller|Add1~42, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[21]~66\, logic_controller|duration[21]~66, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[21]\, logic_controller|duration[21], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~45\, logic_controller|Add1~45, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[22]~68\, logic_controller|duration[22]~68, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[22]\, logic_controller|duration[22], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~68\, logic_controller|Add1~68, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[23]~70\, logic_controller|duration[23]~70, DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration[23]\, logic_controller|duration[23], DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~1\, logic_controller|LessThan2~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~2\, logic_controller|LessThan2~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|timing~0\, logic_controller|timing~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~8\, logic_controller|LessThan2~8, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~4\, logic_controller|LessThan2~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~5\, logic_controller|LessThan2~5, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~6\, logic_controller|LessThan2~6, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~3\, logic_controller|LessThan2~3, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~7\, logic_controller|LessThan2~7, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~9\, logic_controller|LessThan2~9, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector59~0\, logic_controller|Selector59~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector59~1\, logic_controller|Selector59~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|timing\, logic_controller|timing, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector58~0\, logic_controller|Selector58~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector58~1\, logic_controller|Selector58~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_mode.NONE\, logic_controller|read_mode.NONE, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr~0\, logic_controller|read_addr~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~0\, logic_controller|Add0~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add0~2\, logic_controller|Add0~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector49~0\, logic_controller|Selector49~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[2]\, logic_controller|read_addr[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|run_state.IDLE~0\, logic_controller|run_state.IDLE~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|run_state.IDLE\, logic_controller|run_state.IDLE, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector42~0\, logic_controller|Selector42~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector50~0\, logic_controller|Selector50~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[1]\, logic_controller|read_addr[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|duration_read[19]\, logic_controller|duration_read[19], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Add1~39\, logic_controller|Add1~39, DE0_myfirstfpga, 1
instance = comp, \logic_controller|LessThan2~0\, logic_controller|LessThan2~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector40~0\, logic_controller|Selector40~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector40~1\, logic_controller|Selector40~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector55~3\, logic_controller|Selector55~3, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector55~2\, logic_controller|Selector55~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_mode.READ_1\, logic_controller|read_mode.READ_1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector54~0\, logic_controller|Selector54~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector54~1\, logic_controller|Selector54~1, DE0_myfirstfpga, 1
instance = comp, \LogicIn[1]~input\, LogicIn[1]~input, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector54~2\, logic_controller|Selector54~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|run_state.RUNNING\, logic_controller|run_state.RUNNING, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector51~0\, logic_controller|Selector51~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_addr[0]\, logic_controller|read_addr[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|Equal0~1\, logic_controller|Equal0~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Equal0~2\, logic_controller|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Equal0~3\, logic_controller|Equal0~3, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Equal0~0\, logic_controller|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Equal0~4\, logic_controller|Equal0~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector56~0\, logic_controller|Selector56~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector56~1\, logic_controller|Selector56~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_mode.READ_2\, logic_controller|read_mode.READ_2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector57~0\, logic_controller|Selector57~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector57~1\, logic_controller|Selector57~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|read_mode.DONE\, logic_controller|read_mode.DONE, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[4]\, logic_controller|logic_step[4], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[4]\, logic_controller|logic_step_read[4], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~1\, logic_controller|logic_step~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector41~0\, logic_controller|Selector41~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|DAC_trigger[0]\, logic_controller|DAC_trigger[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector41~0\, DAC0_inst|Selector41~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector41~1\, DAC0_inst|Selector41~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_state.IDLE\, DAC0_inst|dac_state.IDLE, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|wr_i~0\, DAC0_inst|wr_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|wr_i\, DAC0_inst|wr_i, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state.RUNNING~0\, DAC1_inst|dac_state.RUNNING~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state.RUNNING\, DAC1_inst|dac_state.RUNNING, DE0_myfirstfpga, 1
instance = comp, \comm_inst|Equal1~0\, comm_inst|Equal1~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[5]~feeder\, logic_controller|logic_step_read[5]~feeder, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[5]\, logic_controller|logic_step_read[5], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[5]\, logic_controller|logic_step[5], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~0\, logic_controller|logic_step~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector40~2\, logic_controller|Selector40~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|DAC_trigger[1]\, logic_controller|DAC_trigger[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector41~0\, DAC1_inst|Selector41~0, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0\, mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~0\, DAC1_inst|Add0~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|timing~0\, DAC1_inst|timing~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector48~0\, DAC1_inst|Selector48~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector48~1\, DAC1_inst|Selector48~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.NONE\, DAC1_inst|dac_read_mode.NONE, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr~0\, DAC1_inst|read_addr~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~3\, DAC1_inst|Add0~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector38~1\, DAC1_inst|Selector38~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[1]\, DAC1_inst|read_addr[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~5\, DAC1_inst|Add0~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector37~0\, DAC1_inst|Selector37~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[2]\, DAC1_inst|read_addr[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~7\, DAC1_inst|Add0~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector36~0\, DAC1_inst|Selector36~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[3]\, DAC1_inst|read_addr[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~9\, DAC1_inst|Add0~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector35~0\, DAC1_inst|Selector35~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[4]\, DAC1_inst|read_addr[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~11\, DAC1_inst|Add0~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector34~0\, DAC1_inst|Selector34~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[5]\, DAC1_inst|read_addr[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~13\, DAC1_inst|Add0~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector33~0\, DAC1_inst|Selector33~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[6]\, DAC1_inst|read_addr[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~15\, DAC1_inst|Add0~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector32~0\, DAC1_inst|Selector32~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[7]\, DAC1_inst|read_addr[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~17\, DAC1_inst|Add0~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector31~0\, DAC1_inst|Selector31~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[8]\, DAC1_inst|read_addr[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~19\, DAC1_inst|Add0~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector30~0\, DAC1_inst|Selector30~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[9]\, DAC1_inst|read_addr[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~21\, DAC1_inst|Add0~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector29~0\, DAC1_inst|Selector29~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[10]\, DAC1_inst|read_addr[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~23\, DAC1_inst|Add0~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector28~0\, DAC1_inst|Selector28~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[11]\, DAC1_inst|read_addr[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~25\, DAC1_inst|Add0~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector27~0\, DAC1_inst|Selector27~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[12]\, DAC1_inst|read_addr[12], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a27\, mem1|altsyncram_component|auto_generated|ram_block1a27, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1\, mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a11\, mem1|altsyncram_component|auto_generated|ram_block1a11, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1\, mem1|altsyncram_component|auto_generated|mux3|result_node[11]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector43~0\, DAC1_inst|Selector43~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector43~1\, DAC1_inst|Selector43~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_T\, DAC1_inst|dac_read_mode.READ_T, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[0]~6\, DAC1_inst|time_dac_read[0]~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[11]\, DAC1_inst|time_dac_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[10]\, DAC1_inst|time_dac_read[10], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a25\, mem1|altsyncram_component|auto_generated|ram_block1a25, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a9\, mem1|altsyncram_component|auto_generated|ram_block1a9, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11\, mem1|altsyncram_component|auto_generated|mux3|result_node[9]~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[9]\, DAC1_inst|time_dac_read[9], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a24\, mem1|altsyncram_component|auto_generated|ram_block1a24, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a8\, mem1|altsyncram_component|auto_generated|ram_block1a8, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10\, mem1|altsyncram_component|auto_generated|mux3|result_node[8]~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[8]\, DAC1_inst|time_dac_read[8], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a7\, mem1|altsyncram_component|auto_generated|ram_block1a7, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a23\, mem1|altsyncram_component|auto_generated|ram_block1a23, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9\, mem1|altsyncram_component|auto_generated|mux3|result_node[7]~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[7]\, DAC1_inst|time_dac_read[7], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a22\, mem1|altsyncram_component|auto_generated|ram_block1a22, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a6\, mem1|altsyncram_component|auto_generated|ram_block1a6, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8\, mem1|altsyncram_component|auto_generated|mux3|result_node[6]~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[6]\, DAC1_inst|time_dac_read[6], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a21\, mem1|altsyncram_component|auto_generated|ram_block1a21, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a5\, mem1|altsyncram_component|auto_generated|ram_block1a5, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7\, mem1|altsyncram_component|auto_generated|mux3|result_node[5]~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[5]\, DAC1_inst|time_dac_read[5], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a4\, mem1|altsyncram_component|auto_generated|ram_block1a4, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a20\, mem1|altsyncram_component|auto_generated|ram_block1a20, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6\, mem1|altsyncram_component|auto_generated|mux3|result_node[4]~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[4]\, DAC1_inst|time_dac_read[4], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a19\, mem1|altsyncram_component|auto_generated|ram_block1a19, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a3\, mem1|altsyncram_component|auto_generated|ram_block1a3, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5\, mem1|altsyncram_component|auto_generated|mux3|result_node[3]~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[3]\, DAC1_inst|time_dac_read[3], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a2\, mem1|altsyncram_component|auto_generated|ram_block1a2, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a15\, mem1|altsyncram_component|auto_generated|ram_block1a15, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a31\, mem1|altsyncram_component|auto_generated|ram_block1a31, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14\, mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a29\, mem1|altsyncram_component|auto_generated|ram_block1a29, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a13\, mem1|altsyncram_component|auto_generated|ram_block1a13, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3\, mem1|altsyncram_component|auto_generated|mux3|result_node[13]~3, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a28\, mem1|altsyncram_component|auto_generated|ram_block1a28, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a12\, mem1|altsyncram_component|auto_generated|ram_block1a12, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2\, mem1|altsyncram_component|auto_generated|mux3|result_node[12]~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan0~3\, DAC1_inst|LessThan0~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan0~1\, DAC1_inst|LessThan0~1, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a18\, mem1|altsyncram_component|auto_generated|ram_block1a18, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4\, mem1|altsyncram_component|auto_generated|mux3|result_node[2]~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan0~0\, DAC1_inst|LessThan0~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan0~2\, DAC1_inst|LessThan0~2, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a30\, mem1|altsyncram_component|auto_generated|ram_block1a30, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a14\, mem1|altsyncram_component|auto_generated|ram_block1a14, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13\, mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan0~4\, DAC1_inst|LessThan0~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read~8\, DAC1_inst|time_dac_read~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[2]\, DAC1_inst|time_dac_read[2], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a1\, mem1|altsyncram_component|auto_generated|ram_block1a1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read~9\, DAC1_inst|time_dac_read~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[1]\, DAC1_inst|time_dac_read[1], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a0\, mem1|altsyncram_component|auto_generated|ram_block1a0, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a16\, mem1|altsyncram_component|auto_generated|ram_block1a16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read~7\, DAC1_inst|time_dac_read~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[0]\, DAC1_inst|time_dac_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~0\, DAC1_inst|Add2~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~2\, DAC1_inst|Add2~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~4\, DAC1_inst|Add2~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~6\, DAC1_inst|Add2~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~8\, DAC1_inst|Add2~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~10\, DAC1_inst|Add2~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~12\, DAC1_inst|Add2~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~14\, DAC1_inst|Add2~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~16\, DAC1_inst|Add2~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~18\, DAC1_inst|Add2~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~20\, DAC1_inst|Add2~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~22\, DAC1_inst|Add2~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~0\, DAC1_inst|Add1~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~2\, DAC1_inst|Add1~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~4\, DAC1_inst|Add1~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~6\, DAC1_inst|Add1~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~8\, DAC1_inst|Add1~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~10\, DAC1_inst|Add1~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~12\, DAC1_inst|Add1~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~14\, DAC1_inst|Add1~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~16\, DAC1_inst|Add1~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~18\, DAC1_inst|Add1~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]~24\, DAC1_inst|time_dac_i[3]~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]~26\, DAC1_inst|time_dac_i[4]~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[15]~5\, DAC1_inst|time_dac_read[15]~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[4]\, DAC1_inst|time_dac_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~39\, DAC1_inst|Add1~39, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]~28\, DAC1_inst|time_dac_i[5]~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[5]\, DAC1_inst|time_dac_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~40\, DAC1_inst|Add1~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[6]~30\, DAC1_inst|time_dac_i[6]~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[6]\, DAC1_inst|time_dac_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~41\, DAC1_inst|Add1~41, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[7]~32\, DAC1_inst|time_dac_i[7]~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[7]\, DAC1_inst|time_dac_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~36\, DAC1_inst|Add1~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[8]~34\, DAC1_inst|time_dac_i[8]~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[8]\, DAC1_inst|time_dac_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~34\, DAC1_inst|Add1~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[9]~36\, DAC1_inst|time_dac_i[9]~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[9]\, DAC1_inst|time_dac_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~35\, DAC1_inst|Add1~35, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[10]~38\, DAC1_inst|time_dac_i[10]~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[10]\, DAC1_inst|time_dac_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~32\, DAC1_inst|Add1~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[11]~40\, DAC1_inst|time_dac_i[11]~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[11]\, DAC1_inst|time_dac_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~33\, DAC1_inst|Add1~33, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[12]~42\, DAC1_inst|time_dac_i[12]~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[12]\, DAC1_inst|time_dac_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[12]\, DAC1_inst|time_dac_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~24\, DAC1_inst|Add2~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~20\, DAC1_inst|Add1~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~31\, DAC1_inst|Add1~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[13]~44\, DAC1_inst|time_dac_i[13]~44, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[13]\, DAC1_inst|time_dac_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[13]\, DAC1_inst|time_dac_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~26\, DAC1_inst|Add2~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~22\, DAC1_inst|Add1~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~24\, DAC1_inst|Add1~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~1\, DAC1_inst|LessThan1~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~2\, DAC1_inst|LessThan1~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~3\, DAC1_inst|LessThan1~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[14]~46\, DAC1_inst|time_dac_i[14]~46, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[14]\, DAC1_inst|time_dac_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[14]\, DAC1_inst|time_dac_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~28\, DAC1_inst|Add2~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~25\, DAC1_inst|Add1~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~27\, DAC1_inst|Add1~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[15]~48\, DAC1_inst|time_dac_i[15]~48, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[15]\, DAC1_inst|time_dac_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_read[15]\, DAC1_inst|time_dac_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add2~30\, DAC1_inst|Add2~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~28\, DAC1_inst|Add1~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~30\, DAC1_inst|Add1~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~4\, DAC1_inst|LessThan1~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr~1\, DAC1_inst|read_addr~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~2\, DAC1_inst|Add0~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add0~27\, DAC1_inst|Add0~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector26~0\, DAC1_inst|Selector26~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[13]\, DAC1_inst|read_addr[13], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder\, mem1|altsyncram_component|auto_generated|address_reg_b[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|address_reg_b[0]\, mem1|altsyncram_component|auto_generated|address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder\, mem1|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|out_address_reg_b[0]\, mem1|altsyncram_component|auto_generated|out_address_reg_b[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a26\, mem1|altsyncram_component|auto_generated|ram_block1a26, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a10\, mem1|altsyncram_component|auto_generated|ram_block1a10, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0\, mem1|altsyncram_component|auto_generated|mux3|result_node[10]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~2\, DAC1_inst|Equal0~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~5\, DAC1_inst|Equal0~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~4\, DAC1_inst|Equal0~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~3\, DAC1_inst|Equal0~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~7\, DAC1_inst|Equal0~7, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12\, mem1|altsyncram_component|auto_generated|mux3|result_node[1]~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal1~0\, DAC1_inst|Equal1~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector39~0\, DAC1_inst|Selector39~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~8\, DAC1_inst|Equal0~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector38~0\, DAC1_inst|Selector38~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector39~1\, DAC1_inst|Selector39~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|read_addr[0]\, DAC1_inst|read_addr[0], DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|ram_block1a17\, mem1|altsyncram_component|auto_generated|ram_block1a17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~9\, DAC1_inst|Equal0~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Equal0~6\, DAC1_inst|Equal0~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]~18\, DAC1_inst|time_dac_i[0]~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[0]\, DAC1_inst|time_dac_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i~16\, DAC1_inst|time_dac_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]~20\, DAC1_inst|time_dac_i[1]~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[1]\, DAC1_inst|time_dac_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i~17\, DAC1_inst|time_dac_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]~22\, DAC1_inst|time_dac_i[2]~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[2]\, DAC1_inst|time_dac_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~38\, DAC1_inst|Add1~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|time_dac_i[3]\, DAC1_inst|time_dac_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add1~37\, DAC1_inst|Add1~37, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~0\, DAC1_inst|LessThan1~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~6\, DAC1_inst|LessThan1~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~7\, DAC1_inst|LessThan1~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|LessThan1~5\, DAC1_inst|LessThan1~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector81~0\, DAC1_inst|Selector81~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector81~1\, DAC1_inst|Selector81~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector81~2\, DAC1_inst|Selector81~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|timing\, DAC1_inst|timing, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector45~0\, DAC1_inst|Selector45~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector44~0\, DAC1_inst|Selector44~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_V\, DAC1_inst|dac_read_mode.READ_V, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector45~1\, DAC1_inst|Selector45~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_dV_float\, DAC1_inst|dac_read_mode.READ_dV_float, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector46~0\, DAC1_inst|Selector46~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.READ_dV\, DAC1_inst|dac_read_mode.READ_dV, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector47~0\, DAC1_inst|Selector47~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_read_mode.DONE\, DAC1_inst|dac_read_mode.DONE, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state~10\, DAC1_inst|dac_state~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector41~1\, DAC1_inst|Selector41~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_state.IDLE\, DAC1_inst|dac_state.IDLE, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|wr_i~0\, DAC1_inst|wr_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|wr_i\, DAC1_inst|wr_i, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|cs_i~0\, DAC1_inst|cs_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|cs_i\, DAC1_inst|cs_i, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|cs_i~0\, DAC0_inst|cs_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|cs_i\, DAC0_inst|cs_i, DE0_myfirstfpga, 1
instance = comp, \adc_pll_inst|altpll_component|auto_generated|pll1\, adc_pll_inst|altpll_component|auto_generated|pll1, DE0_myfirstfpga, 1
instance = comp, \adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, adc_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[0]~3\, ADC_CTRL_inst|count[0]~3, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|go_en~feeder\, ADC_CTRL_inst|go_en~feeder, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|go_en\, ADC_CTRL_inst|go_en, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[0]\, ADC_CTRL_inst|count[0], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[1]~2\, ADC_CTRL_inst|count[1]~2, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[1]\, ADC_CTRL_inst|count[1], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[2]~0\, ADC_CTRL_inst|count[2]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[2]\, ADC_CTRL_inst|count[2], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[3]~1\, ADC_CTRL_inst|count[3]~1, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|count[3]\, ADC_CTRL_inst|count[3], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|data~0\, ADC_CTRL_inst|data~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal0~0\, ADC_CTRL_inst|Equal0~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|ch_count[0]~0\, ADC_CTRL_inst|ch_count[0]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|ch_count[0]\, ADC_CTRL_inst|ch_count[0], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|data~1\, ADC_CTRL_inst|data~1, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|data\, ADC_CTRL_inst|data, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|oSCLK~0\, ADC_CTRL_inst|oSCLK~0, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl~2\, comm_inst|comm_rdl~2, DE0_myfirstfpga, 1
instance = comp, \comm_inst|comm_rdl\, comm_inst|comm_rdl, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[31]~0\, DAC0_inst|dac_dV_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[31]\, DAC0_inst|dac_dV_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector49~0\, DAC0_inst|Selector49~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[31]\, DAC0_inst|dac_dV_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~0\, DAC0_inst|dac_dV_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[31]\, DAC0_inst|dac_out_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[31]~0\, DAC0_inst|dac_out_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[31]\, DAC0_inst|dac_out_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~0\, DAC0_inst|dac_out_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[30]\, DAC0_inst|dac_dV_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector50~0\, DAC0_inst|Selector50~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[30]\, DAC0_inst|dac_dV_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~1\, DAC0_inst|dac_dV_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[30]\, DAC0_inst|dac_out_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[29]\, DAC0_inst|dac_out_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector51~0\, DAC0_inst|Selector51~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[29]\, DAC0_inst|dac_dV_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[29]\, DAC0_inst|dac_dV_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~2\, DAC0_inst|dac_dV_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[28]\, DAC0_inst|dac_dV_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector52~0\, DAC0_inst|Selector52~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[28]\, DAC0_inst|dac_dV_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~3\, DAC0_inst|dac_dV_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[27]\, DAC0_inst|dac_out_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[27]\, DAC0_inst|dac_dV_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector53~0\, DAC0_inst|Selector53~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[27]\, DAC0_inst|dac_dV_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~4\, DAC0_inst|dac_dV_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[26]\, DAC0_inst|dac_dV_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector54~0\, DAC0_inst|Selector54~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[26]\, DAC0_inst|dac_dV_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~5\, DAC0_inst|dac_dV_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[26]\, DAC0_inst|dac_out_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[25]\, DAC0_inst|dac_dV_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector55~0\, DAC0_inst|Selector55~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[25]\, DAC0_inst|dac_dV_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~6\, DAC0_inst|dac_dV_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[25]\, DAC0_inst|dac_out_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[24]\, DAC0_inst|dac_dV_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector56~0\, DAC0_inst|Selector56~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[24]\, DAC0_inst|dac_dV_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~7\, DAC0_inst|dac_dV_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[23]\, DAC0_inst|dac_out_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[23]\, DAC0_inst|dac_dV_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector57~0\, DAC0_inst|Selector57~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[23]\, DAC0_inst|dac_dV_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~8\, DAC0_inst|dac_dV_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector58~0\, DAC0_inst|Selector58~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[22]\, DAC0_inst|dac_dV_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[22]\, DAC0_inst|dac_dV_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~9\, DAC0_inst|dac_dV_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[22]\, DAC0_inst|dac_out_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[21]\, DAC0_inst|dac_out_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[21]\, DAC0_inst|dac_dV_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector59~0\, DAC0_inst|Selector59~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[21]\, DAC0_inst|dac_dV_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~10\, DAC0_inst|dac_dV_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[20]\, DAC0_inst|dac_dV_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector60~0\, DAC0_inst|Selector60~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[20]\, DAC0_inst|dac_dV_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~11\, DAC0_inst|dac_dV_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[20]\, DAC0_inst|dac_out_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[19]\, DAC0_inst|dac_dV_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector61~0\, DAC0_inst|Selector61~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[19]\, DAC0_inst|dac_dV_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~12\, DAC0_inst|dac_dV_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector62~0\, DAC0_inst|Selector62~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[18]\, DAC0_inst|dac_dV_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[18]\, DAC0_inst|dac_dV_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~13\, DAC0_inst|dac_dV_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[17]\, DAC0_inst|dac_out_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector63~0\, DAC0_inst|Selector63~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[17]\, DAC0_inst|dac_dV_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[17]\, DAC0_inst|dac_dV_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~14\, DAC0_inst|dac_dV_i~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[16]\, DAC0_inst|dac_out_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[16]\, DAC0_inst|dac_dV_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector64~0\, DAC0_inst|Selector64~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[16]\, DAC0_inst|dac_dV_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~15\, DAC0_inst|dac_dV_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[15]~1\, DAC0_inst|dac_dV_read[15]~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[15]\, DAC0_inst|dac_dV_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector65~0\, DAC0_inst|Selector65~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[15]\, DAC0_inst|dac_dV_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~16\, DAC0_inst|dac_dV_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[14]\, DAC0_inst|dac_dV_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector66~0\, DAC0_inst|Selector66~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[14]\, DAC0_inst|dac_dV_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~17\, DAC0_inst|dac_dV_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[13]\, DAC0_inst|dac_dV_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector67~0\, DAC0_inst|Selector67~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[13]\, DAC0_inst|dac_dV_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~18\, DAC0_inst|dac_dV_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[12]\, DAC0_inst|dac_dV_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector68~0\, DAC0_inst|Selector68~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[12]\, DAC0_inst|dac_dV_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~19\, DAC0_inst|dac_dV_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[11]\, DAC0_inst|dac_dV_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector69~0\, DAC0_inst|Selector69~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[11]\, DAC0_inst|dac_dV_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~20\, DAC0_inst|dac_dV_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[10]\, DAC0_inst|dac_dV_read[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector70~0\, DAC0_inst|Selector70~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[10]\, DAC0_inst|dac_dV_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~21\, DAC0_inst|dac_dV_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[9]\, DAC0_inst|dac_dV_read[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector71~0\, DAC0_inst|Selector71~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[9]\, DAC0_inst|dac_dV_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~22\, DAC0_inst|dac_dV_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector72~0\, DAC0_inst|Selector72~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[8]\, DAC0_inst|dac_dV_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[8]\, DAC0_inst|dac_dV_read[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~23\, DAC0_inst|dac_dV_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector73~0\, DAC0_inst|Selector73~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[7]\, DAC0_inst|dac_dV_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[7]\, DAC0_inst|dac_dV_read[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~24\, DAC0_inst|dac_dV_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[6]\, DAC0_inst|dac_dV_read[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector74~0\, DAC0_inst|Selector74~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[6]\, DAC0_inst|dac_dV_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~25\, DAC0_inst|dac_dV_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[5]\, DAC0_inst|dac_dV_read[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector75~0\, DAC0_inst|Selector75~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[5]\, DAC0_inst|dac_dV_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~26\, DAC0_inst|dac_dV_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[4]\, DAC0_inst|dac_dV_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector76~0\, DAC0_inst|Selector76~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[4]\, DAC0_inst|dac_dV_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~27\, DAC0_inst|dac_dV_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[3]\, DAC0_inst|dac_dV_read[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector77~0\, DAC0_inst|Selector77~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[3]\, DAC0_inst|dac_dV_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~28\, DAC0_inst|dac_dV_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[2]\, DAC0_inst|dac_dV_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector78~0\, DAC0_inst|Selector78~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[2]\, DAC0_inst|dac_dV_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~29\, DAC0_inst|dac_dV_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector79~0\, DAC0_inst|Selector79~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[1]\, DAC0_inst|dac_dV_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[1]\, DAC0_inst|dac_dV_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~30\, DAC0_inst|dac_dV_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector80~0\, DAC0_inst|Selector80~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i[0]\, DAC0_inst|dac_dV_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_read[0]\, DAC0_inst|dac_dV_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_dV_i~31\, DAC0_inst|dac_dV_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~0\, DAC0_inst|Add3~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[0]\, DAC0_inst|dac_out_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~31\, DAC0_inst|dac_out_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~2\, DAC0_inst|Add3~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[1]\, DAC0_inst|dac_out_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~30\, DAC0_inst|dac_out_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~4\, DAC0_inst|Add3~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[2]\, DAC0_inst|dac_out_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~29\, DAC0_inst|dac_out_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~6\, DAC0_inst|Add3~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[3]\, DAC0_inst|dac_out_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~28\, DAC0_inst|dac_out_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~8\, DAC0_inst|Add3~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[4]\, DAC0_inst|dac_out_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~27\, DAC0_inst|dac_out_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~10\, DAC0_inst|Add3~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[5]\, DAC0_inst|dac_out_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~26\, DAC0_inst|dac_out_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~12\, DAC0_inst|Add3~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[6]\, DAC0_inst|dac_out_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~25\, DAC0_inst|dac_out_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~14\, DAC0_inst|Add3~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[7]\, DAC0_inst|dac_out_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~24\, DAC0_inst|dac_out_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~16\, DAC0_inst|Add3~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[8]\, DAC0_inst|dac_out_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~23\, DAC0_inst|dac_out_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~18\, DAC0_inst|Add3~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[9]\, DAC0_inst|dac_out_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~22\, DAC0_inst|dac_out_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~20\, DAC0_inst|Add3~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[10]\, DAC0_inst|dac_out_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~21\, DAC0_inst|dac_out_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~22\, DAC0_inst|Add3~22, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[11]\, DAC0_inst|dac_out_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~20\, DAC0_inst|dac_out_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~24\, DAC0_inst|Add3~24, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[12]\, DAC0_inst|dac_out_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~19\, DAC0_inst|dac_out_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~26\, DAC0_inst|Add3~26, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[13]\, DAC0_inst|dac_out_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~18\, DAC0_inst|dac_out_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~28\, DAC0_inst|Add3~28, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[14]\, DAC0_inst|dac_out_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~17\, DAC0_inst|dac_out_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~30\, DAC0_inst|Add3~30, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[15]\, DAC0_inst|dac_out_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~16\, DAC0_inst|dac_out_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~32\, DAC0_inst|Add3~32, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[16]\, DAC0_inst|dac_out_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~15\, DAC0_inst|dac_out_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~34\, DAC0_inst|Add3~34, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[17]\, DAC0_inst|dac_out_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~14\, DAC0_inst|dac_out_i~14, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~36\, DAC0_inst|Add3~36, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[18]\, DAC0_inst|dac_out_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[18]\, DAC0_inst|dac_out_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~13\, DAC0_inst|dac_out_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~38\, DAC0_inst|Add3~38, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[19]\, DAC0_inst|dac_out_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[19]\, DAC0_inst|dac_out_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~12\, DAC0_inst|dac_out_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~40\, DAC0_inst|Add3~40, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[20]\, DAC0_inst|dac_out_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~11\, DAC0_inst|dac_out_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~42\, DAC0_inst|Add3~42, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[21]\, DAC0_inst|dac_out_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~10\, DAC0_inst|dac_out_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~44\, DAC0_inst|Add3~44, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[22]\, DAC0_inst|dac_out_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~9\, DAC0_inst|dac_out_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~46\, DAC0_inst|Add3~46, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[23]\, DAC0_inst|dac_out_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~8\, DAC0_inst|dac_out_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~48\, DAC0_inst|Add3~48, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[24]\, DAC0_inst|dac_out_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[24]\, DAC0_inst|dac_out_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~7\, DAC0_inst|dac_out_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~50\, DAC0_inst|Add3~50, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[25]\, DAC0_inst|dac_out_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~6\, DAC0_inst|dac_out_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~52\, DAC0_inst|Add3~52, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[26]\, DAC0_inst|dac_out_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~5\, DAC0_inst|dac_out_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~54\, DAC0_inst|Add3~54, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[27]\, DAC0_inst|dac_out_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~4\, DAC0_inst|dac_out_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~56\, DAC0_inst|Add3~56, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[28]\, DAC0_inst|dac_out_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_read[28]\, DAC0_inst|dac_out_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~3\, DAC0_inst|dac_out_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~58\, DAC0_inst|Add3~58, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[29]\, DAC0_inst|dac_out_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~2\, DAC0_inst|dac_out_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~60\, DAC0_inst|Add3~60, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i[30]\, DAC0_inst|dac_out_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out_i~1\, DAC0_inst|dac_out_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Add3~62\, DAC0_inst|Add3~62, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector14~0\, DAC0_inst|Selector14~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[11]\, DAC0_inst|dac_out[11], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector15~0\, DAC0_inst|Selector15~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[10]\, DAC0_inst|dac_out[10], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector16~0\, DAC0_inst|Selector16~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[9]\, DAC0_inst|dac_out[9], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector17~0\, DAC0_inst|Selector17~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[8]\, DAC0_inst|dac_out[8], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector18~0\, DAC0_inst|Selector18~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[7]\, DAC0_inst|dac_out[7], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector19~0\, DAC0_inst|Selector19~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[6]\, DAC0_inst|dac_out[6], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector20~0\, DAC0_inst|Selector20~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[5]\, DAC0_inst|dac_out[5], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector21~0\, DAC0_inst|Selector21~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[4]\, DAC0_inst|dac_out[4], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector22~0\, DAC0_inst|Selector22~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[3]\, DAC0_inst|dac_out[3], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector23~0\, DAC0_inst|Selector23~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[2]\, DAC0_inst|dac_out[2], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector24~0\, DAC0_inst|Selector24~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[1]\, DAC0_inst|dac_out[1], DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|Selector25~0\, DAC0_inst|Selector25~0, DE0_myfirstfpga, 1
instance = comp, \DAC0_inst|dac_out[0]\, DAC0_inst|dac_out[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[31]~0\, DAC1_inst|dac_out_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[31]\, DAC1_inst|dac_out_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[31]\, DAC1_inst|dac_out_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~0\, DAC1_inst|dac_out_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[31]~0\, DAC1_inst|dac_dV_read[31]~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[31]\, DAC1_inst|dac_dV_read[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector49~0\, DAC1_inst|Selector49~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[31]\, DAC1_inst|dac_dV_i[31], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~0\, DAC1_inst|dac_dV_i~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[30]\, DAC1_inst|dac_dV_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector50~0\, DAC1_inst|Selector50~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[30]\, DAC1_inst|dac_dV_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~1\, DAC1_inst|dac_dV_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[29]\, DAC1_inst|dac_out_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[29]\, DAC1_inst|dac_dV_read[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector51~0\, DAC1_inst|Selector51~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[29]\, DAC1_inst|dac_dV_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~2\, DAC1_inst|dac_dV_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[28]\, DAC1_inst|dac_dV_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector52~0\, DAC1_inst|Selector52~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[28]\, DAC1_inst|dac_dV_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~3\, DAC1_inst|dac_dV_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[28]\, DAC1_inst|dac_out_read[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[27]\, DAC1_inst|dac_dV_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector53~0\, DAC1_inst|Selector53~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[27]\, DAC1_inst|dac_dV_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~4\, DAC1_inst|dac_dV_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[26]\, DAC1_inst|dac_dV_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector54~0\, DAC1_inst|Selector54~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[26]\, DAC1_inst|dac_dV_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~5\, DAC1_inst|dac_dV_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[25]\, DAC1_inst|dac_dV_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector55~0\, DAC1_inst|Selector55~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[25]\, DAC1_inst|dac_dV_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~6\, DAC1_inst|dac_dV_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[25]\, DAC1_inst|dac_out_read[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[24]\, DAC1_inst|dac_dV_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector56~0\, DAC1_inst|Selector56~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[24]\, DAC1_inst|dac_dV_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~7\, DAC1_inst|dac_dV_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[24]\, DAC1_inst|dac_out_read[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[23]\, DAC1_inst|dac_dV_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector57~0\, DAC1_inst|Selector57~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[23]\, DAC1_inst|dac_dV_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~8\, DAC1_inst|dac_dV_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector58~0\, DAC1_inst|Selector58~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[22]\, DAC1_inst|dac_dV_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[22]\, DAC1_inst|dac_dV_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~9\, DAC1_inst|dac_dV_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[21]\, DAC1_inst|dac_dV_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector59~0\, DAC1_inst|Selector59~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[21]\, DAC1_inst|dac_dV_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~10\, DAC1_inst|dac_dV_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[20]\, DAC1_inst|dac_dV_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector60~0\, DAC1_inst|Selector60~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[20]\, DAC1_inst|dac_dV_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~11\, DAC1_inst|dac_dV_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[19]\, DAC1_inst|dac_dV_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector61~0\, DAC1_inst|Selector61~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[19]\, DAC1_inst|dac_dV_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~12\, DAC1_inst|dac_dV_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[18]\, DAC1_inst|dac_dV_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector62~0\, DAC1_inst|Selector62~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[18]\, DAC1_inst|dac_dV_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~13\, DAC1_inst|dac_dV_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[18]\, DAC1_inst|dac_out_read[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[17]\, DAC1_inst|dac_out_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[17]\, DAC1_inst|dac_dV_read[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector63~0\, DAC1_inst|Selector63~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[17]\, DAC1_inst|dac_dV_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~14\, DAC1_inst|dac_dV_i~14, DE0_myfirstfpga, 1
instance = comp, \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15\, mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[16]\, DAC1_inst|dac_dV_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector64~0\, DAC1_inst|Selector64~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[16]\, DAC1_inst|dac_dV_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~15\, DAC1_inst|dac_dV_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[16]\, DAC1_inst|dac_out_read[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[15]~1\, DAC1_inst|dac_dV_read[15]~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[15]\, DAC1_inst|dac_dV_read[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector65~0\, DAC1_inst|Selector65~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[15]\, DAC1_inst|dac_dV_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~16\, DAC1_inst|dac_dV_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[14]\, DAC1_inst|dac_dV_read[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector66~0\, DAC1_inst|Selector66~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[14]\, DAC1_inst|dac_dV_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~17\, DAC1_inst|dac_dV_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[13]\, DAC1_inst|dac_dV_read[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector67~0\, DAC1_inst|Selector67~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[13]\, DAC1_inst|dac_dV_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~18\, DAC1_inst|dac_dV_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[12]\, DAC1_inst|dac_dV_read[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector68~0\, DAC1_inst|Selector68~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[12]\, DAC1_inst|dac_dV_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~19\, DAC1_inst|dac_dV_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[11]\, DAC1_inst|dac_dV_read[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector69~0\, DAC1_inst|Selector69~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[11]\, DAC1_inst|dac_dV_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~20\, DAC1_inst|dac_dV_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[10]\, DAC1_inst|dac_dV_read[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector70~0\, DAC1_inst|Selector70~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[10]\, DAC1_inst|dac_dV_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~21\, DAC1_inst|dac_dV_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[9]\, DAC1_inst|dac_dV_read[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector71~0\, DAC1_inst|Selector71~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[9]\, DAC1_inst|dac_dV_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~22\, DAC1_inst|dac_dV_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[8]\, DAC1_inst|dac_dV_read[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector72~0\, DAC1_inst|Selector72~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[8]\, DAC1_inst|dac_dV_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~23\, DAC1_inst|dac_dV_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[7]\, DAC1_inst|dac_dV_read[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector73~0\, DAC1_inst|Selector73~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[7]\, DAC1_inst|dac_dV_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~24\, DAC1_inst|dac_dV_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[6]\, DAC1_inst|dac_dV_read[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector74~0\, DAC1_inst|Selector74~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[6]\, DAC1_inst|dac_dV_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~25\, DAC1_inst|dac_dV_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[5]\, DAC1_inst|dac_dV_read[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector75~0\, DAC1_inst|Selector75~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[5]\, DAC1_inst|dac_dV_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~26\, DAC1_inst|dac_dV_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[4]\, DAC1_inst|dac_dV_read[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector76~0\, DAC1_inst|Selector76~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[4]\, DAC1_inst|dac_dV_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~27\, DAC1_inst|dac_dV_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[3]\, DAC1_inst|dac_dV_read[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector77~0\, DAC1_inst|Selector77~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[3]\, DAC1_inst|dac_dV_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~28\, DAC1_inst|dac_dV_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[2]\, DAC1_inst|dac_dV_read[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector78~0\, DAC1_inst|Selector78~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[2]\, DAC1_inst|dac_dV_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~29\, DAC1_inst|dac_dV_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[1]\, DAC1_inst|dac_dV_read[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector79~0\, DAC1_inst|Selector79~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[1]\, DAC1_inst|dac_dV_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~30\, DAC1_inst|dac_dV_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_read[0]\, DAC1_inst|dac_dV_read[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector80~0\, DAC1_inst|Selector80~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i[0]\, DAC1_inst|dac_dV_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_dV_i~31\, DAC1_inst|dac_dV_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~0\, DAC1_inst|Add3~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[0]\, DAC1_inst|dac_out_i[0], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~31\, DAC1_inst|dac_out_i~31, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~2\, DAC1_inst|Add3~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[1]\, DAC1_inst|dac_out_i[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~30\, DAC1_inst|dac_out_i~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~4\, DAC1_inst|Add3~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[2]\, DAC1_inst|dac_out_i[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~29\, DAC1_inst|dac_out_i~29, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~6\, DAC1_inst|Add3~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[3]\, DAC1_inst|dac_out_i[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~28\, DAC1_inst|dac_out_i~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~8\, DAC1_inst|Add3~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[4]\, DAC1_inst|dac_out_i[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~27\, DAC1_inst|dac_out_i~27, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~10\, DAC1_inst|Add3~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[5]\, DAC1_inst|dac_out_i[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~26\, DAC1_inst|dac_out_i~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~12\, DAC1_inst|Add3~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[6]\, DAC1_inst|dac_out_i[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~25\, DAC1_inst|dac_out_i~25, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~14\, DAC1_inst|Add3~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[7]\, DAC1_inst|dac_out_i[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~24\, DAC1_inst|dac_out_i~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~16\, DAC1_inst|Add3~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[8]\, DAC1_inst|dac_out_i[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~23\, DAC1_inst|dac_out_i~23, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~18\, DAC1_inst|Add3~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[9]\, DAC1_inst|dac_out_i[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~22\, DAC1_inst|dac_out_i~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~20\, DAC1_inst|Add3~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[10]\, DAC1_inst|dac_out_i[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~21\, DAC1_inst|dac_out_i~21, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~22\, DAC1_inst|Add3~22, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[11]\, DAC1_inst|dac_out_i[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~20\, DAC1_inst|dac_out_i~20, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~24\, DAC1_inst|Add3~24, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[12]\, DAC1_inst|dac_out_i[12], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~19\, DAC1_inst|dac_out_i~19, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~26\, DAC1_inst|Add3~26, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[13]\, DAC1_inst|dac_out_i[13], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~18\, DAC1_inst|dac_out_i~18, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~28\, DAC1_inst|Add3~28, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[14]\, DAC1_inst|dac_out_i[14], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~17\, DAC1_inst|dac_out_i~17, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~30\, DAC1_inst|Add3~30, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[15]\, DAC1_inst|dac_out_i[15], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~16\, DAC1_inst|dac_out_i~16, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~32\, DAC1_inst|Add3~32, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[16]\, DAC1_inst|dac_out_i[16], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~15\, DAC1_inst|dac_out_i~15, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~34\, DAC1_inst|Add3~34, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[17]\, DAC1_inst|dac_out_i[17], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~14\, DAC1_inst|dac_out_i~14, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~36\, DAC1_inst|Add3~36, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[18]\, DAC1_inst|dac_out_i[18], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~13\, DAC1_inst|dac_out_i~13, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~38\, DAC1_inst|Add3~38, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[19]\, DAC1_inst|dac_out_i[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[19]\, DAC1_inst|dac_out_read[19], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~12\, DAC1_inst|dac_out_i~12, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~40\, DAC1_inst|Add3~40, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[20]\, DAC1_inst|dac_out_i[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[20]\, DAC1_inst|dac_out_read[20], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~11\, DAC1_inst|dac_out_i~11, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~42\, DAC1_inst|Add3~42, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[21]\, DAC1_inst|dac_out_i[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[21]\, DAC1_inst|dac_out_read[21], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~10\, DAC1_inst|dac_out_i~10, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~44\, DAC1_inst|Add3~44, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[22]\, DAC1_inst|dac_out_i[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[22]\, DAC1_inst|dac_out_read[22], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~9\, DAC1_inst|dac_out_i~9, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~46\, DAC1_inst|Add3~46, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[23]\, DAC1_inst|dac_out_i[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[23]\, DAC1_inst|dac_out_read[23], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~8\, DAC1_inst|dac_out_i~8, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~48\, DAC1_inst|Add3~48, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[24]\, DAC1_inst|dac_out_i[24], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~7\, DAC1_inst|dac_out_i~7, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~50\, DAC1_inst|Add3~50, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[25]\, DAC1_inst|dac_out_i[25], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~6\, DAC1_inst|dac_out_i~6, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~52\, DAC1_inst|Add3~52, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[26]\, DAC1_inst|dac_out_i[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[26]\, DAC1_inst|dac_out_read[26], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~5\, DAC1_inst|dac_out_i~5, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~54\, DAC1_inst|Add3~54, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[27]\, DAC1_inst|dac_out_i[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[27]\, DAC1_inst|dac_out_read[27], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~4\, DAC1_inst|dac_out_i~4, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~56\, DAC1_inst|Add3~56, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[28]\, DAC1_inst|dac_out_i[28], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~3\, DAC1_inst|dac_out_i~3, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~58\, DAC1_inst|Add3~58, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[29]\, DAC1_inst|dac_out_i[29], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~2\, DAC1_inst|dac_out_i~2, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~60\, DAC1_inst|Add3~60, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i[30]\, DAC1_inst|dac_out_i[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_read[30]\, DAC1_inst|dac_out_read[30], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out_i~1\, DAC1_inst|dac_out_i~1, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Add3~62\, DAC1_inst|Add3~62, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector14~0\, DAC1_inst|Selector14~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[11]\, DAC1_inst|dac_out[11], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector15~0\, DAC1_inst|Selector15~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[10]\, DAC1_inst|dac_out[10], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector16~0\, DAC1_inst|Selector16~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[9]\, DAC1_inst|dac_out[9], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector17~0\, DAC1_inst|Selector17~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[8]\, DAC1_inst|dac_out[8], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector18~0\, DAC1_inst|Selector18~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[7]\, DAC1_inst|dac_out[7], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector19~0\, DAC1_inst|Selector19~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[6]\, DAC1_inst|dac_out[6], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector20~0\, DAC1_inst|Selector20~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[5]\, DAC1_inst|dac_out[5], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector21~0\, DAC1_inst|Selector21~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[4]\, DAC1_inst|dac_out[4], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector22~0\, DAC1_inst|Selector22~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[3]\, DAC1_inst|dac_out[3], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector23~0\, DAC1_inst|Selector23~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[2]\, DAC1_inst|dac_out[2], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector24~0\, DAC1_inst|Selector24~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[1]\, DAC1_inst|dac_out[1], DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|Selector25~0\, DAC1_inst|Selector25~0, DE0_myfirstfpga, 1
instance = comp, \DAC1_inst|dac_out[0]\, DAC1_inst|dac_out[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[3]\, logic_controller|logic_step[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[3]~feeder\, logic_controller|logic_step_read[3]~feeder, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[3]\, logic_controller|logic_step_read[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~2\, logic_controller|logic_step~2, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector36~0\, logic_controller|Selector36~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Logic[3]\, logic_controller|Logic[3], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[2]\, logic_controller|logic_step[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[2]~feeder\, logic_controller|logic_step_read[2]~feeder, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[2]\, logic_controller|logic_step_read[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~3\, logic_controller|logic_step~3, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector37~0\, logic_controller|Selector37~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Logic[2]\, logic_controller|Logic[2], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[1]~feeder\, logic_controller|logic_step_read[1]~feeder, DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[1]\, logic_controller|logic_step_read[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[1]\, logic_controller|logic_step[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~4\, logic_controller|logic_step~4, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector38~0\, logic_controller|Selector38~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Logic[1]\, logic_controller|Logic[1], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step[0]\, logic_controller|logic_step[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[0]\, logic_controller|logic_step_read[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step~5\, logic_controller|logic_step~5, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Selector39~0\, logic_controller|Selector39~0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|Logic[0]\, logic_controller|Logic[0], DE0_myfirstfpga, 1
instance = comp, \ADC_DOUT~input\, ADC_DOUT~input, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|n_count[1]\, ADC_CTRL_inst|n_count[1], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|n_count[2]\, ADC_CTRL_inst|n_count[2], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|n_count[3]\, ADC_CTRL_inst|n_count[3], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|n_count[0]\, ADC_CTRL_inst|n_count[0], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~11\, ADC_CTRL_inst|Equal16~11, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[10]~10\, ADC_CTRL_inst|adc_data[10]~10, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[10]\, ADC_CTRL_inst|adc_data[10], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[10]~11\, ADC_CTRL_inst|prv_adc_data[10]~11, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~0\, ADC_CTRL_inst|Equal16~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[11]~0\, ADC_CTRL_inst|prv_adc_data[11]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[10]\, ADC_CTRL_inst|prv_adc_data[10], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~12\, ADC_CTRL_inst|Equal16~12, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[11]~11\, ADC_CTRL_inst|adc_data[11]~11, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[11]\, ADC_CTRL_inst|adc_data[11], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[11]~12\, ADC_CTRL_inst|prv_adc_data[11]~12, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[11]\, ADC_CTRL_inst|prv_adc_data[11], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~8\, ADC_CTRL_inst|Equal16~8, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[7]~7\, ADC_CTRL_inst|adc_data[7]~7, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[7]\, ADC_CTRL_inst|adc_data[7], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[7]~8\, ADC_CTRL_inst|prv_adc_data[7]~8, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[7]\, ADC_CTRL_inst|prv_adc_data[7], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~9\, ADC_CTRL_inst|Equal16~9, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[8]~8\, ADC_CTRL_inst|adc_data[8]~8, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[8]\, ADC_CTRL_inst|adc_data[8], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[8]~9\, ADC_CTRL_inst|prv_adc_data[8]~9, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[8]\, ADC_CTRL_inst|prv_adc_data[8], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~10\, ADC_CTRL_inst|Equal16~10, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[9]~9\, ADC_CTRL_inst|adc_data[9]~9, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[9]\, ADC_CTRL_inst|adc_data[9], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[9]~10\, ADC_CTRL_inst|prv_adc_data[9]~10, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[9]\, ADC_CTRL_inst|prv_adc_data[9], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~2\, ADC_CTRL_inst|Equal16~2, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[1]~1\, ADC_CTRL_inst|adc_data[1]~1, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[1]\, ADC_CTRL_inst|adc_data[1], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[1]~2\, ADC_CTRL_inst|prv_adc_data[1]~2, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[1]\, ADC_CTRL_inst|prv_adc_data[1], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~3\, ADC_CTRL_inst|Equal16~3, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[2]~2\, ADC_CTRL_inst|adc_data[2]~2, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[2]\, ADC_CTRL_inst|adc_data[2], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[2]~3\, ADC_CTRL_inst|prv_adc_data[2]~3, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[2]\, ADC_CTRL_inst|prv_adc_data[2], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~4\, ADC_CTRL_inst|Equal16~4, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[3]~3\, ADC_CTRL_inst|adc_data[3]~3, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[3]\, ADC_CTRL_inst|adc_data[3], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[3]~4\, ADC_CTRL_inst|prv_adc_data[3]~4, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[3]\, ADC_CTRL_inst|prv_adc_data[3], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~1\, ADC_CTRL_inst|Equal16~1, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[0]~0\, ADC_CTRL_inst|adc_data[0]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[0]\, ADC_CTRL_inst|adc_data[0], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[0]~1\, ADC_CTRL_inst|prv_adc_data[0]~1, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[0]\, ADC_CTRL_inst|prv_adc_data[0], DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LessThan0~0\, ADC_INTERLOCK_inst|LessThan0~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~6\, ADC_CTRL_inst|Equal16~6, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[5]~5\, ADC_CTRL_inst|adc_data[5]~5, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[5]\, ADC_CTRL_inst|adc_data[5], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[5]~6\, ADC_CTRL_inst|prv_adc_data[5]~6, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[5]\, ADC_CTRL_inst|prv_adc_data[5], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~7\, ADC_CTRL_inst|Equal16~7, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[6]~6\, ADC_CTRL_inst|adc_data[6]~6, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[6]\, ADC_CTRL_inst|adc_data[6], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[6]~7\, ADC_CTRL_inst|prv_adc_data[6]~7, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[6]\, ADC_CTRL_inst|prv_adc_data[6], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|Equal16~5\, ADC_CTRL_inst|Equal16~5, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[4]~4\, ADC_CTRL_inst|adc_data[4]~4, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|adc_data[4]\, ADC_CTRL_inst|adc_data[4], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[4]~5\, ADC_CTRL_inst|prv_adc_data[4]~5, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_adc_data[4]\, ADC_CTRL_inst|prv_adc_data[4], DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LessThan0~1\, ADC_INTERLOCK_inst|LessThan0~1, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LessThan0~2\, ADC_INTERLOCK_inst|LessThan0~2, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LessThan0~3\, ADC_INTERLOCK_inst|LessThan0~3, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|led[1]~0\, ADC_INTERLOCK_inst|led[1]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|ch_reading[0]~0\, ADC_CTRL_inst|ch_reading[0]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|ch_reading[0]\, ADC_CTRL_inst|ch_reading[0], DE0_myfirstfpga, 1
instance = comp, \ADC_CTRL_inst|prv_ch_read[0]\, ADC_CTRL_inst|prv_ch_read[0], DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|led[1]\, ADC_INTERLOCK_inst|led[1], DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|led[0]~1\, ADC_INTERLOCK_inst|led[0]~1, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|led[0]\, ADC_INTERLOCK_inst|led[0], DE0_myfirstfpga, 1
instance = comp, \logic_controller|logic_step_read[6]\, logic_controller|logic_step_read[6], DE0_myfirstfpga, 1
instance = comp, \logic_controller|ADC_active~1\, logic_controller|ADC_active~1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|ADC_active\, logic_controller|ADC_active, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LOGIC1\, ADC_INTERLOCK_inst|LOGIC1, DE0_myfirstfpga, 1
instance = comp, \logic_controller|oLogic[1]~0\, logic_controller|oLogic[1]~0, DE0_myfirstfpga, 1
instance = comp, \ADC_INTERLOCK_inst|LOGIC0\, ADC_INTERLOCK_inst|LOGIC0, DE0_myfirstfpga, 1
instance = comp, \logic_controller|oLogic[0]~1\, logic_controller|oLogic[0]~1, DE0_myfirstfpga, 1
