# generated on Wed Dec  9 08:17:35
# Top Cell: fullsystem

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.189  |  0.442  | -0.189  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.567  |  0.000  | -0.567  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    3    |    0    |    3    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 60.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
