INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:47:06 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer11/outs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 2.016ns (44.273%)  route 2.538ns (55.727%))
  Logic Levels:           17  (CARRY4=11 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2026, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X43Y80         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/Q
                         net (fo=33, routed)          0.252     0.976    lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q
    SLICE_X42Y80         LUT3 (Prop_lut3_I0_O)        0.043     1.019 r  lsq3/handshake_lsq_lsq3_core/dataReg[31]_i_18__1/O
                         net (fo=1, routed)           0.331     1.350    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_0[0]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     1.626 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.626    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_10_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.676 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.676    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.726 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.726    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_11_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.873 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_10/O[3]
                         net (fo=2, routed)           0.260     2.133    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[15]
    SLICE_X40Y83         LUT5 (Prop_lut5_I1_O)        0.120     2.253 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_6/O
                         net (fo=33, routed)          0.413     2.667    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_7_0
    SLICE_X34Y85         LUT4 (Prop_lut4_I3_O)        0.043     2.710 r  lsq3/handshake_lsq_lsq3_core/dataReg[11]_i_4__1/O
                         net (fo=1, routed)           0.147     2.856    lsq3/handshake_lsq_lsq3_core/dataReg[11]_i_4__1_n_0
    SLICE_X34Y85         LUT5 (Prop_lut5_I4_O)        0.043     2.899 r  lsq3/handshake_lsq_lsq3_core/dataReg[11]_i_3__2/O
                         net (fo=1, routed)           0.095     2.994    lsq3/handshake_lsq_lsq3_core/dataReg[11]_i_3__2_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I5_O)        0.043     3.037 r  lsq3/handshake_lsq_lsq3_core/dataReg[11]_i_1__2/O
                         net (fo=3, routed)           0.255     3.292    load0/data_tehb/control/D[11]
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.043     3.335 r  load0/data_tehb/control/result_carry__1_i_1/O
                         net (fo=1, routed)           0.447     3.782    addi1/lhs[11]
    SLICE_X39Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.966 r  addi1/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.966    addi1/result_carry__1_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.015 r  addi1/result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.015    addi1/result_carry__2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     4.119 r  addi1/result_carry__3/O[0]
                         net (fo=2, routed)           0.338     4.457    addi1/dataReg_reg[19][0]
    SLICE_X38Y87         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     4.810 r  addi1/result__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.810    addi1/result__93_carry__3_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.860 r  addi1/result__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.860    addi1/result__93_carry__4_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.910 r  addi1/result__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.910    addi1/result__93_carry__5_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.062 r  addi1/result__93_carry__6/O[1]
                         net (fo=1, routed)           0.000     5.062    buffer11/D[29]
    SLICE_X38Y90         FDRE                                         r  buffer11/outs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2026, unset)         0.483     4.183    buffer11/clk
    SLICE_X38Y90         FDRE                                         r  buffer11/outs_reg[29]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.076     4.223    buffer11/outs_reg[29]
  -------------------------------------------------------------------
                         required time                          4.223    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                 -0.838    




