

================================================================
== Vivado HLS Report for 'list_multiply'
================================================================
* Date:           Mon Mar 27 20:20:19 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_list_multiply
* Solution:       test
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.96|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    3|    3|         2|          1|          1|     3|    yes   |
        |- Loop 2  |    3|    3|         1|          1|          1|     3|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    168|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     32|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     41|
|Register         |        -|      -|     110|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     110|    241|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |list_multiply_muxbkb_U1  |list_multiply_muxbkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_134_p2        |     +    |      0|  0|   2|           2|           1|
    |i_3_fu_204_p2        |     +    |      0|  0|   2|           2|           1|
    |exitcond1_fu_128_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_198_p2   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp5_fu_151_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_145_p2    |   icmp   |      0|  0|   1|           2|           1|
    |tmp_2_1_fu_170_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_2_fu_177_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_3_fu_184_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_5_fu_191_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_2_fu_163_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 168|          17|         168|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |a_Addr_A_orig  |  32|          3|   32|         96|
    |a_WEN_A        |   4|          2|    4|          8|
    |ap_NS_fsm      |   1|          6|    1|          6|
    |i_1_reg_117    |   2|          2|    2|          4|
    |i_reg_106      |   2|          2|    2|          4|
    +---------------+----+-----------+-----+-----------+
    |Total          |  41|         15|   41|        118|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond1_reg_228        |   1|   0|    1|          0|
    |i_1_reg_117              |   2|   0|    2|          0|
    |i_reg_106                |   2|   0|    2|          0|
    |sel_tmp5_reg_248         |   1|   0|    1|          0|
    |sel_tmp_reg_242          |   1|   0|    1|          0|
    |tmp_1_s_reg_82           |  32|   0|   32|          0|
    |tmp_2_4_reg_94           |  32|   0|   32|          0|
    |tmp_2_s_reg_70           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 110|   0|  110|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+---------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------+-----+-----+------------+---------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs | list_multiply | return value |
|ap_rst    |  in |    1| ap_ctrl_hs | list_multiply | return value |
|ap_start  |  in |    1| ap_ctrl_hs | list_multiply | return value |
|ap_done   | out |    1| ap_ctrl_hs | list_multiply | return value |
|ap_idle   | out |    1| ap_ctrl_hs | list_multiply | return value |
|ap_ready  | out |    1| ap_ctrl_hs | list_multiply | return value |
|a_Addr_A  | out |   32|    bram    |       a       |     array    |
|a_EN_A    | out |    1|    bram    |       a       |     array    |
|a_WEN_A   | out |    4|    bram    |       a       |     array    |
|a_Din_A   | out |   32|    bram    |       a       |     array    |
|a_Dout_A  |  in |   32|    bram    |       a       |     array    |
|a_Clk_A   | out |    1|    bram    |       a       |     array    |
|a_Rst_A   | out |    1|    bram    |       a       |     array    |
+----------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 1, States = { 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (exitcond)
	5  / (!exitcond)
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_7 (2)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x i32]* %a) nounwind, !map !7

ST_1: StgValue_8 (3)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @list_multiply_str) nounwind

ST_1: StgValue_9 (4)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface([3 x i32]* %a, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([3 x i32]* %a, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_11 (6)  [1/1] 1.57ns  loc: ../list_multiply.c:19
:4  br label %1


 <State 2>: 2.39ns
ST_2: tmp_2_s (8)  [1/1] 0.00ns
:0  %tmp_2_s = phi i32 [ undef, %0 ], [ %tmp_2_1, %_ifconv ]

ST_2: tmp_1_s (9)  [1/1] 0.00ns
:1  %tmp_1_s = phi i32 [ undef, %0 ], [ %tmp_2_3, %_ifconv ]

ST_2: tmp_2_4 (10)  [1/1] 0.00ns
:2  %tmp_2_4 = phi i32 [ undef, %0 ], [ %tmp_2_5, %_ifconv ]

ST_2: i (11)  [1/1] 0.00ns
:3  %i = phi i2 [ 0, %0 ], [ %i_2, %_ifconv ]

ST_2: exitcond1 (12)  [1/1] 1.54ns  loc: ../list_multiply.c:19
:4  %exitcond1 = icmp eq i2 %i, -1

ST_2: i_2 (13)  [1/1] 0.75ns  loc: ../list_multiply.c:19
:5  %i_2 = add i2 %i, 1

ST_2: StgValue_18 (14)  [1/1] 0.00ns  loc: ../list_multiply.c:19
:6  br i1 %exitcond1, label %.preheader.preheader, label %_ifconv

ST_2: tmp_1 (19)  [1/1] 0.00ns  loc: ../list_multiply.c:21
_ifconv:3  %tmp_1 = zext i2 %i to i64

ST_2: a_addr (20)  [1/1] 0.00ns  loc: ../list_multiply.c:21
_ifconv:4  %a_addr = getelementptr [3 x i32]* %a, i64 0, i64 %tmp_1

ST_2: a_load (21)  [2/2] 2.39ns  loc: ../list_multiply.c:21
_ifconv:5  %a_load = load i32* %a_addr, align 4

ST_2: sel_tmp (23)  [1/1] 1.54ns  loc: ../list_multiply.c:19
_ifconv:7  %sel_tmp = icmp eq i2 %i, 1

ST_2: sel_tmp5 (25)  [1/1] 1.54ns  loc: ../list_multiply.c:19
_ifconv:9  %sel_tmp5 = icmp eq i2 %i, 0


 <State 3>: 3.76ns
ST_3: empty (16)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_3: tmp (17)  [1/1] 0.00ns  loc: ../list_multiply.c:19
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

ST_3: StgValue_26 (18)  [1/1] 0.00ns  loc: ../list_multiply.c:20
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: a_load (21)  [1/2] 2.39ns  loc: ../list_multiply.c:21
_ifconv:5  %a_load = load i32* %a_addr, align 4

ST_3: tmp_2_7 (22)  [1/1] 0.00ns  loc: ../list_multiply.c:21
_ifconv:6  %tmp_2_7 = shl i32 %a_load, 1

ST_3: tmp_2 (24)  [1/1] 0.00ns  loc: ../list_multiply.c:19 (grouped into LUT with out node tmp_2_1)
_ifconv:8  %tmp_2 = select i1 %sel_tmp, i32 %tmp_2_s, i32 %tmp_2_7

ST_3: tmp_2_1 (26)  [1/1] 1.37ns  loc: ../list_multiply.c:19 (out node of the LUT)
_ifconv:10  %tmp_2_1 = select i1 %sel_tmp5, i32 %tmp_2_s, i32 %tmp_2

ST_3: tmp_2_2 (27)  [1/1] 0.00ns  loc: ../list_multiply.c:19 (grouped into LUT with out node tmp_2_3)
_ifconv:11  %tmp_2_2 = select i1 %sel_tmp, i32 %tmp_2_7, i32 %tmp_1_s

ST_3: tmp_2_3 (28)  [1/1] 1.37ns  loc: ../list_multiply.c:19 (out node of the LUT)
_ifconv:12  %tmp_2_3 = select i1 %sel_tmp5, i32 %tmp_1_s, i32 %tmp_2_2

ST_3: tmp_2_5 (29)  [1/1] 1.37ns  loc: ../list_multiply.c:19
_ifconv:13  %tmp_2_5 = select i1 %sel_tmp5, i32 %tmp_2_7, i32 %tmp_2_4

ST_3: empty_2 (30)  [1/1] 0.00ns  loc: ../list_multiply.c:22
_ifconv:14  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp) nounwind

ST_3: StgValue_35 (31)  [1/1] 0.00ns  loc: ../list_multiply.c:19
_ifconv:15  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_36 (33)  [1/1] 1.57ns  loc: ../list_multiply.c:24
.preheader.preheader:0  br label %.preheader


 <State 5>: 3.96ns
ST_5: i_1 (35)  [1/1] 0.00ns
.preheader:0  %i_1 = phi i2 [ %i_3, %2 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (36)  [1/1] 1.54ns  loc: ../list_multiply.c:24
.preheader:1  %exitcond = icmp eq i2 %i_1, -1

ST_5: i_3 (37)  [1/1] 0.75ns  loc: ../list_multiply.c:24
.preheader:2  %i_3 = add i2 %i_1, 1

ST_5: StgValue_40 (38)  [1/1] 0.00ns  loc: ../list_multiply.c:24
.preheader:3  br i1 %exitcond, label %3, label %2

ST_5: empty_3 (40)  [1/1] 0.00ns
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_5: tmp_3 (41)  [1/1] 0.00ns  loc: ../list_multiply.c:24
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

ST_5: StgValue_43 (42)  [1/1] 0.00ns  loc: ../list_multiply.c:25
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_4 (43)  [1/1] 0.00ns  loc: ../list_multiply.c:27
:3  %tmp_4 = zext i2 %i_1 to i64

ST_5: tmp_2_6 (44)  [1/1] 1.57ns  loc: ../list_multiply.c:19
:4  %tmp_2_6 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %tmp_2_4, i32 %tmp_1_s, i32 %tmp_2_s, i2 %i_1) nounwind

ST_5: a_addr_1 (45)  [1/1] 0.00ns  loc: ../list_multiply.c:27
:5  %a_addr_1 = getelementptr [3 x i32]* %a, i64 0, i64 %tmp_4

ST_5: StgValue_47 (46)  [1/1] 2.39ns  loc: ../list_multiply.c:27
:6  store i32 %tmp_2_6, i32* %a_addr_1, align 4

ST_5: empty_7 (47)  [1/1] 0.00ns  loc: ../list_multiply.c:28
:7  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_5: StgValue_49 (48)  [1/1] 0.00ns  loc: ../list_multiply.c:24
:8  br label %.preheader


 <State 6>: 0.00ns
ST_6: StgValue_50 (50)  [1/1] 0.00ns  loc: ../list_multiply.c:30
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specbitsmap      ) [ 0000000]
StgValue_8  (spectopmodule    ) [ 0000000]
StgValue_9  (specinterface    ) [ 0000000]
StgValue_10 (specmemcore      ) [ 0000000]
StgValue_11 (br               ) [ 0111000]
tmp_2_s     (phi              ) [ 0011110]
tmp_1_s     (phi              ) [ 0011110]
tmp_2_4     (phi              ) [ 0011110]
i           (phi              ) [ 0010000]
exitcond1   (icmp             ) [ 0011000]
i_2         (add              ) [ 0111000]
StgValue_18 (br               ) [ 0000000]
tmp_1       (zext             ) [ 0000000]
a_addr      (getelementptr    ) [ 0011000]
sel_tmp     (icmp             ) [ 0011000]
sel_tmp5    (icmp             ) [ 0011000]
empty       (speclooptripcount) [ 0000000]
tmp         (specregionbegin  ) [ 0000000]
StgValue_26 (specpipeline     ) [ 0000000]
a_load      (load             ) [ 0000000]
tmp_2_7     (shl              ) [ 0000000]
tmp_2       (select           ) [ 0000000]
tmp_2_1     (select           ) [ 0111000]
tmp_2_2     (select           ) [ 0000000]
tmp_2_3     (select           ) [ 0111000]
tmp_2_5     (select           ) [ 0111000]
empty_2     (specregionend    ) [ 0000000]
StgValue_35 (br               ) [ 0111000]
StgValue_36 (br               ) [ 0000110]
i_1         (phi              ) [ 0000010]
exitcond    (icmp             ) [ 0000010]
i_3         (add              ) [ 0000110]
StgValue_40 (br               ) [ 0000000]
empty_3     (speclooptripcount) [ 0000000]
tmp_3       (specregionbegin  ) [ 0000000]
StgValue_43 (specpipeline     ) [ 0000000]
tmp_4       (zext             ) [ 0000000]
tmp_2_6     (mux              ) [ 0000000]
a_addr_1    (getelementptr    ) [ 0000000]
StgValue_47 (store            ) [ 0000000]
empty_7     (specregionend    ) [ 0000000]
StgValue_49 (br               ) [ 0000110]
StgValue_50 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="list_multiply_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="2" slack="0"/>
<pin id="54" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="2" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="0"/>
<pin id="60" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="a_load/2 StgValue_47/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="2" slack="0"/>
<pin id="66" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="70" class="1005" name="tmp_2_s_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_s (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_2_s_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_s/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="tmp_1_s_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_s (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_1_s_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_1_s/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="tmp_2_4_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_4 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_2_4_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2_4/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_1_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="1"/>
<pin id="119" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_1_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="1" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sel_tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sel_tmp5_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_2_7_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2_7/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_2_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_1/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_2_2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_2/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_2_3_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_3/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_2_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="1"/>
<pin id="195" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_5/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="exitcond_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_2_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2"/>
<pin id="218" dir="0" index="2" bw="32" slack="2"/>
<pin id="219" dir="0" index="3" bw="32" slack="2"/>
<pin id="220" dir="0" index="4" bw="2" slack="0"/>
<pin id="221" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_2_6/5 "/>
</bind>
</comp>

<comp id="228" class="1005" name="exitcond1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="a_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="sel_tmp_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="248" class="1005" name="sel_tmp5_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_2_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_2_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_2_5_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="i_3_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="62" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="110" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="110" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="110" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="149"><net_src comp="110" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="110" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="57" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="70" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="157" pin="2"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="70" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="163" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="157" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="82" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="82" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="157" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="94" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="121" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="121" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="121" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="94" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="82" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="225"><net_src comp="70" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="226"><net_src comp="121" pin="4"/><net_sink comp="215" pin=4"/></net>

<net id="227"><net_src comp="215" pin="5"/><net_sink comp="57" pin=1"/></net>

<net id="231"><net_src comp="128" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="134" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="240"><net_src comp="50" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="245"><net_src comp="145" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="251"><net_src comp="151" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="258"><net_src comp="170" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="263"><net_src comp="184" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="268"><net_src comp="191" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="276"><net_src comp="204" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {5 }
 - Input state : 
	Port: list_multiply : a | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_18 : 2
		tmp_1 : 1
		a_addr : 2
		a_load : 3
		sel_tmp : 1
		sel_tmp5 : 1
	State 3
		tmp_2_7 : 1
		tmp_2 : 1
		tmp_2_1 : 2
		tmp_2_2 : 1
		tmp_2_3 : 2
		tmp_2_5 : 1
		empty_2 : 1
	State 4
	State 5
		exitcond : 1
		i_3 : 1
		StgValue_40 : 2
		tmp_4 : 1
		tmp_2_6 : 1
		a_addr_1 : 2
		StgValue_47 : 3
		empty_7 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |   tmp_2_fu_163   |    0    |    32   |
|          |  tmp_2_1_fu_170  |    0    |    32   |
|  select  |  tmp_2_2_fu_177  |    0    |    32   |
|          |  tmp_2_3_fu_184  |    0    |    32   |
|          |  tmp_2_5_fu_191  |    0    |    32   |
|----------|------------------|---------|---------|
|    mux   |  tmp_2_6_fu_215  |    0    |    32   |
|----------|------------------|---------|---------|
|          | exitcond1_fu_128 |    0    |    1    |
|   icmp   |  sel_tmp_fu_145  |    0    |    1    |
|          |  sel_tmp5_fu_151 |    0    |    1    |
|          |  exitcond_fu_198 |    0    |    1    |
|----------|------------------|---------|---------|
|    add   |    i_2_fu_134    |    0    |    2    |
|          |    i_3_fu_204    |    0    |    2    |
|----------|------------------|---------|---------|
|   zext   |   tmp_1_fu_140   |    0    |    0    |
|          |   tmp_4_fu_210   |    0    |    0    |
|----------|------------------|---------|---------|
|    shl   |  tmp_2_7_fu_157  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   200   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_addr_reg_237 |    2   |
|exitcond1_reg_228|    1   |
|   i_1_reg_117   |    2   |
|   i_2_reg_232   |    2   |
|   i_3_reg_273   |    2   |
|    i_reg_106    |    2   |
| sel_tmp5_reg_248|    1   |
| sel_tmp_reg_242 |    1   |
|  tmp_1_s_reg_82 |   32   |
| tmp_2_1_reg_255 |   32   |
| tmp_2_3_reg_260 |   32   |
|  tmp_2_4_reg_94 |   32   |
| tmp_2_5_reg_265 |   32   |
|  tmp_2_s_reg_70 |   32   |
+-----------------+--------+
|      Total      |   205  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   3  |   2  |    6   ||    2    |
|  tmp_2_s_reg_70  |  p0  |   2  |  32  |   64   ||    32   |
|  tmp_1_s_reg_82  |  p0  |   2  |  32  |   64   ||    32   |
|  tmp_2_4_reg_94  |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   198  ||  6.284  ||    98   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   200  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   98   |
|  Register |    -   |   205  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   205  |   298  |
+-----------+--------+--------+--------+
