xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
Conv_2_Weight_Buf.v,verilog,xil_defaultlib,../../../../../MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Conv_2_Weight_Buf/sim/Conv_2_Weight_Buf.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
