// Seed: 37794446
module module_0;
  module_2 modCall_1 ();
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  genvar id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign id_2 = 1'b0;
endmodule
module module_2;
  wire id_2;
endmodule
module module_3 (
    input uwire id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    input tri0 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wand id_9,
    output supply1 id_10,
    output supply1 id_11
);
  module_2 modCall_1 ();
endmodule
