#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb 22 12:20:09 2025
# Process ID         : 190253
# Current directory  : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1
# Command line       : vivado -log xilinx_pcie4_uscale_ep.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pcie4_uscale_ep.tcl -notrace
# Log file           : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep.vdi
# Journal file       : /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/vivado.jou
# Running On         : zen
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2000.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16089 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20384 MB
# Available Virtual  : 17395 MB
#-----------------------------------------------------------
source xilinx_pcie4_uscale_ep.tcl -notrace
Command: link_design -top xilinx_pcie4_uscale_ep -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'mem_clk_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.dcp' for cell 'pcie4_uscale_plus_0_i'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2461.145 ; gain = 0.000 ; free physical = 6672 ; free virtual = 15131
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_0_i/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_0_i/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_impl_x0y0.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:226]
set_switching_activity: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4196.215 ; gain = 1615.012 ; free physical = 5392 ; free virtual = 13851
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1839' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:233]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1840' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:235]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'REQP-1857' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:237]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:248]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:249]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:253]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:254]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:256]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:257]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:258]
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'mem_clk_inst/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-2] Deriving generated clocks [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'sys_rst_n'. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:185]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc:185]
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/imports/xilinx_pcie4_uscale_plus_x0y0.xdc]
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
Finished Parsing XDC File [/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_0_i/inst'
INFO: [Project 1-1714] 21 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 54 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4196.215 ; gain = 0.000 ; free physical = 5391 ; free virtual = 13850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

14 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 4196.215 ; gain = 2718.953 ; free physical = 5391 ; free virtual = 13850
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.42 . Memory (MB): peak = 4196.215 ; gain = 0.000 ; free physical = 5376 ; free virtual = 13835

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 243a6f600

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4196.215 ; gain = 0.000 ; free physical = 5375 ; free virtual = 13834

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 243a6f600

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5209 ; free virtual = 13668

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 243a6f600

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5209 ; free virtual = 13668
Phase 1 Initialization | Checksum: 243a6f600

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5209 ; free virtual = 13668

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 243a6f600

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5208 ; free virtual = 13667

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 243a6f600

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5208 ; free virtual = 13667
Phase 2 Timer Update And Timing Data Collection | Checksum: 243a6f600

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5208 ; free virtual = 13667

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 17 inverter(s) to 834 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2fa4bdf40

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5208 ; free virtual = 13667
Retarget | Checksum: 2fa4bdf40
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 20 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 20 load pin(s).
Phase 4 Constant propagation | Checksum: 31b2f85da

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Constant propagation | Checksum: 31b2f85da
INFO: [Opt 31-389] Phase Constant propagation created 206 cells and removed 842 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Phase 5 Sweep | Checksum: 2f0a3e5b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Sweep | Checksum: 2f0a3e5b4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2840 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2f0a3e5b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
BUFG optimization | Checksum: 2f0a3e5b4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2f0a3e5b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Shift Register Optimization | Checksum: 2f0a3e5b4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2f7bb1dab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Post Processing Netlist | Checksum: 2f7bb1dab
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 242fbabf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Phase 9.2 Verifying Netlist Connectivity | Checksum: 242fbabf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Phase 9 Finalization | Checksum: 242fbabf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              20  |                                              2  |
|  Constant propagation         |             206  |             842  |                                              0  |
|  Sweep                        |               0  |            2840  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 242fbabf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4225.184 ; gain = 0.000 ; free physical = 5207 ; free virtual = 13666

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 38 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 12 Total Ports: 76
Ending PowerOpt Patch Enables Task | Checksum: 26f4b091e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5111 ; free virtual = 13570
Ending Power Optimization Task | Checksum: 26f4b091e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.312 ; gain = 213.129 ; free physical = 5111 ; free virtual = 13570

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2e4ac4ce5

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5103 ; free virtual = 13563
Ending Final Cleanup Task | Checksum: 2e4ac4ce5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5103 ; free virtual = 13563

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5103 ; free virtual = 13563
Ending Netlist Obfuscation Task | Checksum: 2e4ac4ce5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5103 ; free virtual = 13563
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4438.312 ; gain = 242.098 ; free physical = 5103 ; free virtual = 13563
INFO: [Vivado 12-24828] Executing command : report_drc -file xilinx_pcie4_uscale_ep_drc_opted.rpt -pb xilinx_pcie4_uscale_ep_drc_opted.pb -rpx xilinx_pcie4_uscale_ep_drc_opted.rpx
Command: report_drc -file xilinx_pcie4_uscale_ep_drc_opted.rpt -pb xilinx_pcie4_uscale_ep_drc_opted.pb -rpx xilinx_pcie4_uscale_ep_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5084 ; free virtual = 13544
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5084 ; free virtual = 13546
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5084 ; free virtual = 13546
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5080 ; free virtual = 13543
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5080 ; free virtual = 13543
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5077 ; free virtual = 13543
Write Physdb Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5076 ; free virtual = 13542
INFO: [Common 17-1381] The checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5059 ; free virtual = 13521
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2356211ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5059 ; free virtual = 13521
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5059 ; free virtual = 13521

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c81fd071

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5060 ; free virtual = 13522

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27e377b8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5029 ; free virtual = 13491

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27e377b8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5029 ; free virtual = 13491
Phase 1 Placer Initialization | Checksum: 27e377b8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5029 ; free virtual = 13491

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2516f52dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5047 ; free virtual = 13509

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2516f52dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4438.312 ; gain = 0.000 ; free physical = 5043 ; free virtual = 13505

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2516f52dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4861.156 ; gain = 422.844 ; free physical = 4523 ; free virtual = 12985

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986
Phase 2.1.1 Partition Driven Placement | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986
Phase 2.1 Floorplanning | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 211a799c2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4893.172 ; gain = 454.859 ; free physical = 4524 ; free virtual = 12986

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 24a1547c2

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4458 ; free virtual = 12921

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 258bdc6c6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4458 ; free virtual = 12921

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 124 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 55 nets or LUTs. Breaked 0 LUT, combined 55 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 5 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 17 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 17 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4970.172 ; gain = 0.000 ; free physical = 4458 ; free virtual = 12921
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4970.172 ; gain = 0.000 ; free physical = 4458 ; free virtual = 12921

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             55  |                    55  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             55  |                    60  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 235c3dd29

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4459 ; free virtual = 12921
Phase 2.5 Global Place Phase2 | Checksum: 2a7246123

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4488 ; free virtual = 12951
Phase 2 Global Placement | Checksum: 2a7246123

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4488 ; free virtual = 12951

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2996be5dc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4463 ; free virtual = 12926

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a59a7bdb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4462 ; free virtual = 12925

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 22aa5357d

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4464 ; free virtual = 12927

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 29b3fb792

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4464 ; free virtual = 12927
Phase 3.3.2 Slice Area Swap | Checksum: 29b3fb792

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4464 ; free virtual = 12927
Phase 3.3 Small Shape DP | Checksum: 2b779762e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:25 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4466 ; free virtual = 12929

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2c2a27391

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4466 ; free virtual = 12929

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2a1985427

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4466 ; free virtual = 12929
Phase 3 Detail Placement | Checksum: 2a1985427

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4466 ; free virtual = 12929

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21a57e4c2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.889 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ae425ac

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4970.172 ; gain = 0.000 ; free physical = 4473 ; free virtual = 12936
INFO: [Place 46-34] Processed net pcie4_uscale_plus_0_i/inst/user_reset, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2394cc805

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4970.172 ; gain = 0.000 ; free physical = 4473 ; free virtual = 12936
Phase 4.1.1.1 BUFG Insertion | Checksum: 21a57e4c2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4473 ; free virtual = 12936

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.889. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 212a9a1e7

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4473 ; free virtual = 12936

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4473 ; free virtual = 12936
Phase 4.1 Post Commit Optimization | Checksum: 212a9a1e7

Time (s): cpu = 00:01:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4970.172 ; gain = 531.859 ; free physical = 4473 ; free virtual = 12936
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4370 ; free virtual = 12833

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1353f81ab

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1353f81ab

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833
Phase 4.3 Placer Reporting | Checksum: 1353f81ab

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4370 ; free virtual = 12833

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 166ff8361

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833
Ending Placer Task | Checksum: 13528254a

Time (s): cpu = 00:01:46 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833
85 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:35 . Memory (MB): peak = 5035.180 ; gain = 596.867 ; free physical = 4370 ; free virtual = 12833
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file xilinx_pcie4_uscale_ep_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4331 ; free virtual = 12794
INFO: [Vivado 12-24828] Executing command : report_utilization -file xilinx_pcie4_uscale_ep_utilization_placed.rpt -pb xilinx_pcie4_uscale_ep_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file xilinx_pcie4_uscale_ep_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4322 ; free virtual = 12785
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4320 ; free virtual = 12785
Wrote PlaceDB: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4301 ; free virtual = 12775
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4301 ; free virtual = 12775
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4300 ; free virtual = 12775
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4300 ; free virtual = 12776
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4300 ; free virtual = 12779
Write Physdb Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4300 ; free virtual = 12779
INFO: [Common 17-1381] The checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4297 ; free virtual = 12764
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.893 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4296 ; free virtual = 12764
Wrote PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4292 ; free virtual = 12770
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4292 ; free virtual = 12770
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4293 ; free virtual = 12771
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4293 ; free virtual = 12772
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4292 ; free virtual = 12774
Write Physdb Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.27 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4292 ; free virtual = 12774
INFO: [Common 17-1381] The checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1b6ed5c9 ConstDB: 0 ShapeSum: faa4023b RouteDB: 1f154d46
Nodegraph reading from file.  Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.58 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4300 ; free virtual = 12770
Post Restoration Checksum: NetGraph: 2c04d673 | NumContArr: 431ccff5 | Constraints: f5120042 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 226dca147

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4323 ; free virtual = 12794

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 226dca147

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4323 ; free virtual = 12794

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 226dca147

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4323 ; free virtual = 12794

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2f9c8ccd1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4328 ; free virtual = 12798

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2f576f086

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4328 ; free virtual = 12798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.979  | TNS=0.000  | WHS=-0.428 | THS=-212.124|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10697
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9872
  Number of Partially Routed Nets     = 825
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 286c34083

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4334 ; free virtual = 12805

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 286c34083

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4334 ; free virtual = 12805

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1915431fb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4341 ; free virtual = 12811
Phase 4 Initial Routing | Checksum: 1b754b8b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4341 ; free virtual = 12811

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1532
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 5.1 Global Iteration 0 | Checksum: 1ee52f7a0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1f9d75682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827
Phase 5 Rip-up And Reroute | Checksum: 1f9d75682

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 2564c04e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2564c04e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827
Phase 6 Delay and Skew Optimization | Checksum: 2564c04e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4356 ; free virtual = 12827

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.961  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d84a24ee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831
Phase 7 Post Hold Fix | Checksum: 2d84a24ee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.857008 %
  Global Horizontal Routing Utilization  = 0.77926 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d84a24ee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d84a24ee

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d84a24ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 2d84a24ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2d84a24ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.961  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 2d84a24ee

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831
Total Elapsed time in route_design: 10.16 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1f83fece3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f83fece3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5035.180 ; gain = 0.000 ; free physical = 4360 ; free virtual = 12831
INFO: [Vivado 12-24828] Executing command : report_drc -file xilinx_pcie4_uscale_ep_drc_routed.rpt -pb xilinx_pcie4_uscale_ep_drc_routed.pb -rpx xilinx_pcie4_uscale_ep_drc_routed.rpx
Command: report_drc -file xilinx_pcie4_uscale_ep_drc_routed.rpt -pb xilinx_pcie4_uscale_ep_drc_routed.pb -rpx xilinx_pcie4_uscale_ep_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file xilinx_pcie4_uscale_ep_methodology_drc_routed.rpt -pb xilinx_pcie4_uscale_ep_methodology_drc_routed.pb -rpx xilinx_pcie4_uscale_ep_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pcie4_uscale_ep_methodology_drc_routed.rpt -pb xilinx_pcie4_uscale_ep_methodology_drc_routed.pb -rpx xilinx_pcie4_uscale_ep_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file xilinx_pcie4_uscale_ep_timing_summary_routed.rpt -pb xilinx_pcie4_uscale_ep_timing_summary_routed.pb -rpx xilinx_pcie4_uscale_ep_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file xilinx_pcie4_uscale_ep_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file xilinx_pcie4_uscale_ep_route_status.rpt -pb xilinx_pcie4_uscale_ep_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file xilinx_pcie4_uscale_ep_bus_skew_routed.rpt -pb xilinx_pcie4_uscale_ep_bus_skew_routed.pb -rpx xilinx_pcie4_uscale_ep_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file xilinx_pcie4_uscale_ep_power_routed.rpt -pb xilinx_pcie4_uscale_ep_power_summary_routed.pb -rpx xilinx_pcie4_uscale_ep_power_routed.rpx
Command: report_power -file xilinx_pcie4_uscale_ep_power_routed.rpt -pb xilinx_pcie4_uscale_ep_power_summary_routed.pb -rpx xilinx_pcie4_uscale_ep_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
129 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file xilinx_pcie4_uscale_ep_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5083.203 ; gain = 48.023 ; free physical = 4341 ; free virtual = 12829
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4340 ; free virtual = 12831
Wrote PlaceDB: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.2 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4333 ; free virtual = 12832
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4333 ; free virtual = 12832
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4333 ; free virtual = 12834
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4333 ; free virtual = 12836
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4329 ; free virtual = 12835
Write Physdb Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4329 ; free virtual = 12835
INFO: [Common 17-1381] The checkpoint '/home/mark/fpga/src/zcu106/pcie_led_ex_design/pcie4_uscale_plus_0_ex/pcie4_uscale_plus_0_ex.runs/impl_1/xilinx_pcie4_uscale_ep_routed.dcp' has been generated.
Command: write_bitstream -force xilinx_pcie4_uscale_ep.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./xilinx_pcie4_uscale_ep.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 5083.203 ; gain = 0.000 ; free physical = 4319 ; free virtual = 12831
INFO: [Common 17-206] Exiting Vivado at Sat Feb 22 12:22:00 2025...
