Report time       : Mon 08 Apr 2024 02:20:42 PM EDT.
Solution          : solution3_combine.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|           8976|          11823|          14668|           8976|          10876|          14668|                 47292|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

Notice that "Total Execution Time" is the sum of execution times of FFT, iFFT, NTT, iNTT 
