Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Feb  4 17:46:27 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           11 |
| Yes          | No                    | No                     |             177 |           37 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             295 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                 Enable Signal                                                |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                   |                                                                                                                                                      |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                   |                                                                                                                                                      |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                           | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                    |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_1_fu_72/flow_control_loop_pipe_sequential_init_U/E[0]                  |                                                                                                                                                      |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                   | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/flow_control_loop_pipe_sequential_init_U/n_fu_64     |                                                                                                                                                      |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_out_r_U/load_p1                                                           |                                                                                                                                                      |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/load_p2                                              |                                                                                                                                                      |               16 |             32 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p1                                                            |                                                                                                                                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/regslice_both_in_r_U/load_p2                                                            |                                                                                                                                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/ap_block_pp0_stage0_subdone                          |                                                                                                                                                      |                5 |             34 |         6.80 |
|  ap_clk      |                                                                                                              |                                                                                                                                                      |               19 |             38 |         2.00 |
|  ap_clk      |                                                                                                              | bd_0_i/hls_inst/inst/ap_rst_n_inv                                                                                                                    |               11 |             38 |         3.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/flow_control_loop_pipe_sequential_init_U/reg_1_fu_72 | bd_0_i/hls_inst/inst/grp_fir_Pipeline_sample_loop_fu_85/flow_control_loop_pipe_sequential_init_U/grp_fir_Pipeline_sample_loop_fu_85_ap_start_reg_reg |               36 |            288 |         8.00 |
+--------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


