vendor_name = ModelSim
source_file = 1, sdram_params.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/control_interface.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_control.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/command.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/SDRAM.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_RD_FIFO.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_WR_FIFO.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL/Sdram_PLL_0002.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/Sdram_PLL.sip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/PLL.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/PLL.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.v
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/PLL/PLL_0002.qip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/PLL.sip
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/segment.v
source_file = 1, E:/DE1-SoC/DE1-SoC_Pin_Assignment.tcl
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/sdram_params.h
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, d:/intelfpga/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_p7u1.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_gray2bin_oab.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_nv6.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/a_graycounter_jdc.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/altsyncram_d3f1.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_oe9.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_8pl.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_pe9.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_9pl.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_qe9.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/cmpr_906.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dcfifo_c8u1.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_apl.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_re9.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/alt_synch_pipe_bpl.tdf
source_file = 1, E:/DE1-SoC/FPGA/SDRAM_terasic/db/dffpipe_se9.tdf
design_name = SDRAM
instance = comp, \hex0[0]~output , hex0[0]~output, SDRAM, 1
instance = comp, \hex0[1]~output , hex0[1]~output, SDRAM, 1
instance = comp, \hex0[2]~output , hex0[2]~output, SDRAM, 1
instance = comp, \hex0[3]~output , hex0[3]~output, SDRAM, 1
instance = comp, \hex0[4]~output , hex0[4]~output, SDRAM, 1
instance = comp, \hex0[5]~output , hex0[5]~output, SDRAM, 1
instance = comp, \hex0[6]~output , hex0[6]~output, SDRAM, 1
instance = comp, \hex1[0]~output , hex1[0]~output, SDRAM, 1
instance = comp, \hex1[1]~output , hex1[1]~output, SDRAM, 1
instance = comp, \hex1[2]~output , hex1[2]~output, SDRAM, 1
instance = comp, \hex1[3]~output , hex1[3]~output, SDRAM, 1
instance = comp, \hex1[4]~output , hex1[4]~output, SDRAM, 1
instance = comp, \hex1[5]~output , hex1[5]~output, SDRAM, 1
instance = comp, \hex1[6]~output , hex1[6]~output, SDRAM, 1
instance = comp, \hex2[0]~output , hex2[0]~output, SDRAM, 1
instance = comp, \hex2[1]~output , hex2[1]~output, SDRAM, 1
instance = comp, \hex2[2]~output , hex2[2]~output, SDRAM, 1
instance = comp, \hex2[3]~output , hex2[3]~output, SDRAM, 1
instance = comp, \hex2[4]~output , hex2[4]~output, SDRAM, 1
instance = comp, \hex2[5]~output , hex2[5]~output, SDRAM, 1
instance = comp, \hex2[6]~output , hex2[6]~output, SDRAM, 1
instance = comp, \hex3[0]~output , hex3[0]~output, SDRAM, 1
instance = comp, \hex3[1]~output , hex3[1]~output, SDRAM, 1
instance = comp, \hex3[2]~output , hex3[2]~output, SDRAM, 1
instance = comp, \hex3[3]~output , hex3[3]~output, SDRAM, 1
instance = comp, \hex3[4]~output , hex3[4]~output, SDRAM, 1
instance = comp, \hex3[5]~output , hex3[5]~output, SDRAM, 1
instance = comp, \hex3[6]~output , hex3[6]~output, SDRAM, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, SDRAM, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, SDRAM, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, SDRAM, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, SDRAM, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, SDRAM, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, SDRAM, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, SDRAM, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, SDRAM, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, SDRAM, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, SDRAM, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, SDRAM, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, SDRAM, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, SDRAM, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, SDRAM, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, SDRAM, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, SDRAM, 1
instance = comp, \sdram_cke~output , sdram_cke~output, SDRAM, 1
instance = comp, \sdram_clk~output , sdram_clk~output, SDRAM, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, SDRAM, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, SDRAM, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, SDRAM, 1
instance = comp, \sdram_dqm[2]~output , sdram_dqm[2]~output, SDRAM, 1
instance = comp, \sdram_dqm[3]~output , sdram_dqm[3]~output, SDRAM, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, SDRAM, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, SDRAM, 1
instance = comp, \sdram_dq[16]~output , sdram_dq[16]~output, SDRAM, 1
instance = comp, \sdram_dq[17]~output , sdram_dq[17]~output, SDRAM, 1
instance = comp, \sdram_dq[18]~output , sdram_dq[18]~output, SDRAM, 1
instance = comp, \sdram_dq[19]~output , sdram_dq[19]~output, SDRAM, 1
instance = comp, \sdram_dq[20]~output , sdram_dq[20]~output, SDRAM, 1
instance = comp, \sdram_dq[21]~output , sdram_dq[21]~output, SDRAM, 1
instance = comp, \sdram_dq[22]~output , sdram_dq[22]~output, SDRAM, 1
instance = comp, \sdram_dq[23]~output , sdram_dq[23]~output, SDRAM, 1
instance = comp, \sdram_dq[24]~output , sdram_dq[24]~output, SDRAM, 1
instance = comp, \sdram_dq[25]~output , sdram_dq[25]~output, SDRAM, 1
instance = comp, \sdram_dq[26]~output , sdram_dq[26]~output, SDRAM, 1
instance = comp, \sdram_dq[27]~output , sdram_dq[27]~output, SDRAM, 1
instance = comp, \sdram_dq[28]~output , sdram_dq[28]~output, SDRAM, 1
instance = comp, \sdram_dq[29]~output , sdram_dq[29]~output, SDRAM, 1
instance = comp, \sdram_dq[30]~output , sdram_dq[30]~output, SDRAM, 1
instance = comp, \sdram_dq[31]~output , sdram_dq[31]~output, SDRAM, 1
instance = comp, \sdram_dq[0]~output , sdram_dq[0]~output, SDRAM, 1
instance = comp, \sdram_dq[1]~output , sdram_dq[1]~output, SDRAM, 1
instance = comp, \sdram_dq[2]~output , sdram_dq[2]~output, SDRAM, 1
instance = comp, \sdram_dq[3]~output , sdram_dq[3]~output, SDRAM, 1
instance = comp, \sdram_dq[4]~output , sdram_dq[4]~output, SDRAM, 1
instance = comp, \sdram_dq[5]~output , sdram_dq[5]~output, SDRAM, 1
instance = comp, \sdram_dq[6]~output , sdram_dq[6]~output, SDRAM, 1
instance = comp, \sdram_dq[7]~output , sdram_dq[7]~output, SDRAM, 1
instance = comp, \sdram_dq[8]~output , sdram_dq[8]~output, SDRAM, 1
instance = comp, \sdram_dq[9]~output , sdram_dq[9]~output, SDRAM, 1
instance = comp, \sdram_dq[10]~output , sdram_dq[10]~output, SDRAM, 1
instance = comp, \sdram_dq[11]~output , sdram_dq[11]~output, SDRAM, 1
instance = comp, \sdram_dq[12]~output , sdram_dq[12]~output, SDRAM, 1
instance = comp, \sdram_dq[13]~output , sdram_dq[13]~output, SDRAM, 1
instance = comp, \sdram_dq[14]~output , sdram_dq[14]~output, SDRAM, 1
instance = comp, \sdram_dq[15]~output , sdram_dq[15]~output, SDRAM, 1
instance = comp, \clk_50m~input , clk_50m~input, SDRAM, 1
instance = comp, \pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, SDRAM, 1
instance = comp, \rst_n~input , rst_n~input, SDRAM, 1
instance = comp, \pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, SDRAM, 1
instance = comp, \pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, SDRAM, 1
instance = comp, \pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, SDRAM, 1
instance = comp, \pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, SDRAM, 1
instance = comp, \counter[0]~0 , counter[0]~0, SDRAM, 1
instance = comp, \rst_n~inputCLKENA0 , rst_n~inputCLKENA0, SDRAM, 1
instance = comp, \counter[0] , counter[0], SDRAM, 1
instance = comp, \key[1]~input , key[1]~input, SDRAM, 1
instance = comp, \key1_dly[0]~0 , key1_dly[0]~0, SDRAM, 1
instance = comp, \key1_dly[0] , key1_dly[0], SDRAM, 1
instance = comp, \key1_dly[1] , key1_dly[1], SDRAM, 1
instance = comp, \Add0~1 , Add0~1, SDRAM, 1
instance = comp, \counter[1] , counter[1], SDRAM, 1
instance = comp, \Add0~25 , Add0~25, SDRAM, 1
instance = comp, \counter[2] , counter[2], SDRAM, 1
instance = comp, \Add0~21 , Add0~21, SDRAM, 1
instance = comp, \counter[3] , counter[3], SDRAM, 1
instance = comp, \Add0~17 , Add0~17, SDRAM, 1
instance = comp, \counter[4] , counter[4], SDRAM, 1
instance = comp, \Add0~13 , Add0~13, SDRAM, 1
instance = comp, \counter[5] , counter[5], SDRAM, 1
instance = comp, \Add0~9 , Add0~9, SDRAM, 1
instance = comp, \counter[6] , counter[6], SDRAM, 1
instance = comp, \Add0~5 , Add0~5, SDRAM, 1
instance = comp, \counter[7] , counter[7], SDRAM, 1
instance = comp, \wr1_wen~0 , wr1_wen~0, SDRAM, 1
instance = comp, \wr1_wen~1 , wr1_wen~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[1] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[1], SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , u1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , u1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , u1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, SDRAM, 1
instance = comp, \key[2]~input , key[2]~input, SDRAM, 1
instance = comp, \key2_dly[0]~0 , key2_dly[0]~0, SDRAM, 1
instance = comp, \key2_dly[0] , key2_dly[0], SDRAM, 1
instance = comp, \key2_dly[1] , key2_dly[1], SDRAM, 1
instance = comp, \read~0 , read~0, SDRAM, 1
instance = comp, \comb~0 , comb~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[7] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[4] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[5] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[4] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[9] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ram_address_a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|ram_address_a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[9] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[8] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[6] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[6]~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[6]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[3] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[3] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[2] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[2] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[0] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[0] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~9 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~9, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~13 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~13, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~17 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~17, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~21 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~21, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~1 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~25 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~25, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~29 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~29, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~33 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~33, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|op_1~5 , u1|u_read_fifo|dcfifo_component|auto_generated|op_1~5, SDRAM, 1
instance = comp, \u1|Equal3~0 , u1|Equal3~0, SDRAM, 1
instance = comp, \u1|u_control|init_timer[0]~0 , u1|u_control|init_timer[0]~0, SDRAM, 1
instance = comp, \u1|u_control|LessThan0~1 , u1|u_control|LessThan0~1, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE~2 , u1|u_control|LOAD_MODE~2, SDRAM, 1
instance = comp, \u1|u_control|Add1~57 , u1|u_control|Add1~57, SDRAM, 1
instance = comp, \u1|u_control|init_timer[1] , u1|u_control|init_timer[1], SDRAM, 1
instance = comp, \u1|u_control|LessThan0~0 , u1|u_control|LessThan0~0, SDRAM, 1
instance = comp, \u1|u_control|LessThan0~2 , u1|u_control|LessThan0~2, SDRAM, 1
instance = comp, \u1|u_control|init_timer[0] , u1|u_control|init_timer[0], SDRAM, 1
instance = comp, \u1|u_control|Add1~41 , u1|u_control|Add1~41, SDRAM, 1
instance = comp, \u1|u_control|init_timer[2] , u1|u_control|init_timer[2], SDRAM, 1
instance = comp, \u1|u_control|Add1~53 , u1|u_control|Add1~53, SDRAM, 1
instance = comp, \u1|u_control|init_timer[3] , u1|u_control|init_timer[3], SDRAM, 1
instance = comp, \u1|u_control|Add1~49 , u1|u_control|Add1~49, SDRAM, 1
instance = comp, \u1|u_control|init_timer[4] , u1|u_control|init_timer[4], SDRAM, 1
instance = comp, \u1|u_control|Add1~45 , u1|u_control|Add1~45, SDRAM, 1
instance = comp, \u1|u_control|init_timer[5] , u1|u_control|init_timer[5], SDRAM, 1
instance = comp, \u1|u_control|Add1~21 , u1|u_control|Add1~21, SDRAM, 1
instance = comp, \u1|u_control|init_timer[6] , u1|u_control|init_timer[6], SDRAM, 1
instance = comp, \u1|u_control|Add1~17 , u1|u_control|Add1~17, SDRAM, 1
instance = comp, \u1|u_control|init_timer[7] , u1|u_control|init_timer[7], SDRAM, 1
instance = comp, \u1|u_control|Add1~13 , u1|u_control|Add1~13, SDRAM, 1
instance = comp, \u1|u_control|init_timer[8] , u1|u_control|init_timer[8], SDRAM, 1
instance = comp, \u1|u_control|Add1~9 , u1|u_control|Add1~9, SDRAM, 1
instance = comp, \u1|u_control|init_timer[9] , u1|u_control|init_timer[9], SDRAM, 1
instance = comp, \u1|u_control|Add1~33 , u1|u_control|Add1~33, SDRAM, 1
instance = comp, \u1|u_control|init_timer[10] , u1|u_control|init_timer[10], SDRAM, 1
instance = comp, \u1|u_control|Add1~29 , u1|u_control|Add1~29, SDRAM, 1
instance = comp, \u1|u_control|init_timer[11] , u1|u_control|init_timer[11], SDRAM, 1
instance = comp, \u1|u_control|Add1~25 , u1|u_control|Add1~25, SDRAM, 1
instance = comp, \u1|u_control|init_timer[12] , u1|u_control|init_timer[12], SDRAM, 1
instance = comp, \u1|u_control|Add1~37 , u1|u_control|Add1~37, SDRAM, 1
instance = comp, \u1|u_control|init_timer[13] , u1|u_control|init_timer[13], SDRAM, 1
instance = comp, \u1|u_control|Add1~5 , u1|u_control|Add1~5, SDRAM, 1
instance = comp, \u1|u_control|init_timer[14]~DUPLICATE , u1|u_control|init_timer[14]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add1~1 , u1|u_control|Add1~1, SDRAM, 1
instance = comp, \u1|u_control|init_timer[15] , u1|u_control|init_timer[15], SDRAM, 1
instance = comp, \u1|u_control|LessThan1~0 , u1|u_control|LessThan1~0, SDRAM, 1
instance = comp, \u1|u_control|LessThan1~1 , u1|u_control|LessThan1~1, SDRAM, 1
instance = comp, \u1|u_control|init_timer[14] , u1|u_control|init_timer[14], SDRAM, 1
instance = comp, \u1|u_control|LessThan1~2 , u1|u_control|LessThan1~2, SDRAM, 1
instance = comp, \u1|u_control|INIT_REQ , u1|u_control|INIT_REQ, SDRAM, 1
instance = comp, \u1|u_control|Add0~33 , u1|u_control|Add0~33, SDRAM, 1
instance = comp, \u1|u_control|timer~8 , u1|u_control|timer~8, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE~0 , u1|u_control|LOAD_MODE~0, SDRAM, 1
instance = comp, \u1|u_control|PRECHARGE~0 , u1|u_control|PRECHARGE~0, SDRAM, 1
instance = comp, \u1|u_control|PRECHARGE~1 , u1|u_control|PRECHARGE~1, SDRAM, 1
instance = comp, \u1|u_control|PRECHARGE , u1|u_control|PRECHARGE, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE~3 , u1|u_control|LOAD_MODE~3, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE~1 , u1|u_control|LOAD_MODE~1, SDRAM, 1
instance = comp, \u1|u_control|always3~3 , u1|u_control|always3~3, SDRAM, 1
instance = comp, \u1|u_control|always3~2 , u1|u_control|always3~2, SDRAM, 1
instance = comp, \u1|u_control|always3~4 , u1|u_control|always3~4, SDRAM, 1
instance = comp, \u1|u_control|always3~0 , u1|u_control|always3~0, SDRAM, 1
instance = comp, \u1|u_control|always3~1 , u1|u_control|always3~1, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE~4 , u1|u_control|LOAD_MODE~4, SDRAM, 1
instance = comp, \u1|u_control|LOAD_MODE , u1|u_control|LOAD_MODE, SDRAM, 1
instance = comp, \u1|u_command|always0~1 , u1|u_command|always0~1, SDRAM, 1
instance = comp, \u1|u_command|do_load_mode , u1|u_command|do_load_mode, SDRAM, 1
instance = comp, \u1|u_command|command_done , u1|u_command|command_done, SDRAM, 1
instance = comp, \u1|u_command|command_delay[0] , u1|u_command|command_delay[0], SDRAM, 1
instance = comp, \u1|u_command|always0~4 , u1|u_command|always0~4, SDRAM, 1
instance = comp, \u1|Equal0~0 , u1|Equal0~0, SDRAM, 1
instance = comp, \u1|Equal0~1 , u1|Equal0~1, SDRAM, 1
instance = comp, \u1|PM_STOP , u1|PM_STOP, SDRAM, 1
instance = comp, \u1|Pre_RD , u1|Pre_RD, SDRAM, 1
instance = comp, \u1|Selector0~0 , u1|Selector0~0, SDRAM, 1
instance = comp, \u1|Pre_WR , u1|Pre_WR, SDRAM, 1
instance = comp, \u1|ST[1]~0 , u1|ST[1]~0, SDRAM, 1
instance = comp, \u1|CMD[0]~0 , u1|CMD[0]~0, SDRAM, 1
instance = comp, \u1|CMD[1] , u1|CMD[1], SDRAM, 1
instance = comp, \u1|Selector1~0 , u1|Selector1~0, SDRAM, 1
instance = comp, \u1|CMD[0] , u1|CMD[0], SDRAM, 1
instance = comp, \u1|u_control|Equal1~0 , u1|u_control|Equal1~0, SDRAM, 1
instance = comp, \u1|u_control|READA , u1|u_control|READA, SDRAM, 1
instance = comp, \u1|u_command|do_reada~1 , u1|u_command|do_reada~1, SDRAM, 1
instance = comp, \u1|u_command|ex_read~0 , u1|u_command|ex_read~0, SDRAM, 1
instance = comp, \u1|u_command|ex_read , u1|u_command|ex_read, SDRAM, 1
instance = comp, \u1|u_command|rp_shift[0]~0 , u1|u_command|rp_shift[0]~0, SDRAM, 1
instance = comp, \u1|u_command|rp_done , u1|u_command|rp_done, SDRAM, 1
instance = comp, \u1|u_control|Equal2~0 , u1|u_control|Equal2~0, SDRAM, 1
instance = comp, \u1|u_control|WRITEA , u1|u_control|WRITEA, SDRAM, 1
instance = comp, \u1|u_command|do_writea , u1|u_command|do_writea, SDRAM, 1
instance = comp, \u1|u_command|do_writea~0 , u1|u_command|do_writea~0, SDRAM, 1
instance = comp, \u1|u_command|do_writea~DUPLICATE , u1|u_command|do_writea~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|do_writea~1 , u1|u_command|do_writea~1, SDRAM, 1
instance = comp, \u1|u_command|ex_write~0 , u1|u_command|ex_write~0, SDRAM, 1
instance = comp, \u1|u_command|ex_write , u1|u_command|ex_write, SDRAM, 1
instance = comp, \u1|u_command|ex_read~DUPLICATE , u1|u_command|ex_read~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|rp_shift~4 , u1|u_command|rp_shift~4, SDRAM, 1
instance = comp, \u1|u_command|rp_shift[3] , u1|u_command|rp_shift[3], SDRAM, 1
instance = comp, \u1|u_command|rp_shift~3 , u1|u_command|rp_shift~3, SDRAM, 1
instance = comp, \u1|u_command|rp_shift[2] , u1|u_command|rp_shift[2], SDRAM, 1
instance = comp, \u1|u_command|rp_shift~2 , u1|u_command|rp_shift~2, SDRAM, 1
instance = comp, \u1|u_command|rp_shift[1] , u1|u_command|rp_shift[1], SDRAM, 1
instance = comp, \u1|u_command|rp_shift~1 , u1|u_command|rp_shift~1, SDRAM, 1
instance = comp, \u1|u_command|rp_shift[0] , u1|u_command|rp_shift[0], SDRAM, 1
instance = comp, \u1|u_command|rp_done~0 , u1|u_command|rp_done~0, SDRAM, 1
instance = comp, \u1|u_command|rp_done~DUPLICATE , u1|u_command|rp_done~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|REFRESH~0 , u1|u_control|REFRESH~0, SDRAM, 1
instance = comp, \u1|u_control|REFRESH , u1|u_control|REFRESH, SDRAM, 1
instance = comp, \u1|u_command|always0~3 , u1|u_command|always0~3, SDRAM, 1
instance = comp, \u1|u_command|do_refresh , u1|u_command|do_refresh, SDRAM, 1
instance = comp, \u1|u_command|do_reada , u1|u_command|do_reada, SDRAM, 1
instance = comp, \u1|u_command|RAS_N~0 , u1|u_command|RAS_N~0, SDRAM, 1
instance = comp, \u1|u_command|command_delay~7 , u1|u_command|command_delay~7, SDRAM, 1
instance = comp, \u1|u_command|command_delay[7] , u1|u_command|command_delay[7], SDRAM, 1
instance = comp, \u1|u_command|command_delay~6 , u1|u_command|command_delay~6, SDRAM, 1
instance = comp, \u1|u_command|command_delay[6] , u1|u_command|command_delay[6], SDRAM, 1
instance = comp, \u1|u_command|command_delay~5 , u1|u_command|command_delay~5, SDRAM, 1
instance = comp, \u1|u_command|command_delay[5] , u1|u_command|command_delay[5], SDRAM, 1
instance = comp, \u1|u_command|command_delay~4 , u1|u_command|command_delay~4, SDRAM, 1
instance = comp, \u1|u_command|command_delay[4] , u1|u_command|command_delay[4], SDRAM, 1
instance = comp, \u1|u_command|command_delay~3 , u1|u_command|command_delay~3, SDRAM, 1
instance = comp, \u1|u_command|command_delay[3] , u1|u_command|command_delay[3], SDRAM, 1
instance = comp, \u1|u_command|command_delay~2 , u1|u_command|command_delay~2, SDRAM, 1
instance = comp, \u1|u_command|command_delay[2] , u1|u_command|command_delay[2], SDRAM, 1
instance = comp, \u1|u_command|command_delay~1 , u1|u_command|command_delay~1, SDRAM, 1
instance = comp, \u1|u_command|command_delay[1] , u1|u_command|command_delay[1], SDRAM, 1
instance = comp, \u1|u_command|command_delay~0 , u1|u_command|command_delay~0, SDRAM, 1
instance = comp, \u1|u_command|command_delay[0]~DUPLICATE , u1|u_command|command_delay[0]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|command_done~0 , u1|u_command|command_done~0, SDRAM, 1
instance = comp, \u1|u_command|command_done~DUPLICATE , u1|u_command|command_done~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|always0~2 , u1|u_command|always0~2, SDRAM, 1
instance = comp, \u1|u_command|do_precharge , u1|u_command|do_precharge, SDRAM, 1
instance = comp, \u1|u_command|REF_ACK~0 , u1|u_command|REF_ACK~0, SDRAM, 1
instance = comp, \u1|u_command|REF_ACK , u1|u_command|REF_ACK, SDRAM, 1
instance = comp, \u1|u_control|timer[0]~DUPLICATE , u1|u_control|timer[0]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~37 , u1|u_control|Add0~37, SDRAM, 1
instance = comp, \u1|u_control|timer~9 , u1|u_control|timer~9, SDRAM, 1
instance = comp, \u1|u_control|timer[1]~DUPLICATE , u1|u_control|timer[1]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~5 , u1|u_control|Add0~5, SDRAM, 1
instance = comp, \u1|u_control|timer~1 , u1|u_control|timer~1, SDRAM, 1
instance = comp, \u1|u_control|timer[2] , u1|u_control|timer[2], SDRAM, 1
instance = comp, \u1|u_control|timer[10]~DUPLICATE , u1|u_control|timer[10]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~57 , u1|u_control|Add0~57, SDRAM, 1
instance = comp, \u1|u_control|timer~14 , u1|u_control|timer~14, SDRAM, 1
instance = comp, \u1|u_control|timer[3] , u1|u_control|timer[3], SDRAM, 1
instance = comp, \u1|u_control|Add0~61 , u1|u_control|Add0~61, SDRAM, 1
instance = comp, \u1|u_control|timer~15 , u1|u_control|timer~15, SDRAM, 1
instance = comp, \u1|u_control|timer[4] , u1|u_control|timer[4], SDRAM, 1
instance = comp, \u1|u_control|Add0~49 , u1|u_control|Add0~49, SDRAM, 1
instance = comp, \u1|u_control|timer~12 , u1|u_control|timer~12, SDRAM, 1
instance = comp, \u1|u_control|timer[5] , u1|u_control|timer[5], SDRAM, 1
instance = comp, \u1|u_control|Add0~45 , u1|u_control|Add0~45, SDRAM, 1
instance = comp, \u1|u_control|timer~11 , u1|u_control|timer~11, SDRAM, 1
instance = comp, \u1|u_control|timer[6] , u1|u_control|timer[6], SDRAM, 1
instance = comp, \u1|u_control|Add0~41 , u1|u_control|Add0~41, SDRAM, 1
instance = comp, \u1|u_control|timer~10 , u1|u_control|timer~10, SDRAM, 1
instance = comp, \u1|u_control|timer[7]~DUPLICATE , u1|u_control|timer[7]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~29 , u1|u_control|Add0~29, SDRAM, 1
instance = comp, \u1|u_control|timer~7 , u1|u_control|timer~7, SDRAM, 1
instance = comp, \u1|u_control|timer[8] , u1|u_control|timer[8], SDRAM, 1
instance = comp, \u1|u_control|Add0~25 , u1|u_control|Add0~25, SDRAM, 1
instance = comp, \u1|u_control|timer~6 , u1|u_control|timer~6, SDRAM, 1
instance = comp, \u1|u_control|timer[9] , u1|u_control|timer[9], SDRAM, 1
instance = comp, \u1|u_control|Add0~1 , u1|u_control|Add0~1, SDRAM, 1
instance = comp, \u1|u_control|timer~0 , u1|u_control|timer~0, SDRAM, 1
instance = comp, \u1|u_control|timer[10] , u1|u_control|timer[10], SDRAM, 1
instance = comp, \u1|u_control|timer[1] , u1|u_control|timer[1], SDRAM, 1
instance = comp, \u1|u_control|timer[7] , u1|u_control|timer[7], SDRAM, 1
instance = comp, \u1|u_control|timer[0] , u1|u_control|timer[0], SDRAM, 1
instance = comp, \u1|u_control|Equal3~1 , u1|u_control|Equal3~1, SDRAM, 1
instance = comp, \u1|u_control|Add0~53 , u1|u_control|Add0~53, SDRAM, 1
instance = comp, \u1|u_control|timer~13 , u1|u_control|timer~13, SDRAM, 1
instance = comp, \u1|u_control|timer[11] , u1|u_control|timer[11], SDRAM, 1
instance = comp, \u1|u_control|Equal3~2 , u1|u_control|Equal3~2, SDRAM, 1
instance = comp, \u1|u_control|Add0~21 , u1|u_control|Add0~21, SDRAM, 1
instance = comp, \u1|u_control|timer~5 , u1|u_control|timer~5, SDRAM, 1
instance = comp, \u1|u_control|timer[12]~DUPLICATE , u1|u_control|timer[12]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~9 , u1|u_control|Add0~9, SDRAM, 1
instance = comp, \u1|u_control|timer~2 , u1|u_control|timer~2, SDRAM, 1
instance = comp, \u1|u_control|timer[13]~DUPLICATE , u1|u_control|timer[13]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_control|Add0~13 , u1|u_control|Add0~13, SDRAM, 1
instance = comp, \u1|u_control|timer~3 , u1|u_control|timer~3, SDRAM, 1
instance = comp, \u1|u_control|timer[14] , u1|u_control|timer[14], SDRAM, 1
instance = comp, \u1|u_control|timer[12] , u1|u_control|timer[12], SDRAM, 1
instance = comp, \u1|u_control|Add0~17 , u1|u_control|Add0~17, SDRAM, 1
instance = comp, \u1|u_control|timer~4 , u1|u_control|timer~4, SDRAM, 1
instance = comp, \u1|u_control|timer[15] , u1|u_control|timer[15], SDRAM, 1
instance = comp, \u1|u_control|timer[13] , u1|u_control|timer[13], SDRAM, 1
instance = comp, \u1|u_control|Equal3~0 , u1|u_control|Equal3~0, SDRAM, 1
instance = comp, \u1|u_control|REF_REQ , u1|u_control|REF_REQ, SDRAM, 1
instance = comp, \u1|u_control|REF_REQ~0 , u1|u_control|REF_REQ~0, SDRAM, 1
instance = comp, \u1|u_control|REF_REQ~1 , u1|u_control|REF_REQ~1, SDRAM, 1
instance = comp, \u1|u_control|REF_REQ~DUPLICATE , u1|u_control|REF_REQ~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|do_reada~0 , u1|u_command|do_reada~0, SDRAM, 1
instance = comp, \u1|u_command|do_reada~DUPLICATE , u1|u_command|do_reada~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_command|always0~0 , u1|u_command|always0~0, SDRAM, 1
instance = comp, \u1|u_command|CM_ACK~0 , u1|u_command|CM_ACK~0, SDRAM, 1
instance = comp, \u1|u_command|CM_ACK , u1|u_command|CM_ACK, SDRAM, 1
instance = comp, \u1|u_control|always1~0 , u1|u_control|always1~0, SDRAM, 1
instance = comp, \u1|u_control|CMD_ACK , u1|u_control|CMD_ACK, SDRAM, 1
instance = comp, \u1|ST[1]~1 , u1|ST[1]~1, SDRAM, 1
instance = comp, \u1|ST[3] , u1|ST[3], SDRAM, 1
instance = comp, \u1|Add3~37 , u1|Add3~37, SDRAM, 1
instance = comp, \u1|Add3~33 , u1|Add3~33, SDRAM, 1
instance = comp, \u1|Selector10~0 , u1|Selector10~0, SDRAM, 1
instance = comp, \u1|ST[1] , u1|ST[1], SDRAM, 1
instance = comp, \u1|Add3~29 , u1|Add3~29, SDRAM, 1
instance = comp, \u1|Add3~1 , u1|Add3~1, SDRAM, 1
instance = comp, \u1|Add3~5 , u1|Add3~5, SDRAM, 1
instance = comp, \u1|Selector7~0 , u1|Selector7~0, SDRAM, 1
instance = comp, \u1|ST[4] , u1|ST[4], SDRAM, 1
instance = comp, \u1|Add3~9 , u1|Add3~9, SDRAM, 1
instance = comp, \u1|Selector6~0 , u1|Selector6~0, SDRAM, 1
instance = comp, \u1|ST[5] , u1|ST[5], SDRAM, 1
instance = comp, \u1|Add3~25 , u1|Add3~25, SDRAM, 1
instance = comp, \u1|Selector5~0 , u1|Selector5~0, SDRAM, 1
instance = comp, \u1|ST[6] , u1|ST[6], SDRAM, 1
instance = comp, \u1|Add3~13 , u1|Add3~13, SDRAM, 1
instance = comp, \u1|Selector4~0 , u1|Selector4~0, SDRAM, 1
instance = comp, \u1|ST[7] , u1|ST[7], SDRAM, 1
instance = comp, \u1|Add3~17 , u1|Add3~17, SDRAM, 1
instance = comp, \u1|Selector3~0 , u1|Selector3~0, SDRAM, 1
instance = comp, \u1|ST[8] , u1|ST[8], SDRAM, 1
instance = comp, \u1|Add3~21 , u1|Add3~21, SDRAM, 1
instance = comp, \u1|Selector2~0 , u1|Selector2~0, SDRAM, 1
instance = comp, \u1|ST[9] , u1|ST[9], SDRAM, 1
instance = comp, \u1|Equal4~0 , u1|Equal4~0, SDRAM, 1
instance = comp, \u1|Selector9~0 , u1|Selector9~0, SDRAM, 1
instance = comp, \u1|ST[2] , u1|ST[2], SDRAM, 1
instance = comp, \u1|Equal4~1 , u1|Equal4~1, SDRAM, 1
instance = comp, \u1|Selector11~0 , u1|Selector11~0, SDRAM, 1
instance = comp, \u1|ST[0] , u1|ST[0], SDRAM, 1
instance = comp, \u1|Equal5~0 , u1|Equal5~0, SDRAM, 1
instance = comp, \u1|Selector8~0 , u1|Selector8~0, SDRAM, 1
instance = comp, \u1|ST[3]~DUPLICATE , u1|ST[3]~DUPLICATE, SDRAM, 1
instance = comp, \u1|Equal1~0 , u1|Equal1~0, SDRAM, 1
instance = comp, \u1|ST[1]~2 , u1|ST[1]~2, SDRAM, 1
instance = comp, \u1|Read~0 , u1|Read~0, SDRAM, 1
instance = comp, \u1|Read , u1|Read, SDRAM, 1
instance = comp, \u1|mRD_DONE~0 , u1|mRD_DONE~0, SDRAM, 1
instance = comp, \u1|mRD_DONE , u1|mRD_DONE, SDRAM, 1
instance = comp, \u1|RD_MASK~1 , u1|RD_MASK~1, SDRAM, 1
instance = comp, \u1|RD_MASK~2 , u1|RD_MASK~2, SDRAM, 1
instance = comp, \u1|always3~0 , u1|always3~0, SDRAM, 1
instance = comp, \u1|RD_MASK~0 , u1|RD_MASK~0, SDRAM, 1
instance = comp, \u1|RD_MASK , u1|RD_MASK, SDRAM, 1
instance = comp, \u1|OUT_VALID~0 , u1|OUT_VALID~0, SDRAM, 1
instance = comp, \u1|OUT_VALID~1 , u1|OUT_VALID~1, SDRAM, 1
instance = comp, \u1|OUT_VALID , u1|OUT_VALID, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , u1|u_read_fifo|dcfifo_component|auto_generated|valid_wrreq~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[8] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|valid_wrreq~1 , u1|u_read_fifo|dcfifo_component|auto_generated|valid_wrreq~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[1] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[7] , u1|u_read_fifo|dcfifo_component|auto_generated|wrptr_g[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[6] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[1] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u1|u_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , u1|u_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , u1|u_read_fifo|dcfifo_component|auto_generated|valid_rdreq~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[5] , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , u1|u_read_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , u1|u_read_fifo|dcfifo_component|auto_generated|ws_brp|dffe12a[5], SDRAM, 1
instance = comp, \u1|always3~1 , u1|always3~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[8] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[9] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[9] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[8] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[7] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[6] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[6] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[5] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[4] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[4]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[4] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[3] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[3] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[2] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[2] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[0] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , u1|u_write_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , u1|u_write_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rs_brp|dffe12a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~17 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~17, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~21 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~21, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~25 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~25, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~29 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~29, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~33 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~33, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~1 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~5 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~5, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~9 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~9, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|op_1~13 , u1|u_write_fifo|dcfifo_component|auto_generated|op_1~13, SDRAM, 1
instance = comp, \u1|LessThan3~0 , u1|LessThan3~0, SDRAM, 1
instance = comp, \u1|always3~2 , u1|always3~2, SDRAM, 1
instance = comp, \u1|Write~0 , u1|Write~0, SDRAM, 1
instance = comp, \u1|Write , u1|Write, SDRAM, 1
instance = comp, \u1|mWR_DONE~0 , u1|mWR_DONE~0, SDRAM, 1
instance = comp, \u1|mWR_DONE , u1|mWR_DONE, SDRAM, 1
instance = comp, \u1|WR_MASK~1 , u1|WR_MASK~1, SDRAM, 1
instance = comp, \u1|WR_MASK~0 , u1|WR_MASK~0, SDRAM, 1
instance = comp, \u1|WR_MASK~2 , u1|WR_MASK~2, SDRAM, 1
instance = comp, \u1|WR_MASK , u1|WR_MASK, SDRAM, 1
instance = comp, \u1|IN_REQ~0 , u1|IN_REQ~0, SDRAM, 1
instance = comp, \u1|IN_REQ~1 , u1|IN_REQ~1, SDRAM, 1
instance = comp, \u1|IN_REQ , u1|IN_REQ, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , u1|u_write_fifo|dcfifo_component|auto_generated|valid_rdreq~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|valid_rdreq~1 , u1|u_write_fifo|dcfifo_component|auto_generated|valid_rdreq~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[7]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[7] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , u1|u_write_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[1] , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[5] , u1|u_write_fifo|dcfifo_component|auto_generated|wrptr_g[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7]~feeder, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , u1|u_write_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , u1|u_write_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , u1|u_write_fifo|dcfifo_component|auto_generated|valid_wrreq~0, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|ram_address_a[8] , u1|u_write_fifo|dcfifo_component|auto_generated|ram_address_a[8], SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE , u1|u_write_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE, SDRAM, 1
instance = comp, \counter[4]~DUPLICATE , counter[4]~DUPLICATE, SDRAM, 1
instance = comp, \counter[7]~DUPLICATE , counter[7]~DUPLICATE, SDRAM, 1
instance = comp, \~GND , ~GND, SDRAM, 1
instance = comp, \u1|u_write_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u1|u_write_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, SDRAM, 1
instance = comp, \u1|u_command|do_initial , u1|u_command|do_initial, SDRAM, 1
instance = comp, \u1|u_command|oe4~0 , u1|u_command|oe4~0, SDRAM, 1
instance = comp, \u1|u_command|oe4~1 , u1|u_command|oe4~1, SDRAM, 1
instance = comp, \u1|u_command|oe4 , u1|u_command|oe4, SDRAM, 1
instance = comp, \u1|u_command|OE , u1|u_command|OE, SDRAM, 1
instance = comp, \u1|mDATAIN[0]~0 , u1|mDATAIN[0]~0, SDRAM, 1
instance = comp, \sdram_dq[0]~input , sdram_dq[0]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[0] , u1|mDATAOUT[0], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , u1|u_read_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, SDRAM, 1
instance = comp, \sdram_dq[1]~input , sdram_dq[1]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[1] , u1|mDATAOUT[1], SDRAM, 1
instance = comp, \sdram_dq[2]~input , sdram_dq[2]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[2]~feeder , u1|mDATAOUT[2]~feeder, SDRAM, 1
instance = comp, \u1|mDATAOUT[2] , u1|mDATAOUT[2], SDRAM, 1
instance = comp, \sdram_dq[3]~input , sdram_dq[3]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[3]~feeder , u1|mDATAOUT[3]~feeder, SDRAM, 1
instance = comp, \u1|mDATAOUT[3] , u1|mDATAOUT[3], SDRAM, 1
instance = comp, \sdram_dq[4]~input , sdram_dq[4]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[4]~feeder , u1|mDATAOUT[4]~feeder, SDRAM, 1
instance = comp, \u1|mDATAOUT[4] , u1|mDATAOUT[4], SDRAM, 1
instance = comp, \sdram_dq[5]~input , sdram_dq[5]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[5] , u1|mDATAOUT[5], SDRAM, 1
instance = comp, \sdram_dq[6]~input , sdram_dq[6]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[6] , u1|mDATAOUT[6], SDRAM, 1
instance = comp, \sdram_dq[7]~input , sdram_dq[7]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[7] , u1|mDATAOUT[7], SDRAM, 1
instance = comp, \sdram_dq[8]~input , sdram_dq[8]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[8] , u1|mDATAOUT[8], SDRAM, 1
instance = comp, \sdram_dq[9]~input , sdram_dq[9]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[9]~feeder , u1|mDATAOUT[9]~feeder, SDRAM, 1
instance = comp, \u1|mDATAOUT[9] , u1|mDATAOUT[9], SDRAM, 1
instance = comp, \sdram_dq[10]~input , sdram_dq[10]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[10] , u1|mDATAOUT[10], SDRAM, 1
instance = comp, \sdram_dq[11]~input , sdram_dq[11]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[11] , u1|mDATAOUT[11], SDRAM, 1
instance = comp, \sdram_dq[12]~input , sdram_dq[12]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[12]~feeder , u1|mDATAOUT[12]~feeder, SDRAM, 1
instance = comp, \u1|mDATAOUT[12] , u1|mDATAOUT[12], SDRAM, 1
instance = comp, \sdram_dq[13]~input , sdram_dq[13]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[13] , u1|mDATAOUT[13], SDRAM, 1
instance = comp, \sdram_dq[14]~input , sdram_dq[14]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[14] , u1|mDATAOUT[14], SDRAM, 1
instance = comp, \sdram_dq[15]~input , sdram_dq[15]~input, SDRAM, 1
instance = comp, \u1|mDATAOUT[15] , u1|mDATAOUT[15], SDRAM, 1
instance = comp, \u1|u_read_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , u1|u_read_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, SDRAM, 1
instance = comp, \display_latch[0]~0 , display_latch[0]~0, SDRAM, 1
instance = comp, \display_latch[2] , display_latch[2], SDRAM, 1
instance = comp, \display_latch[1] , display_latch[1], SDRAM, 1
instance = comp, \display_latch[3] , display_latch[3], SDRAM, 1
instance = comp, \display_latch[0] , display_latch[0], SDRAM, 1
instance = comp, \u2|WideOr6~0 , u2|WideOr6~0, SDRAM, 1
instance = comp, \u2|WideOr5~0 , u2|WideOr5~0, SDRAM, 1
instance = comp, \u2|WideOr4~0 , u2|WideOr4~0, SDRAM, 1
instance = comp, \u2|WideOr3~0 , u2|WideOr3~0, SDRAM, 1
instance = comp, \u2|WideOr2~0 , u2|WideOr2~0, SDRAM, 1
instance = comp, \u2|WideOr1~0 , u2|WideOr1~0, SDRAM, 1
instance = comp, \u2|WideOr0~0 , u2|WideOr0~0, SDRAM, 1
instance = comp, \display_latch[5] , display_latch[5], SDRAM, 1
instance = comp, \display_latch[6]~feeder , display_latch[6]~feeder, SDRAM, 1
instance = comp, \display_latch[6] , display_latch[6], SDRAM, 1
instance = comp, \display_latch[7]~feeder , display_latch[7]~feeder, SDRAM, 1
instance = comp, \display_latch[7] , display_latch[7], SDRAM, 1
instance = comp, \display_latch[4] , display_latch[4], SDRAM, 1
instance = comp, \u3|WideOr6~0 , u3|WideOr6~0, SDRAM, 1
instance = comp, \u3|WideOr5~0 , u3|WideOr5~0, SDRAM, 1
instance = comp, \u3|WideOr4~0 , u3|WideOr4~0, SDRAM, 1
instance = comp, \u3|WideOr3~0 , u3|WideOr3~0, SDRAM, 1
instance = comp, \u3|WideOr2~0 , u3|WideOr2~0, SDRAM, 1
instance = comp, \u3|WideOr1~0 , u3|WideOr1~0, SDRAM, 1
instance = comp, \u3|WideOr0~0 , u3|WideOr0~0, SDRAM, 1
instance = comp, \display_latch[11] , display_latch[11], SDRAM, 1
instance = comp, \display_latch[9]~feeder , display_latch[9]~feeder, SDRAM, 1
instance = comp, \display_latch[9] , display_latch[9], SDRAM, 1
instance = comp, \display_latch[10] , display_latch[10], SDRAM, 1
instance = comp, \display_latch[8]~feeder , display_latch[8]~feeder, SDRAM, 1
instance = comp, \display_latch[8] , display_latch[8], SDRAM, 1
instance = comp, \u4|WideOr6~0 , u4|WideOr6~0, SDRAM, 1
instance = comp, \u4|WideOr5~0 , u4|WideOr5~0, SDRAM, 1
instance = comp, \u4|WideOr4~0 , u4|WideOr4~0, SDRAM, 1
instance = comp, \u4|WideOr3~0 , u4|WideOr3~0, SDRAM, 1
instance = comp, \u4|WideOr2~0 , u4|WideOr2~0, SDRAM, 1
instance = comp, \u4|WideOr1~0 , u4|WideOr1~0, SDRAM, 1
instance = comp, \u4|WideOr0~0 , u4|WideOr0~0, SDRAM, 1
instance = comp, \display_latch[14] , display_latch[14], SDRAM, 1
instance = comp, \display_latch[12] , display_latch[12], SDRAM, 1
instance = comp, \display_latch[13] , display_latch[13], SDRAM, 1
instance = comp, \display_latch[15]~feeder , display_latch[15]~feeder, SDRAM, 1
instance = comp, \display_latch[15] , display_latch[15], SDRAM, 1
instance = comp, \u5|WideOr6~0 , u5|WideOr6~0, SDRAM, 1
instance = comp, \u5|WideOr5~0 , u5|WideOr5~0, SDRAM, 1
instance = comp, \u5|WideOr4~0 , u5|WideOr4~0, SDRAM, 1
instance = comp, \u5|WideOr3~0 , u5|WideOr3~0, SDRAM, 1
instance = comp, \u5|WideOr2~0 , u5|WideOr2~0, SDRAM, 1
instance = comp, \u5|WideOr1~0 , u5|WideOr1~0, SDRAM, 1
instance = comp, \u5|WideOr0~0 , u5|WideOr0~0, SDRAM, 1
instance = comp, \u1|Add8~5 , u1|Add8~5, SDRAM, 1
instance = comp, \u1|Add8~13 , u1|Add8~13, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~5 , u1|rRD1_ADDR[17]~5, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[1] , u1|rRD1_ADDR[1], SDRAM, 1
instance = comp, \u1|Add8~21 , u1|Add8~21, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[2] , u1|rRD1_ADDR[2], SDRAM, 1
instance = comp, \u1|Add8~29 , u1|Add8~29, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[3] , u1|rRD1_ADDR[3], SDRAM, 1
instance = comp, \u1|Add8~37 , u1|Add8~37, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[4] , u1|rRD1_ADDR[4], SDRAM, 1
instance = comp, \u1|Add8~45 , u1|Add8~45, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[5] , u1|rRD1_ADDR[5], SDRAM, 1
instance = comp, \u1|Add8~53 , u1|Add8~53, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[6] , u1|rRD1_ADDR[6], SDRAM, 1
instance = comp, \u1|Add8~61 , u1|Add8~61, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[7] , u1|rRD1_ADDR[7], SDRAM, 1
instance = comp, \u1|Add8~69 , u1|Add8~69, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[8] , u1|rRD1_ADDR[8], SDRAM, 1
instance = comp, \u1|Add8~1 , u1|Add8~1, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[9] , u1|rRD1_ADDR[9], SDRAM, 1
instance = comp, \u1|Add8~9 , u1|Add8~9, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[10] , u1|rRD1_ADDR[10], SDRAM, 1
instance = comp, \u1|Add8~17 , u1|Add8~17, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[11] , u1|rRD1_ADDR[11], SDRAM, 1
instance = comp, \u1|Add8~25 , u1|Add8~25, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[12] , u1|rRD1_ADDR[12], SDRAM, 1
instance = comp, \u1|Add8~33 , u1|Add8~33, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[13] , u1|rRD1_ADDR[13], SDRAM, 1
instance = comp, \u1|Add8~41 , u1|Add8~41, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[14] , u1|rRD1_ADDR[14], SDRAM, 1
instance = comp, \u1|Add8~49 , u1|Add8~49, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[15] , u1|rRD1_ADDR[15], SDRAM, 1
instance = comp, \u1|Add8~57 , u1|Add8~57, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[16] , u1|rRD1_ADDR[16], SDRAM, 1
instance = comp, \u1|Add8~65 , u1|Add8~65, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17] , u1|rRD1_ADDR[17], SDRAM, 1
instance = comp, \u1|Add8~73 , u1|Add8~73, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[18] , u1|rRD1_ADDR[18], SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~1 , u1|rRD1_ADDR[17]~1, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~0 , u1|rRD1_ADDR[17]~0, SDRAM, 1
instance = comp, \u1|Add8~77 , u1|Add8~77, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[19] , u1|rRD1_ADDR[19], SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~3 , u1|rRD1_ADDR[17]~3, SDRAM, 1
instance = comp, \u1|Add8~81 , u1|Add8~81, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[20] , u1|rRD1_ADDR[20], SDRAM, 1
instance = comp, \u1|Add8~85 , u1|Add8~85, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[21] , u1|rRD1_ADDR[21], SDRAM, 1
instance = comp, \u1|Add8~89 , u1|Add8~89, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[22] , u1|rRD1_ADDR[22], SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~2 , u1|rRD1_ADDR[17]~2, SDRAM, 1
instance = comp, \u1|LessThan1~0 , u1|LessThan1~0, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[17]~4 , u1|rRD1_ADDR[17]~4, SDRAM, 1
instance = comp, \u1|rRD1_ADDR[0] , u1|rRD1_ADDR[0], SDRAM, 1
instance = comp, \u1|mADDR[0]~feeder , u1|mADDR[0]~feeder, SDRAM, 1
instance = comp, \u1|Add6~5 , u1|Add6~5, SDRAM, 1
instance = comp, \u1|Add6~13 , u1|Add6~13, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~5 , u1|rWR1_ADDR[13]~5, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[1] , u1|rWR1_ADDR[1], SDRAM, 1
instance = comp, \u1|Add6~21 , u1|Add6~21, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[2] , u1|rWR1_ADDR[2], SDRAM, 1
instance = comp, \u1|Add6~29 , u1|Add6~29, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[3] , u1|rWR1_ADDR[3], SDRAM, 1
instance = comp, \u1|Add6~37 , u1|Add6~37, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[4] , u1|rWR1_ADDR[4], SDRAM, 1
instance = comp, \u1|Add6~45 , u1|Add6~45, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[5] , u1|rWR1_ADDR[5], SDRAM, 1
instance = comp, \u1|Add6~53 , u1|Add6~53, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[6] , u1|rWR1_ADDR[6], SDRAM, 1
instance = comp, \u1|Add6~61 , u1|Add6~61, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[7] , u1|rWR1_ADDR[7], SDRAM, 1
instance = comp, \u1|Add6~69 , u1|Add6~69, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[8] , u1|rWR1_ADDR[8], SDRAM, 1
instance = comp, \u1|Add6~1 , u1|Add6~1, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[9] , u1|rWR1_ADDR[9], SDRAM, 1
instance = comp, \u1|Add6~9 , u1|Add6~9, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[10] , u1|rWR1_ADDR[10], SDRAM, 1
instance = comp, \u1|Add6~17 , u1|Add6~17, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[11] , u1|rWR1_ADDR[11], SDRAM, 1
instance = comp, \u1|Add6~25 , u1|Add6~25, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[12] , u1|rWR1_ADDR[12], SDRAM, 1
instance = comp, \u1|Add6~33 , u1|Add6~33, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13] , u1|rWR1_ADDR[13], SDRAM, 1
instance = comp, \u1|Add6~41 , u1|Add6~41, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[14] , u1|rWR1_ADDR[14], SDRAM, 1
instance = comp, \u1|Add6~49 , u1|Add6~49, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[15] , u1|rWR1_ADDR[15], SDRAM, 1
instance = comp, \u1|Add6~57 , u1|Add6~57, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[16] , u1|rWR1_ADDR[16], SDRAM, 1
instance = comp, \u1|Add6~65 , u1|Add6~65, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[17] , u1|rWR1_ADDR[17], SDRAM, 1
instance = comp, \u1|Add6~73 , u1|Add6~73, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[18] , u1|rWR1_ADDR[18], SDRAM, 1
instance = comp, \u1|Add6~77 , u1|Add6~77, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[19] , u1|rWR1_ADDR[19], SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~1 , u1|rWR1_ADDR[13]~1, SDRAM, 1
instance = comp, \u1|Add6~81 , u1|Add6~81, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[20] , u1|rWR1_ADDR[20], SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~0 , u1|rWR1_ADDR[13]~0, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~3 , u1|rWR1_ADDR[13]~3, SDRAM, 1
instance = comp, \u1|Add6~85 , u1|Add6~85, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[21] , u1|rWR1_ADDR[21], SDRAM, 1
instance = comp, \u1|Add6~89 , u1|Add6~89, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[22] , u1|rWR1_ADDR[22], SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~2 , u1|rWR1_ADDR[13]~2, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[13]~4 , u1|rWR1_ADDR[13]~4, SDRAM, 1
instance = comp, \u1|rWR1_ADDR[0] , u1|rWR1_ADDR[0], SDRAM, 1
instance = comp, \u1|always3~3 , u1|always3~3, SDRAM, 1
instance = comp, \u1|LessThan3~1 , u1|LessThan3~1, SDRAM, 1
instance = comp, \u1|always3~5 , u1|always3~5, SDRAM, 1
instance = comp, \u1|LessThan3~2 , u1|LessThan3~2, SDRAM, 1
instance = comp, \u1|always3~4 , u1|always3~4, SDRAM, 1
instance = comp, \u1|mADDR[0]~0 , u1|mADDR[0]~0, SDRAM, 1
instance = comp, \u1|mADDR[0] , u1|mADDR[0], SDRAM, 1
instance = comp, \u1|u_control|SADDR[0] , u1|u_control|SADDR[0], SDRAM, 1
instance = comp, \u1|mADDR[9]~feeder , u1|mADDR[9]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[9] , u1|mADDR[9], SDRAM, 1
instance = comp, \u1|u_control|SADDR[9] , u1|u_control|SADDR[9], SDRAM, 1
instance = comp, \u1|u_command|SA~0 , u1|u_command|SA~0, SDRAM, 1
instance = comp, \u1|u_command|SA[0] , u1|u_command|SA[0], SDRAM, 1
instance = comp, \u1|SA[0] , u1|SA[0], SDRAM, 1
instance = comp, \u1|mADDR[1]~feeder , u1|mADDR[1]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[1] , u1|mADDR[1], SDRAM, 1
instance = comp, \u1|u_control|SADDR[1] , u1|u_control|SADDR[1], SDRAM, 1
instance = comp, \u1|mADDR[10]~feeder , u1|mADDR[10]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[10] , u1|mADDR[10], SDRAM, 1
instance = comp, \u1|u_control|SADDR[10] , u1|u_control|SADDR[10], SDRAM, 1
instance = comp, \u1|u_command|SA~1 , u1|u_command|SA~1, SDRAM, 1
instance = comp, \u1|u_command|SA[1] , u1|u_command|SA[1], SDRAM, 1
instance = comp, \u1|SA[1] , u1|SA[1], SDRAM, 1
instance = comp, \u1|mADDR[11]~feeder , u1|mADDR[11]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[11] , u1|mADDR[11], SDRAM, 1
instance = comp, \u1|u_control|SADDR[11] , u1|u_control|SADDR[11], SDRAM, 1
instance = comp, \u1|mADDR[2]~feeder , u1|mADDR[2]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[2] , u1|mADDR[2], SDRAM, 1
instance = comp, \u1|u_control|SADDR[2] , u1|u_control|SADDR[2], SDRAM, 1
instance = comp, \u1|u_command|SA~2 , u1|u_command|SA~2, SDRAM, 1
instance = comp, \u1|u_command|SA[2] , u1|u_command|SA[2], SDRAM, 1
instance = comp, \u1|SA[2]~feeder , u1|SA[2]~feeder, SDRAM, 1
instance = comp, \u1|SA[2] , u1|SA[2], SDRAM, 1
instance = comp, \u1|mADDR[3]~feeder , u1|mADDR[3]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[3] , u1|mADDR[3], SDRAM, 1
instance = comp, \u1|u_control|SADDR[3] , u1|u_control|SADDR[3], SDRAM, 1
instance = comp, \u1|mADDR[12]~feeder , u1|mADDR[12]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[12] , u1|mADDR[12], SDRAM, 1
instance = comp, \u1|u_control|SADDR[12]~feeder , u1|u_control|SADDR[12]~feeder, SDRAM, 1
instance = comp, \u1|u_control|SADDR[12] , u1|u_control|SADDR[12], SDRAM, 1
instance = comp, \u1|u_command|SA~3 , u1|u_command|SA~3, SDRAM, 1
instance = comp, \u1|u_command|SA[3] , u1|u_command|SA[3], SDRAM, 1
instance = comp, \u1|SA[3] , u1|SA[3], SDRAM, 1
instance = comp, \u1|mADDR[4]~feeder , u1|mADDR[4]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[4] , u1|mADDR[4], SDRAM, 1
instance = comp, \u1|u_control|SADDR[4] , u1|u_control|SADDR[4], SDRAM, 1
instance = comp, \u1|mADDR[13]~feeder , u1|mADDR[13]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[13] , u1|mADDR[13], SDRAM, 1
instance = comp, \u1|u_control|SADDR[13] , u1|u_control|SADDR[13], SDRAM, 1
instance = comp, \u1|u_command|SA~4 , u1|u_command|SA~4, SDRAM, 1
instance = comp, \u1|u_command|SA[4] , u1|u_command|SA[4], SDRAM, 1
instance = comp, \u1|SA[4] , u1|SA[4], SDRAM, 1
instance = comp, \u1|mADDR[5]~feeder , u1|mADDR[5]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[5] , u1|mADDR[5], SDRAM, 1
instance = comp, \u1|u_control|SADDR[5] , u1|u_control|SADDR[5], SDRAM, 1
instance = comp, \u1|mADDR[14]~feeder , u1|mADDR[14]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[14] , u1|mADDR[14], SDRAM, 1
instance = comp, \u1|u_control|SADDR[14]~feeder , u1|u_control|SADDR[14]~feeder, SDRAM, 1
instance = comp, \u1|u_control|SADDR[14] , u1|u_control|SADDR[14], SDRAM, 1
instance = comp, \u1|u_command|SA~5 , u1|u_command|SA~5, SDRAM, 1
instance = comp, \u1|u_command|SA[5] , u1|u_command|SA[5], SDRAM, 1
instance = comp, \u1|SA[5] , u1|SA[5], SDRAM, 1
instance = comp, \u1|mADDR[6]~feeder , u1|mADDR[6]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[6] , u1|mADDR[6], SDRAM, 1
instance = comp, \u1|u_control|SADDR[6] , u1|u_control|SADDR[6], SDRAM, 1
instance = comp, \u1|mADDR[15]~feeder , u1|mADDR[15]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[15] , u1|mADDR[15], SDRAM, 1
instance = comp, \u1|u_control|SADDR[15] , u1|u_control|SADDR[15], SDRAM, 1
instance = comp, \u1|u_command|SA~6 , u1|u_command|SA~6, SDRAM, 1
instance = comp, \u1|u_command|SA[6] , u1|u_command|SA[6], SDRAM, 1
instance = comp, \u1|SA[6] , u1|SA[6], SDRAM, 1
instance = comp, \u1|mADDR[7]~feeder , u1|mADDR[7]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[7] , u1|mADDR[7], SDRAM, 1
instance = comp, \u1|u_control|SADDR[7] , u1|u_control|SADDR[7], SDRAM, 1
instance = comp, \u1|mADDR[16]~feeder , u1|mADDR[16]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[16] , u1|mADDR[16], SDRAM, 1
instance = comp, \u1|u_control|SADDR[16] , u1|u_control|SADDR[16], SDRAM, 1
instance = comp, \u1|u_command|SA~7 , u1|u_command|SA~7, SDRAM, 1
instance = comp, \u1|u_command|SA[7] , u1|u_command|SA[7], SDRAM, 1
instance = comp, \u1|SA[7] , u1|SA[7], SDRAM, 1
instance = comp, \u1|mADDR[17]~feeder , u1|mADDR[17]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[17] , u1|mADDR[17], SDRAM, 1
instance = comp, \u1|u_control|SADDR[17]~feeder , u1|u_control|SADDR[17]~feeder, SDRAM, 1
instance = comp, \u1|u_control|SADDR[17] , u1|u_control|SADDR[17], SDRAM, 1
instance = comp, \u1|mADDR[8]~feeder , u1|mADDR[8]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[8] , u1|mADDR[8], SDRAM, 1
instance = comp, \u1|u_control|SADDR[8] , u1|u_control|SADDR[8], SDRAM, 1
instance = comp, \u1|u_command|SA~8 , u1|u_command|SA~8, SDRAM, 1
instance = comp, \u1|u_command|SA[8] , u1|u_command|SA[8], SDRAM, 1
instance = comp, \u1|SA[8] , u1|SA[8], SDRAM, 1
instance = comp, \u1|mADDR[18]~feeder , u1|mADDR[18]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[18] , u1|mADDR[18], SDRAM, 1
instance = comp, \u1|u_control|SADDR[18] , u1|u_control|SADDR[18], SDRAM, 1
instance = comp, \u1|u_command|SA~9 , u1|u_command|SA~9, SDRAM, 1
instance = comp, \u1|u_command|SA[9] , u1|u_command|SA[9], SDRAM, 1
instance = comp, \u1|SA[9] , u1|SA[9], SDRAM, 1
instance = comp, \u1|u_command|rw_shift[1] , u1|u_command|rw_shift[1], SDRAM, 1
instance = comp, \u1|u_command|rw_shift~0 , u1|u_command|rw_shift~0, SDRAM, 1
instance = comp, \u1|u_command|rw_shift[0] , u1|u_command|rw_shift[0], SDRAM, 1
instance = comp, \u1|u_command|do_rw~0 , u1|u_command|do_rw~0, SDRAM, 1
instance = comp, \u1|u_command|do_rw , u1|u_command|do_rw, SDRAM, 1
instance = comp, \u1|mADDR[19]~feeder , u1|mADDR[19]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[19] , u1|mADDR[19], SDRAM, 1
instance = comp, \u1|u_control|SADDR[19] , u1|u_control|SADDR[19], SDRAM, 1
instance = comp, \u1|u_command|SA~10 , u1|u_command|SA~10, SDRAM, 1
instance = comp, \u1|u_command|SA[10] , u1|u_command|SA[10], SDRAM, 1
instance = comp, \u1|SA[10] , u1|SA[10], SDRAM, 1
instance = comp, \u1|mADDR[20]~feeder , u1|mADDR[20]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[20] , u1|mADDR[20], SDRAM, 1
instance = comp, \u1|u_control|SADDR[20] , u1|u_control|SADDR[20], SDRAM, 1
instance = comp, \u1|u_command|SA~11 , u1|u_command|SA~11, SDRAM, 1
instance = comp, \u1|u_command|SA[11] , u1|u_command|SA[11], SDRAM, 1
instance = comp, \u1|SA[11] , u1|SA[11], SDRAM, 1
instance = comp, \u1|mADDR[21]~feeder , u1|mADDR[21]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[21] , u1|mADDR[21], SDRAM, 1
instance = comp, \u1|u_control|SADDR[21] , u1|u_control|SADDR[21], SDRAM, 1
instance = comp, \u1|u_command|BA~0 , u1|u_command|BA~0, SDRAM, 1
instance = comp, \u1|u_command|BA[0] , u1|u_command|BA[0], SDRAM, 1
instance = comp, \u1|BA[0] , u1|BA[0], SDRAM, 1
instance = comp, \u1|mADDR[22]~feeder , u1|mADDR[22]~feeder, SDRAM, 1
instance = comp, \u1|mADDR[22] , u1|mADDR[22], SDRAM, 1
instance = comp, \u1|u_control|SADDR[22] , u1|u_control|SADDR[22], SDRAM, 1
instance = comp, \u1|u_command|BA~1 , u1|u_command|BA~1, SDRAM, 1
instance = comp, \u1|u_command|BA[1] , u1|u_command|BA[1], SDRAM, 1
instance = comp, \u1|BA[1] , u1|BA[1], SDRAM, 1
instance = comp, \u1|u_command|CAS_N~0 , u1|u_command|CAS_N~0, SDRAM, 1
instance = comp, \u1|u_command|CAS_N , u1|u_command|CAS_N, SDRAM, 1
instance = comp, \u1|CAS_N~0 , u1|CAS_N~0, SDRAM, 1
instance = comp, \u1|CAS_N , u1|CAS_N, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , u1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, SDRAM, 1
instance = comp, \u1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 , u1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0, SDRAM, 1
instance = comp, \u1|u_command|CS_N~0 , u1|u_command|CS_N~0, SDRAM, 1
instance = comp, \u1|u_command|CS_N[0] , u1|u_command|CS_N[0], SDRAM, 1
instance = comp, \u1|CS_N[0]~feeder , u1|CS_N[0]~feeder, SDRAM, 1
instance = comp, \u1|CS_N[0] , u1|CS_N[0], SDRAM, 1
instance = comp, \u1|DQM~0 , u1|DQM~0, SDRAM, 1
instance = comp, \u1|DQM[0] , u1|DQM[0], SDRAM, 1
instance = comp, \u1|DQM[1] , u1|DQM[1], SDRAM, 1
instance = comp, \u1|u_command|RAS_N , u1|u_command|RAS_N, SDRAM, 1
instance = comp, \u1|RAS_N~0 , u1|RAS_N~0, SDRAM, 1
instance = comp, \u1|RAS_N , u1|RAS_N, SDRAM, 1
instance = comp, \u1|u_command|rw_flag~0 , u1|u_command|rw_flag~0, SDRAM, 1
instance = comp, \u1|u_command|rw_flag , u1|u_command|rw_flag, SDRAM, 1
instance = comp, \u1|u_command|WE_N~0 , u1|u_command|WE_N~0, SDRAM, 1
instance = comp, \u1|u_command|WE_N , u1|u_command|WE_N, SDRAM, 1
instance = comp, \u1|WE_N~0 , u1|WE_N~0, SDRAM, 1
instance = comp, \u1|WE_N , u1|WE_N, SDRAM, 1
instance = comp, \key[0]~input , key[0]~input, SDRAM, 1
instance = comp, \sdram_dq[16]~input , sdram_dq[16]~input, SDRAM, 1
instance = comp, \sdram_dq[17]~input , sdram_dq[17]~input, SDRAM, 1
instance = comp, \sdram_dq[18]~input , sdram_dq[18]~input, SDRAM, 1
instance = comp, \sdram_dq[19]~input , sdram_dq[19]~input, SDRAM, 1
instance = comp, \sdram_dq[20]~input , sdram_dq[20]~input, SDRAM, 1
instance = comp, \sdram_dq[21]~input , sdram_dq[21]~input, SDRAM, 1
instance = comp, \sdram_dq[22]~input , sdram_dq[22]~input, SDRAM, 1
instance = comp, \sdram_dq[23]~input , sdram_dq[23]~input, SDRAM, 1
instance = comp, \sdram_dq[24]~input , sdram_dq[24]~input, SDRAM, 1
instance = comp, \sdram_dq[25]~input , sdram_dq[25]~input, SDRAM, 1
instance = comp, \sdram_dq[26]~input , sdram_dq[26]~input, SDRAM, 1
instance = comp, \sdram_dq[27]~input , sdram_dq[27]~input, SDRAM, 1
instance = comp, \sdram_dq[28]~input , sdram_dq[28]~input, SDRAM, 1
instance = comp, \sdram_dq[29]~input , sdram_dq[29]~input, SDRAM, 1
instance = comp, \sdram_dq[30]~input , sdram_dq[30]~input, SDRAM, 1
instance = comp, \sdram_dq[31]~input , sdram_dq[31]~input, SDRAM, 1
