Source Block: hdl/library/axi_dmac/axi_dmac_response_manager.v@225:243@HdlStmProcess

assign do_compl = (state == STATE_WRITE_ZRCMPL) && response_ready;

// Once the last completion request from request generator is received 
// we can wait for completions from the destination side
always @(posedge req_clk) begin
  if (req_resetn == 1'b0) begin
    completion_req_last_found <= 1'b0;
  end else if (completion_req_valid) begin
    completion_req_last_found <= completion_req_last;
  end else if (state ==STATE_ZERO_COMPL && ~(|to_complete_count)) begin
    completion_req_last_found <= 1'b0;
  end
end

// Track transfers so we can tell when did the destination completed all its
// transfers  
always @(posedge req_clk) begin
  if (req_resetn == 1'b0) begin

Diff Content:
- 233   end else if (completion_req_valid) begin
+ 233   end else if (completion_req) begin
+ 238 always @(posedge req_clk) begin
+ 238   if (req_resetn == 1'b0) begin
+ 238     completion_req_ready <= 1'b1;
+ 238   end else if (completion_req_valid && completion_req_last) begin
+ 238     completion_req_ready <= 1'b0;
+ 238   end else if (to_complete_count == 0) begin
+ 238     completion_req_ready <= 1'b1;
+ 238   end
+ 238 end
+ 238 assign completion_req = completion_req_ready && completion_req_valid;

Clone Blocks:
