$date
	Sat Nov  9 00:59:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 64 ! y [63:0] $end
$var reg 6 " s [5:0] $end
$scope module testee $end
$var wire 6 # s [5:0] $end
$var reg 64 $ y [63:0] $end
$scope begin declPort $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 %
b1 $
b0 #
b0 "
b1 !
$end
#1
b10000 !
b10000 $
b1000000 %
b100 "
b100 #
#2
b1000000000000000000000000000000000000000000000000000000000000 !
b1000000000000000000000000000000000000000000000000000000000000 $
b1000000 %
b111100 "
b111100 #
#3
b10 !
b10 $
b1000000 %
b1 "
b1 #
#4
b10000000000000000000000000000000000000000000 !
b10000000000000000000000000000000000000000000 $
b1000000 %
b101011 "
b101011 #
#5
b1000000000000000000000000000000000000000000000000000000000000000 !
b1000000000000000000000000000000000000000000000000000000000000000 $
b1000000 %
b111111 "
b111111 #
#16
