DIGEST 8f1130309a7f446b1b24a8b5191081bd
FThieleMachine.Simulation
R606:609 Coq.Lists.List <> <> lib
R611:615 Coq.Arith.Arith <> <> lib
R617:619 Coq.micromega.Lia <> <> lib
R629:641 Coq.Lists.List ListNotations <> mod
R681:682 ThieleUniversal.TM <> <> lib
R684:692 ThieleUniversal.UTM_Rules <> <> lib
R694:704 ThieleUniversal.UTM_Program <> <> lib
R706:715 ThieleUniversal.UTM_Encode <> <> lib
R717:719 ThieleUniversal.CPU <> <> lib
R756:768 ThieleMachine.ThieleMachine <> <> lib
R770:783 ThieleMachine.EncodingBridge <> <> lib
R832:848 ThieleMachineVerification.BridgeDefinitions <> <> lib
def 1109:1121 <> encode_config
R1130:1131 ThieleUniversal.TM <> TM rec
binder 1124:1126 <> _tm:1
R1142:1149 ThieleUniversal.TM <> TMConfig def
binder 1135:1138 <> conf:2
R1154:1158 ThieleMachine.ThieleMachine <> State rec
R1168:1169 ThieleMachine.ThieleMachine <> pc proj
R1168:1169 ThieleMachine.ThieleMachine <> pc proj
R1168:1169 ThieleMachine.ThieleMachine <> pc proj
R1174:1189 ThieleMachine.EncodingBridge <> tm_encode_config def
R1191:1194 ThieleMachine.Simulation <> conf:2 var
def 1212:1223 <> decode_state
R1232:1233 ThieleUniversal.TM <> TM rec
binder 1226:1228 <> _tm:3
R1242:1246 ThieleMachine.ThieleMachine <> State rec
binder 1237:1238 <> st:4
R1251:1258 ThieleUniversal.TM <> TMConfig def
R1265:1280 ThieleMachine.EncodingBridge <> tm_decode_config def
R1286:1287 ThieleMachine.ThieleMachine <> pc proj
R1282:1283 ThieleMachine.Simulation <> st:4 var
def 1303:1311 <> config_ok
R1320:1321 ThieleUniversal.TM <> TM rec
binder 1314:1316 <> _tm:5
R1332:1339 ThieleUniversal.TM <> TMConfig def
binder 1325:1328 <> conf:6
R1354:1365 ThieleMachine.EncodingBridge <> tm_config_ok def
R1367:1370 ThieleMachine.Simulation <> conf:6 var
def 1385:1398 <> tm_config_head
R1408:1415 ThieleUniversal.TM <> TMConfig def
binder 1401:1404 <> conf:7
R1420:1422 Coq.Init.Datatypes <> nat ind
R1450:1453 ThieleMachine.Simulation <> conf:7 var
R1434:1434 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1436:1437 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1439:1440 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
R1445:1445 Coq.Init.Datatypes <> ::core_scope:'('_x_','_x_','_'..'_','_x_')' not
def 1552:1556 <> Blind
R1563:1566 ThieleMachine.ThieleMachine <> Prog rec
binder 1559:1559 <> p:9
R1581:1586 Coq.Lists.List <> Forall ind
R1646:1649 ThieleMachine.ThieleMachine <> code proj
R1643:1643 ThieleMachine.Simulation <> p:9 var
binder 1593:1593 <> i:10
R1618:1621 Coq.Init.Logic <> ::type_scope:x_'/\'_x not
R1610:1612 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1598:1607 ThieleMachine.ThieleMachine <> is_LASSERT def
R1609:1609 ThieleMachine.Simulation <> i:10 var
R1613:1617 Coq.Init.Datatypes <> false constr
R1633:1635 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1622:1630 ThieleMachine.ThieleMachine <> is_MDLACC def
R1632:1632 ThieleMachine.Simulation <> i:10 var
R1636:1640 Coq.Init.Datatypes <> false constr
prf 1712:1730 <> decode_encode_id_tm
binder 1743:1744 <> tm:11
binder 1746:1749 <> conf:12
R1773:1780 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R1756:1764 ThieleMachine.Simulation <> config_ok def
R1766:1767 ThieleMachine.Simulation <> tm:11 var
R1769:1772 ThieleMachine.Simulation <> conf:12 var
R1820:1822 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1781:1792 ThieleMachine.Simulation <> decode_state def
R1794:1795 ThieleMachine.Simulation <> tm:11 var
R1798:1810 ThieleMachine.Simulation <> encode_config def
R1812:1813 ThieleMachine.Simulation <> tm:11 var
R1815:1818 ThieleMachine.Simulation <> conf:12 var
R1823:1826 ThieleMachine.Simulation <> conf:12 var
R1869:1881 ThieleMachine.Simulation <> encode_config def
R1884:1895 ThieleMachine.Simulation <> decode_state def
R1898:1906 ThieleMachine.Simulation <> config_ok def
R1917:1942 ThieleMachine.EncodingBridge <> tm_decode_encode_roundtrip thm
R1917:1942 ThieleMachine.EncodingBridge <> tm_decode_encode_roundtrip thm
def 2191:2204 <> thiele_step_tm
R2212:2213 ThieleUniversal.TM <> TM rec
binder 2207:2208 <> tm:13
R2222:2225 ThieleMachine.ThieleMachine <> Prog rec
binder 2217:2218 <> _p:14
R2234:2238 ThieleMachine.ThieleMachine <> State rec
binder 2229:2230 <> st:15
R2243:2247 ThieleMachine.ThieleMachine <> State rec
R2266:2277 ThieleMachine.Simulation <> decode_state def
R2279:2280 ThieleMachine.Simulation <> tm:13 var
R2282:2283 ThieleMachine.Simulation <> st:15 var
binder 2258:2261 <> conf:16
R2303:2309 ThieleUniversal.TM <> tm_step def
R2311:2312 ThieleMachine.Simulation <> tm:13 var
R2314:2317 ThieleMachine.Simulation <> conf:16 var
binder 2294:2298 <> conf':17
R2324:2336 ThieleMachine.Simulation <> encode_config def
R2338:2339 ThieleMachine.Simulation <> tm:13 var
R2341:2345 ThieleMachine.Simulation <> conf':17 var
def 2358:2373 <> thiele_step_n_tm
R2381:2382 ThieleUniversal.TM <> TM rec
binder 2376:2377 <> tm:18
R2390:2393 ThieleMachine.ThieleMachine <> Prog rec
binder 2386:2386 <> p:19
R2402:2406 ThieleMachine.ThieleMachine <> State rec
binder 2397:2398 <> st:20
R2414:2416 Coq.Init.Datatypes <> nat ind
binder 2410:2410 <> n:21
R2421:2425 ThieleMachine.ThieleMachine <> State rec
R2438:2438 ThieleMachine.Simulation <> n:21 var
R2454:2455 ThieleMachine.Simulation <> st:20 var
R2461:2461 Coq.Init.Datatypes <> S constr
R2469:2484 ThieleMachine.Simulation <> thiele_step_n_tm:22 def
R2492:2505 ThieleMachine.Simulation <> thiele_step_tm def
R2507:2508 ThieleMachine.Simulation <> tm:18 var
R2510:2510 ThieleMachine.Simulation <> p:19 var
R2512:2513 ThieleMachine.Simulation <> st:20 var
R2489:2489 ThieleMachine.Simulation <> p:19 var
R2486:2487 ThieleMachine.Simulation <> tm:18 var
def 2755:2765 <> utm_program
R2769:2772 ThieleMachine.ThieleMachine <> Prog rec
R2780:2783 ThieleMachine.ThieleMachine <> code proj
R2780:2783 ThieleMachine.ThieleMachine <> code proj
R2780:2783 ThieleMachine.ThieleMachine <> code proj
R2788:2789 Coq.Lists.List ListNotations ::list_scope:'['_']' not
prf 2852:2868 <> utm_program_blind
R2872:2876 ThieleMachine.Simulation <> Blind def
R2878:2888 ThieleMachine.Simulation <> utm_program def
R2905:2909 ThieleMachine.Simulation <> Blind def
R2912:2922 ThieleMachine.Simulation <> utm_program def
def 3180:3188 <> rules_fit
R3196:3197 ThieleUniversal.TM <> TM rec
binder 3191:3192 <> tm:24
R3259:3267 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3213:3218 Coq.Init.Datatypes <> length def
R3221:3243 ThieleUniversal.UTM_Encode UTM_Encode encode_rules def
R3249:3256 ThieleUniversal.TM <> tm_rules proj
R3245:3246 ThieleMachine.Simulation <> tm:24 var
R3295:3297 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R3268:3294 ThieleUniversal.UTM_Program UTM_Program TAPE_START_ADDR def
R3298:3325 ThieleUniversal.UTM_Program UTM_Program RULES_START_ADDR def
def 3563:3574 <> all_steps_ok
R3582:3583 ThieleUniversal.TM <> TM rec
binder 3577:3578 <> tm:25
R3594:3601 ThieleUniversal.TM <> TMConfig def
binder 3587:3590 <> conf:26
R3609:3611 Coq.Init.Datatypes <> nat ind
binder 3605:3605 <> n:27
binder 3633:3633 <> k:28
R3642:3645 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3637:3640 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3636:3636 ThieleMachine.Simulation <> k:28 var
R3641:3641 ThieleMachine.Simulation <> n:27 var
R3646:3654 ThieleMachine.Simulation <> config_ok def
R3656:3657 ThieleMachine.Simulation <> tm:25 var
R3660:3668 ThieleUniversal.TM <> tm_step_n def
R3670:3671 ThieleMachine.Simulation <> tm:25 var
R3673:3676 ThieleMachine.Simulation <> conf:26 var
R3678:3678 ThieleMachine.Simulation <> k:28 var
prf 3739:3755 <> all_steps_ok_tail
binder 3768:3769 <> tm:29
binder 3771:3774 <> conf:30
binder 3776:3776 <> n:31
R3809:3816 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3783:3794 ThieleMachine.Simulation <> all_steps_ok def
R3796:3797 ThieleMachine.Simulation <> tm:29 var
R3799:3802 ThieleMachine.Simulation <> conf:30 var
R3805:3805 Coq.Init.Datatypes <> S constr
R3807:3807 ThieleMachine.Simulation <> n:31 var
R3817:3828 ThieleMachine.Simulation <> all_steps_ok def
R3830:3831 ThieleMachine.Simulation <> tm:29 var
R3834:3840 ThieleUniversal.TM <> tm_step def
R3842:3843 ThieleMachine.Simulation <> tm:29 var
R3845:3848 ThieleMachine.Simulation <> conf:30 var
R3851:3851 ThieleMachine.Simulation <> n:31 var
R3911:3911 Coq.Init.Datatypes <> S constr
R3911:3911 Coq.Init.Datatypes <> S constr
R3931:3934 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3928:3928 Coq.Init.Datatypes <> S constr
R3935:3935 Coq.Init.Datatypes <> S constr
R3931:3934 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3928:3928 Coq.Init.Datatypes <> S constr
R3935:3935 Coq.Init.Datatypes <> S constr
prf 4071:4094 <> thiele_step_n_tm_correct
binder 4107:4108 <> tm:32
binder 4110:4110 <> p:33
binder 4112:4115 <> conf:34
binder 4117:4117 <> n:35
R4146:4153 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4124:4135 ThieleMachine.Simulation <> all_steps_ok def
R4137:4138 ThieleMachine.Simulation <> tm:32 var
R4140:4143 ThieleMachine.Simulation <> conf:34 var
R4145:4145 ThieleMachine.Simulation <> n:35 var
R4219:4225 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4154:4165 ThieleMachine.Simulation <> decode_state def
R4167:4168 ThieleMachine.Simulation <> tm:32 var
R4171:4186 ThieleMachine.Simulation <> thiele_step_n_tm def
R4188:4189 ThieleMachine.Simulation <> tm:32 var
R4191:4191 ThieleMachine.Simulation <> p:33 var
R4194:4206 ThieleMachine.Simulation <> encode_config def
R4208:4209 ThieleMachine.Simulation <> tm:32 var
R4211:4214 ThieleMachine.Simulation <> conf:34 var
R4217:4217 ThieleMachine.Simulation <> n:35 var
R4226:4234 ThieleUniversal.TM <> tm_step_n def
R4236:4237 ThieleMachine.Simulation <> tm:32 var
R4239:4242 ThieleMachine.Simulation <> conf:34 var
R4244:4244 ThieleMachine.Simulation <> n:35 var
R4366:4384 ThieleMachine.Simulation <> decode_encode_id_tm thm
R4366:4384 ThieleMachine.Simulation <> decode_encode_id_tm thm
R4415:4418 Coq.Init.Peano <> le_n constr
R4415:4418 Coq.Init.Peano <> le_n constr
R4490:4493 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4494:4494 Coq.Init.Datatypes <> S constr
R4490:4493 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4494:4494 Coq.Init.Datatypes <> S constr
R4580:4593 ThieleMachine.Simulation <> thiele_step_tm def
R4608:4626 ThieleMachine.Simulation <> decode_encode_id_tm thm
R4608:4626 ThieleMachine.Simulation <> decode_encode_id_tm thm
R4608:4626 ThieleMachine.Simulation <> decode_encode_id_tm thm
R4675:4681 ThieleUniversal.TM <> tm_step def
R4693:4709 ThieleMachine.Simulation <> all_steps_ok_tail thm
R4675:4681 ThieleUniversal.TM <> tm_step def
R4693:4709 ThieleMachine.Simulation <> all_steps_ok_tail thm
prf 4815:4841 <> thiele_step_n_utm_simulates
binder 4854:4855 <> tm:36
binder 4857:4860 <> conf:37
binder 4862:4862 <> n:38
R4891:4898 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4869:4880 ThieleMachine.Simulation <> all_steps_ok def
R4882:4883 ThieleMachine.Simulation <> tm:36 var
R4885:4888 ThieleMachine.Simulation <> conf:37 var
R4890:4890 ThieleMachine.Simulation <> n:38 var
R4911:4918 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4899:4907 ThieleMachine.Simulation <> rules_fit def
R4909:4910 ThieleMachine.Simulation <> tm:36 var
R4994:5000 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4919:4930 ThieleMachine.Simulation <> decode_state def
R4932:4933 ThieleMachine.Simulation <> tm:36 var
R4936:4951 ThieleMachine.Simulation <> thiele_step_n_tm def
R4953:4954 ThieleMachine.Simulation <> tm:36 var
R4956:4966 ThieleMachine.Simulation <> utm_program def
R4969:4981 ThieleMachine.Simulation <> encode_config def
R4983:4984 ThieleMachine.Simulation <> tm:36 var
R4986:4989 ThieleMachine.Simulation <> conf:37 var
R4992:4992 ThieleMachine.Simulation <> n:38 var
R5001:5009 ThieleUniversal.TM <> tm_step_n def
R5011:5012 ThieleMachine.Simulation <> tm:36 var
R5014:5017 ThieleMachine.Simulation <> conf:37 var
R5019:5019 ThieleMachine.Simulation <> n:38 var
R5064:5087 ThieleMachine.Simulation <> thiele_step_n_tm_correct thm
R5064:5087 ThieleMachine.Simulation <> thiele_step_n_tm_correct thm
def 5337:5349 <> utm_cpu_state
R5357:5358 ThieleUniversal.TM <> TM rec
binder 5352:5353 <> tm:39
R5369:5376 ThieleUniversal.TM <> TMConfig def
binder 5362:5365 <> conf:40
R5381:5405 ThieleUniversal.CPU <> State rec
R5412:5440 ThieleMachineVerification.BridgeDefinitions <> setup_state def
R5442:5443 ThieleMachine.Simulation <> tm:39 var
R5445:5448 ThieleMachine.Simulation <> conf:40 var
