
f1_start_reaction.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b7f4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  0800b994  0800b994  0000c994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bad0  0800bad0  0000d07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bad0  0800bad0  0000cad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bad8  0800bad8  0000d07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bad8  0800bad8  0000cad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800badc  0800badc  0000cadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800bae0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ae0  2000007c  0800bb5c  0000d07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b5c  0800bb5c  0000db5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b982  00000000  00000000  0000d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043d8  00000000  00000000  00028a2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001818  00000000  00000000  0002ce08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ab  00000000  00000000  0002e620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bcbf  00000000  00000000  0002f8cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fdec  00000000  00000000  0004b58a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a34cd  00000000  00000000  0006b376  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e843  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ba0  00000000  00000000  0010e888  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00115428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000007c 	.word	0x2000007c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b97c 	.word	0x0800b97c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000080 	.word	0x20000080
 80001dc:	0800b97c 	.word	0x0800b97c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <F1_Sonar_Buzzer>:
extern TIM_HandleTypeDef htim3;

//funciones auxiliares

//Funcion que enciende ruido y guarda cuando empieza y cuanto debe durar
void F1_Sonar_Buzzer(uint16_t tono, uint32_t duracion) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, tono); //pwm para gestionar el tono
 80005b8:	4b0b      	ldr	r3, [pc, #44]	@ (80005e8 <F1_Sonar_Buzzer+0x3c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	88fa      	ldrh	r2, [r7, #6]
 80005be:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80005c0:	2108      	movs	r1, #8
 80005c2:	4809      	ldr	r0, [pc, #36]	@ (80005e8 <F1_Sonar_Buzzer+0x3c>)
 80005c4:	f006 fb1c 	bl	8006c00 <HAL_TIM_PWM_Start>
    tiempo_inicio_buzzer = HAL_GetTick();
 80005c8:	f001 faa6 	bl	8001b18 <HAL_GetTick>
 80005cc:	4603      	mov	r3, r0
 80005ce:	4a07      	ldr	r2, [pc, #28]	@ (80005ec <F1_Sonar_Buzzer+0x40>)
 80005d0:	6013      	str	r3, [r2, #0]
    duracion_buzzer = duracion;
 80005d2:	4a07      	ldr	r2, [pc, #28]	@ (80005f0 <F1_Sonar_Buzzer+0x44>)
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	6013      	str	r3, [r2, #0]
    buzzer_activo = 1;
 80005d8:	4b06      	ldr	r3, [pc, #24]	@ (80005f4 <F1_Sonar_Buzzer+0x48>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000208 	.word	0x20000208
 80005ec:	200000c0 	.word	0x200000c0
 80005f0:	200000c8 	.word	0x200000c8
 80005f4:	200000c4 	.word	0x200000c4

080005f8 <F1_Mostrar_Marcador>:

void F1_Mostrar_Marcador(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
    lcd_clear();
 80005fe:	f000 fc9c 	bl	8000f3a <lcd_clear>
    lcd_put_cur(0, 0);
 8000602:	2100      	movs	r1, #0
 8000604:	2000      	movs	r0, #0
 8000606:	f000 fc79 	bl	8000efc <lcd_put_cur>
    lcd_send_string("MARCADOR ACTUAL:"); //fila de arriba
 800060a:	480b      	ldr	r0, [pc, #44]	@ (8000638 <F1_Mostrar_Marcador+0x40>)
 800060c:	f000 fc61 	bl	8000ed2 <lcd_send_string>

    char marcador_str[16];
    sprintf(marcador_str, "J1:%d    J2:%d", puntosJ1, puntosJ2);
 8000610:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <F1_Mostrar_Marcador+0x44>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <F1_Mostrar_Marcador+0x48>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4638      	mov	r0, r7
 800061a:	490a      	ldr	r1, [pc, #40]	@ (8000644 <F1_Mostrar_Marcador+0x4c>)
 800061c:	f00a fdbc 	bl	800b198 <siprintf>
    lcd_put_cur(1, 0); //Fila de abajo
 8000620:	2100      	movs	r1, #0
 8000622:	2001      	movs	r0, #1
 8000624:	f000 fc6a 	bl	8000efc <lcd_put_cur>
    lcd_send_string(marcador_str);
 8000628:	463b      	mov	r3, r7
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fc51 	bl	8000ed2 <lcd_send_string>
}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	0800b994 	.word	0x0800b994
 800063c:	200000b0 	.word	0x200000b0
 8000640:	200000b4 	.word	0x200000b4
 8000644:	0800b9a8 	.word	0x0800b9a8

08000648 <iniciar_variables_juego>:

//inicializacion para empezar
void iniciar_variables_juego(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
    estado_actual = ESTADO_IDLE;
 800064e:	4b34      	ldr	r3, [pc, #208]	@ (8000720 <iniciar_variables_juego+0xd8>)
 8000650:	2200      	movs	r2, #0
 8000652:	701a      	strb	r2, [r3, #0]
    ganador  = 0;
 8000654:	4b33      	ldr	r3, [pc, #204]	@ (8000724 <iniciar_variables_juego+0xdc>)
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
    pantalla_actualizada = 0;
 800065a:	4b33      	ldr	r3, [pc, #204]	@ (8000728 <iniciar_variables_juego+0xe0>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
    nula_init = 0;
 8000660:	4b32      	ldr	r3, [pc, #200]	@ (800072c <iniciar_variables_juego+0xe4>)
 8000662:	2200      	movs	r2, #0
 8000664:	701a      	strb	r2, [r3, #0]

    // apagar todos los LEDs
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	2101      	movs	r1, #1
 800066a:	4831      	ldr	r0, [pc, #196]	@ (8000730 <iniciar_variables_juego+0xe8>)
 800066c:	f002 f924 	bl	80028b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000670:	2200      	movs	r2, #0
 8000672:	2102      	movs	r1, #2
 8000674:	482e      	ldr	r0, [pc, #184]	@ (8000730 <iniciar_variables_juego+0xe8>)
 8000676:	f002 f91f 	bl	80028b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	2104      	movs	r1, #4
 800067e:	482c      	ldr	r0, [pc, #176]	@ (8000730 <iniciar_variables_juego+0xe8>)
 8000680:	f002 f91a 	bl	80028b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000684:	2200      	movs	r2, #0
 8000686:	2108      	movs	r1, #8
 8000688:	4829      	ldr	r0, [pc, #164]	@ (8000730 <iniciar_variables_juego+0xe8>)
 800068a:	f002 f915 	bl	80028b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2110      	movs	r1, #16
 8000692:	4827      	ldr	r0, [pc, #156]	@ (8000730 <iniciar_variables_juego+0xe8>)
 8000694:	f002 f910 	bl	80028b8 <HAL_GPIO_WritePin>

    // Apagar LEDs de los ganadores uno por uno
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2140      	movs	r1, #64	@ 0x40
 800069c:	4824      	ldr	r0, [pc, #144]	@ (8000730 <iniciar_variables_juego+0xe8>)
 800069e:	f002 f90b 	bl	80028b8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2180      	movs	r1, #128	@ 0x80
 80006a6:	4822      	ldr	r0, [pc, #136]	@ (8000730 <iniciar_variables_juego+0xe8>)
 80006a8:	f002 f906 	bl	80028b8 <HAL_GPIO_WritePin>

    // apagar Buzzer
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80006ac:	2108      	movs	r1, #8
 80006ae:	4821      	ldr	r0, [pc, #132]	@ (8000734 <iniciar_variables_juego+0xec>)
 80006b0:	f006 fb56 	bl	8006d60 <HAL_TIM_PWM_Stop>
    buzzer_activo = 0;
 80006b4:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <iniciar_variables_juego+0xf0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]

    // solo se inicia la lcd la primera vez porque es lento
    if (sistema_ya_iniciado == 0) {
 80006ba:	4b20      	ldr	r3, [pc, #128]	@ (800073c <iniciar_variables_juego+0xf4>)
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d104      	bne.n	80006cc <iniciar_variables_juego+0x84>
        lcd_init();
 80006c2:	f000 fbe1 	bl	8000e88 <lcd_init>
        sistema_ya_iniciado = 1;
 80006c6:	4b1d      	ldr	r3, [pc, #116]	@ (800073c <iniciar_variables_juego+0xf4>)
 80006c8:	2201      	movs	r2, #1
 80006ca:	701a      	strb	r2, [r3, #0]
    }

    // Limpiamos pantalla y mostramos mensaje
    lcd_clear();
 80006cc:	f000 fc35 	bl	8000f3a <lcd_clear>
    lcd_put_cur(0, 0);
 80006d0:	2100      	movs	r1, #0
 80006d2:	2000      	movs	r0, #0
 80006d4:	f000 fc12 	bl	8000efc <lcd_put_cur>
    lcd_send_string(" F1 START GAME ");
 80006d8:	4819      	ldr	r0, [pc, #100]	@ (8000740 <iniciar_variables_juego+0xf8>)
 80006da:	f000 fbfa 	bl	8000ed2 <lcd_send_string>
    lcd_put_cur(1, 0);
 80006de:	2100      	movs	r1, #0
 80006e0:	2001      	movs	r0, #1
 80006e2:	f000 fc0b 	bl	8000efc <lcd_put_cur>

    if (puntosJ1 > 0 || puntosJ2 > 0) {
 80006e6:	4b17      	ldr	r3, [pc, #92]	@ (8000744 <iniciar_variables_juego+0xfc>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	dc03      	bgt.n	80006f6 <iniciar_variables_juego+0xae>
 80006ee:	4b16      	ldr	r3, [pc, #88]	@ (8000748 <iniciar_variables_juego+0x100>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	dd0c      	ble.n	8000710 <iniciar_variables_juego+0xc8>
        char msg[16];
        sprintf(msg, "Score: %d - %d", puntosJ1, puntosJ2);
 80006f6:	4b13      	ldr	r3, [pc, #76]	@ (8000744 <iniciar_variables_juego+0xfc>)
 80006f8:	681a      	ldr	r2, [r3, #0]
 80006fa:	4b13      	ldr	r3, [pc, #76]	@ (8000748 <iniciar_variables_juego+0x100>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4638      	mov	r0, r7
 8000700:	4912      	ldr	r1, [pc, #72]	@ (800074c <iniciar_variables_juego+0x104>)
 8000702:	f00a fd49 	bl	800b198 <siprintf>
        lcd_send_string(msg);
 8000706:	463b      	mov	r3, r7
 8000708:	4618      	mov	r0, r3
 800070a:	f000 fbe2 	bl	8000ed2 <lcd_send_string>
    if (puntosJ1 > 0 || puntosJ2 > 0) {
 800070e:	e003      	b.n	8000718 <iniciar_variables_juego+0xd0>
    } else {
        lcd_send_string("Pulse START...");
 8000710:	480f      	ldr	r0, [pc, #60]	@ (8000750 <iniciar_variables_juego+0x108>)
 8000712:	f000 fbde 	bl	8000ed2 <lcd_send_string>
    }
}
 8000716:	bf00      	nop
 8000718:	bf00      	nop
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000098 	.word	0x20000098
 8000724:	20000099 	.word	0x20000099
 8000728:	200000b8 	.word	0x200000b8
 800072c:	200000a5 	.word	0x200000a5
 8000730:	40020800 	.word	0x40020800
 8000734:	20000208 	.word	0x20000208
 8000738:	200000c4 	.word	0x200000c4
 800073c:	200000ac 	.word	0x200000ac
 8000740:	0800b9b8 	.word	0x0800b9b8
 8000744:	200000b0 	.word	0x200000b0
 8000748:	200000b4 	.word	0x200000b4
 800074c:	0800b9c8 	.word	0x0800b9c8
 8000750:	0800b9d8 	.word	0x0800b9d8

08000754 <actualizar_logica_juego>:

//el bucle prinicpal
void actualizar_logica_juego(void) {
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0

    // gestion del Buzzer usamos el tiempo de antes para comparar cuando apagar
    if (buzzer_activo && (HAL_GetTick() - tiempo_inicio_buzzer >= duracion_buzzer)) {
 800075a:	4b9a      	ldr	r3, [pc, #616]	@ (80009c4 <actualizar_logica_juego+0x270>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d010      	beq.n	8000784 <actualizar_logica_juego+0x30>
 8000762:	f001 f9d9 	bl	8001b18 <HAL_GetTick>
 8000766:	4602      	mov	r2, r0
 8000768:	4b97      	ldr	r3, [pc, #604]	@ (80009c8 <actualizar_logica_juego+0x274>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	1ad2      	subs	r2, r2, r3
 800076e:	4b97      	ldr	r3, [pc, #604]	@ (80009cc <actualizar_logica_juego+0x278>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	429a      	cmp	r2, r3
 8000774:	d306      	bcc.n	8000784 <actualizar_logica_juego+0x30>
        HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8000776:	2108      	movs	r1, #8
 8000778:	4895      	ldr	r0, [pc, #596]	@ (80009d0 <actualizar_logica_juego+0x27c>)
 800077a:	f006 faf1 	bl	8006d60 <HAL_TIM_PWM_Stop>
        buzzer_activo = 0;
 800077e:	4b91      	ldr	r3, [pc, #580]	@ (80009c4 <actualizar_logica_juego+0x270>)
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
    }

    switch (estado_actual) {
 8000784:	4b93      	ldr	r3, [pc, #588]	@ (80009d4 <actualizar_logica_juego+0x280>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	2b06      	cmp	r3, #6
 800078a:	f200 829c 	bhi.w	8000cc6 <actualizar_logica_juego+0x572>
 800078e:	a201      	add	r2, pc, #4	@ (adr r2, 8000794 <actualizar_logica_juego+0x40>)
 8000790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000794:	080007b1 	.word	0x080007b1
 8000798:	08000815 	.word	0x08000815
 800079c:	080008e7 	.word	0x080008e7
 80007a0:	0800094d 	.word	0x0800094d
 80007a4:	0800096f 	.word	0x0800096f
 80007a8:	08000ab1 	.word	0x08000ab1
 80007ac:	08000c1f 	.word	0x08000c1f
        case ESTADO_IDLE:

            // Solo leemos el ADC cuando pulsamos el botón.

            // Leer btn START (PA0)
            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 80007b0:	2101      	movs	r1, #1
 80007b2:	4889      	ldr	r0, [pc, #548]	@ (80009d8 <actualizar_logica_juego+0x284>)
 80007b4:	f002 f868 	bl	8002888 <HAL_GPIO_ReadPin>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	f040 8276 	bne.w	8000cac <actualizar_logica_juego+0x558>

                // delay para evitar rebotes
                HAL_Delay(300);
 80007c0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80007c4:	f001 f9b4 	bl	8001b30 <HAL_Delay>

                // Calculamos el "azar" con tecnica Start-Poll-Get de teoria
                HAL_ADC_Start(&hadc1);
 80007c8:	4884      	ldr	r0, [pc, #528]	@ (80009dc <actualizar_logica_juego+0x288>)
 80007ca:	f001 fa19 	bl	8001c00 <HAL_ADC_Start>
                if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 80007ce:	210a      	movs	r1, #10
 80007d0:	4882      	ldr	r0, [pc, #520]	@ (80009dc <actualizar_logica_juego+0x288>)
 80007d2:	f001 fafc 	bl	8001dce <HAL_ADC_PollForConversion>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d107      	bne.n	80007ec <actualizar_logica_juego+0x98>
                    tiempo_espera_azar = 2000 + HAL_ADC_GetValue(&hadc1);
 80007dc:	487f      	ldr	r0, [pc, #508]	@ (80009dc <actualizar_logica_juego+0x288>)
 80007de:	f001 fb81 	bl	8001ee4 <HAL_ADC_GetValue>
 80007e2:	4603      	mov	r3, r0
 80007e4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80007e8:	4a7d      	ldr	r2, [pc, #500]	@ (80009e0 <actualizar_logica_juego+0x28c>)
 80007ea:	6013      	str	r3, [r2, #0]
                }
                HAL_ADC_Stop(&hadc1);
 80007ec:	487b      	ldr	r0, [pc, #492]	@ (80009dc <actualizar_logica_juego+0x288>)
 80007ee:	f001 fabb 	bl	8001d68 <HAL_ADC_Stop>

                estado_actual = ESTADO_SECUENCIA;
 80007f2:	4b78      	ldr	r3, [pc, #480]	@ (80009d4 <actualizar_logica_juego+0x280>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	701a      	strb	r2, [r3, #0]
                orden = 0; //por si acaso para empezar desde el led 0
 80007f8:	4b7a      	ldr	r3, [pc, #488]	@ (80009e4 <actualizar_logica_juego+0x290>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	701a      	strb	r2, [r3, #0]
                tick_referencia = HAL_GetTick(); //comienza el tiemop para el primer led
 80007fe:	f001 f98b 	bl	8001b18 <HAL_GetTick>
 8000802:	4603      	mov	r3, r0
 8000804:	4a78      	ldr	r2, [pc, #480]	@ (80009e8 <actualizar_logica_juego+0x294>)
 8000806:	6013      	str	r3, [r2, #0]

                lcd_clear();//limpiamos y escribimos
 8000808:	f000 fb97 	bl	8000f3a <lcd_clear>
                lcd_send_string("PILOTOS ATENTOS...");
 800080c:	4877      	ldr	r0, [pc, #476]	@ (80009ec <actualizar_logica_juego+0x298>)
 800080e:	f000 fb60 	bl	8000ed2 <lcd_send_string>
            }
            break;
 8000812:	e24b      	b.n	8000cac <actualizar_logica_juego+0x558>

        case ESTADO_SECUENCIA:
            if (HAL_GetTick() - tick_referencia >= 300) {
 8000814:	f001 f980 	bl	8001b18 <HAL_GetTick>
 8000818:	4602      	mov	r2, r0
 800081a:	4b73      	ldr	r3, [pc, #460]	@ (80009e8 <actualizar_logica_juego+0x294>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	1ad3      	subs	r3, r2, r3
 8000820:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000824:	f0c0 8244 	bcc.w	8000cb0 <actualizar_logica_juego+0x55c>
                tick_referencia = HAL_GetTick();
 8000828:	f001 f976 	bl	8001b18 <HAL_GetTick>
 800082c:	4603      	mov	r3, r0
 800082e:	4a6e      	ldr	r2, [pc, #440]	@ (80009e8 <actualizar_logica_juego+0x294>)
 8000830:	6013      	str	r3, [r2, #0]
                orden++;
 8000832:	4b6c      	ldr	r3, [pc, #432]	@ (80009e4 <actualizar_logica_juego+0x290>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	b2da      	uxtb	r2, r3
 800083a:	4b6a      	ldr	r3, [pc, #424]	@ (80009e4 <actualizar_logica_juego+0x290>)
 800083c:	701a      	strb	r2, [r3, #0]
//cada vez q pase nuestro tiempo dispuesto, sube orden y pasa a la siguiente LED
                switch(orden) {
 800083e:	4b69      	ldr	r3, [pc, #420]	@ (80009e4 <actualizar_logica_juego+0x290>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	3b01      	subs	r3, #1
 8000844:	2b04      	cmp	r3, #4
 8000846:	f200 8233 	bhi.w	8000cb0 <actualizar_logica_juego+0x55c>
 800084a:	a201      	add	r2, pc, #4	@ (adr r2, 8000850 <actualizar_logica_juego+0xfc>)
 800084c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000850:	08000865 	.word	0x08000865
 8000854:	0800087b 	.word	0x0800087b
 8000858:	08000891 	.word	0x08000891
 800085c:	080008a7 	.word	0x080008a7
 8000860:	080008bd 	.word	0x080008bd
                    case 1:
                    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000864:	2201      	movs	r2, #1
 8000866:	2101      	movs	r1, #1
 8000868:	4861      	ldr	r0, [pc, #388]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 800086a:	f002 f825 	bl	80028b8 <HAL_GPIO_WritePin>
                    	F1_Sonar_Buzzer(1000, 200);
 800086e:	21c8      	movs	r1, #200	@ 0xc8
 8000870:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000874:	f7ff fe9a 	bl	80005ac <F1_Sonar_Buzzer>
                    	break;
 8000878:	e034      	b.n	80008e4 <actualizar_logica_juego+0x190>
                    case 2:
                    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800087a:	2201      	movs	r2, #1
 800087c:	2102      	movs	r1, #2
 800087e:	485c      	ldr	r0, [pc, #368]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000880:	f002 f81a 	bl	80028b8 <HAL_GPIO_WritePin>
                    	F1_Sonar_Buzzer(1000, 200);
 8000884:	21c8      	movs	r1, #200	@ 0xc8
 8000886:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800088a:	f7ff fe8f 	bl	80005ac <F1_Sonar_Buzzer>
                    	break;
 800088e:	e029      	b.n	80008e4 <actualizar_logica_juego+0x190>
                    case 3:
                    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2104      	movs	r1, #4
 8000894:	4856      	ldr	r0, [pc, #344]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000896:	f002 f80f 	bl	80028b8 <HAL_GPIO_WritePin>
                    	F1_Sonar_Buzzer(1000, 200);
 800089a:	21c8      	movs	r1, #200	@ 0xc8
 800089c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008a0:	f7ff fe84 	bl	80005ac <F1_Sonar_Buzzer>
                    	break;
 80008a4:	e01e      	b.n	80008e4 <actualizar_logica_juego+0x190>
                    case 4:
                    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 80008a6:	2201      	movs	r2, #1
 80008a8:	2108      	movs	r1, #8
 80008aa:	4851      	ldr	r0, [pc, #324]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 80008ac:	f002 f804 	bl	80028b8 <HAL_GPIO_WritePin>
                    	F1_Sonar_Buzzer(1000, 200);
 80008b0:	21c8      	movs	r1, #200	@ 0xc8
 80008b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008b6:	f7ff fe79 	bl	80005ac <F1_Sonar_Buzzer>
                    	break;
 80008ba:	e013      	b.n	80008e4 <actualizar_logica_juego+0x190>
                    case 5:
                        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_SET);
 80008bc:	2201      	movs	r2, #1
 80008be:	2110      	movs	r1, #16
 80008c0:	484b      	ldr	r0, [pc, #300]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 80008c2:	f001 fff9 	bl	80028b8 <HAL_GPIO_WritePin>
                        F1_Sonar_Buzzer(900, 800);//cambiamos tono para que llame la atencion
 80008c6:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80008ca:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80008ce:	f7ff fe6d 	bl	80005ac <F1_Sonar_Buzzer>
                        estado_actual = ESTADO_ESPERA_AZAR;
 80008d2:	4b40      	ldr	r3, [pc, #256]	@ (80009d4 <actualizar_logica_juego+0x280>)
 80008d4:	2202      	movs	r2, #2
 80008d6:	701a      	strb	r2, [r3, #0]
                        tick_referencia = HAL_GetTick();
 80008d8:	f001 f91e 	bl	8001b18 <HAL_GetTick>
 80008dc:	4603      	mov	r3, r0
 80008de:	4a42      	ldr	r2, [pc, #264]	@ (80009e8 <actualizar_logica_juego+0x294>)
 80008e0:	6013      	str	r3, [r2, #0]
                        break;
 80008e2:	bf00      	nop
                }
            }
            break;
 80008e4:	e1e4      	b.n	8000cb0 <actualizar_logica_juego+0x55c>

        case ESTADO_ESPERA_AZAR:
            if (HAL_GetTick() - tick_referencia >= tiempo_espera_azar) {
 80008e6:	f001 f917 	bl	8001b18 <HAL_GetTick>
 80008ea:	4602      	mov	r2, r0
 80008ec:	4b3e      	ldr	r3, [pc, #248]	@ (80009e8 <actualizar_logica_juego+0x294>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	1ad2      	subs	r2, r2, r3
 80008f2:	4b3b      	ldr	r3, [pc, #236]	@ (80009e0 <actualizar_logica_juego+0x28c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	f0c0 81dc 	bcc.w	8000cb4 <actualizar_logica_juego+0x560>
            	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2101      	movs	r1, #1
 8000900:	483b      	ldr	r0, [pc, #236]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000902:	f001 ffd9 	bl	80028b8 <HAL_GPIO_WritePin>
            	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2102      	movs	r1, #2
 800090a:	4839      	ldr	r0, [pc, #228]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 800090c:	f001 ffd4 	bl	80028b8 <HAL_GPIO_WritePin>
            	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2104      	movs	r1, #4
 8000914:	4836      	ldr	r0, [pc, #216]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000916:	f001 ffcf 	bl	80028b8 <HAL_GPIO_WritePin>
            	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	2108      	movs	r1, #8
 800091e:	4834      	ldr	r0, [pc, #208]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000920:	f001 ffca 	bl	80028b8 <HAL_GPIO_WritePin>
            	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);            F1_Sonar_Buzzer(1000, 600);
 8000924:	2200      	movs	r2, #0
 8000926:	2110      	movs	r1, #16
 8000928:	4831      	ldr	r0, [pc, #196]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 800092a:	f001 ffc5 	bl	80028b8 <HAL_GPIO_WritePin>
 800092e:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8000932:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000936:	f7ff fe39 	bl	80005ac <F1_Sonar_Buzzer>

                estado_actual = ESTADO_REACCION;
 800093a:	4b26      	ldr	r3, [pc, #152]	@ (80009d4 <actualizar_logica_juego+0x280>)
 800093c:	2203      	movs	r2, #3
 800093e:	701a      	strb	r2, [r3, #0]
                tick_referencia = HAL_GetTick(); //al apagar los leds comienza el tiempo
 8000940:	f001 f8ea 	bl	8001b18 <HAL_GetTick>
 8000944:	4603      	mov	r3, r0
 8000946:	4a28      	ldr	r2, [pc, #160]	@ (80009e8 <actualizar_logica_juego+0x294>)
 8000948:	6013      	str	r3, [r2, #0]
            }									// para ver cual es la reaccion mas rapida
            break;
 800094a:	e1b3      	b.n	8000cb4 <actualizar_logica_juego+0x560>

        case ESTADO_REACCION: //comprobamos quien pulsa en interrupcion
            if (HAL_GetTick() - tick_referencia > 5000) { //si pasan 5 segs nos vamos al ppio del tiron
 800094c:	f001 f8e4 	bl	8001b18 <HAL_GetTick>
 8000950:	4602      	mov	r2, r0
 8000952:	4b25      	ldr	r3, [pc, #148]	@ (80009e8 <actualizar_logica_juego+0x294>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	1ad3      	subs	r3, r2, r3
 8000958:	f241 3288 	movw	r2, #5000	@ 0x1388
 800095c:	4293      	cmp	r3, r2
 800095e:	f240 81ab 	bls.w	8000cb8 <actualizar_logica_juego+0x564>
                estado_actual = ESTADO_IDLE;
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <actualizar_logica_juego+0x280>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]
                iniciar_variables_juego();
 8000968:	f7ff fe6e 	bl	8000648 <iniciar_variables_juego>
            }
            break;
 800096c:	e1a4      	b.n	8000cb8 <actualizar_logica_juego+0x564>

        case ESTADO_GANADOR: //secuencial distintas etapas
            // etapa1. Mostrar ganador ronda
            if (pantalla_actualizada == 0) {
 800096e:	4b21      	ldr	r3, [pc, #132]	@ (80009f4 <actualizar_logica_juego+0x2a0>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d162      	bne.n	8000a3c <actualizar_logica_juego+0x2e8>
                if (ganador == 1) {
 8000976:	4b20      	ldr	r3, [pc, #128]	@ (80009f8 <actualizar_logica_juego+0x2a4>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	2b01      	cmp	r3, #1
 800097c:	d10a      	bne.n	8000994 <actualizar_logica_juego+0x240>
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800097e:	2201      	movs	r2, #1
 8000980:	2140      	movs	r1, #64	@ 0x40
 8000982:	481b      	ldr	r0, [pc, #108]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 8000984:	f001 ff98 	bl	80028b8 <HAL_GPIO_WritePin>
                    puntosJ1++;
 8000988:	4b1c      	ldr	r3, [pc, #112]	@ (80009fc <actualizar_logica_juego+0x2a8>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	3301      	adds	r3, #1
 800098e:	4a1b      	ldr	r2, [pc, #108]	@ (80009fc <actualizar_logica_juego+0x2a8>)
 8000990:	6013      	str	r3, [r2, #0]
 8000992:	e009      	b.n	80009a8 <actualizar_logica_juego+0x254>
                } else {
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000994:	2201      	movs	r2, #1
 8000996:	2180      	movs	r1, #128	@ 0x80
 8000998:	4815      	ldr	r0, [pc, #84]	@ (80009f0 <actualizar_logica_juego+0x29c>)
 800099a:	f001 ff8d 	bl	80028b8 <HAL_GPIO_WritePin>
                    puntosJ2++;
 800099e:	4b18      	ldr	r3, [pc, #96]	@ (8000a00 <actualizar_logica_juego+0x2ac>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	3301      	adds	r3, #1
 80009a4:	4a16      	ldr	r2, [pc, #88]	@ (8000a00 <actualizar_logica_juego+0x2ac>)
 80009a6:	6013      	str	r3, [r2, #0]
                }
                	//Lo primero es mostrar quien gana y su tiempo
                lcd_clear();
 80009a8:	f000 fac7 	bl	8000f3a <lcd_clear>
                lcd_put_cur(0, 0);
 80009ac:	2100      	movs	r1, #0
 80009ae:	2000      	movs	r0, #0
 80009b0:	f000 faa4 	bl	8000efc <lcd_put_cur>
                if (ganador == 1) lcd_send_string(" GANADOR: J1 ");
 80009b4:	4b10      	ldr	r3, [pc, #64]	@ (80009f8 <actualizar_logica_juego+0x2a4>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d125      	bne.n	8000a08 <actualizar_logica_juego+0x2b4>
 80009bc:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <actualizar_logica_juego+0x2b0>)
 80009be:	f000 fa88 	bl	8000ed2 <lcd_send_string>
 80009c2:	e024      	b.n	8000a0e <actualizar_logica_juego+0x2ba>
 80009c4:	200000c4 	.word	0x200000c4
 80009c8:	200000c0 	.word	0x200000c0
 80009cc:	200000c8 	.word	0x200000c8
 80009d0:	20000208 	.word	0x20000208
 80009d4:	20000098 	.word	0x20000098
 80009d8:	40020000 	.word	0x40020000
 80009dc:	200000cc 	.word	0x200000cc
 80009e0:	200000a0 	.word	0x200000a0
 80009e4:	200000a4 	.word	0x200000a4
 80009e8:	2000009c 	.word	0x2000009c
 80009ec:	0800b9e8 	.word	0x0800b9e8
 80009f0:	40020800 	.word	0x40020800
 80009f4:	200000b8 	.word	0x200000b8
 80009f8:	20000099 	.word	0x20000099
 80009fc:	200000b0 	.word	0x200000b0
 8000a00:	200000b4 	.word	0x200000b4
 8000a04:	0800b9fc 	.word	0x0800b9fc
                else lcd_send_string(" GANADOR: J2 ");
 8000a08:	48b1      	ldr	r0, [pc, #708]	@ (8000cd0 <actualizar_logica_juego+0x57c>)
 8000a0a:	f000 fa62 	bl	8000ed2 <lcd_send_string>

                char tiempo_str[16];
                sprintf(tiempo_str, "T: %lu ms", ultimo_tiempo_reaccion);
 8000a0e:	4bb1      	ldr	r3, [pc, #708]	@ (8000cd4 <actualizar_logica_juego+0x580>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	463b      	mov	r3, r7
 8000a14:	49b0      	ldr	r1, [pc, #704]	@ (8000cd8 <actualizar_logica_juego+0x584>)
 8000a16:	4618      	mov	r0, r3
 8000a18:	f00a fbbe 	bl	800b198 <siprintf>
                lcd_put_cur(1, 0);
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	2001      	movs	r0, #1
 8000a20:	f000 fa6c 	bl	8000efc <lcd_put_cur>
                lcd_send_string(tiempo_str);
 8000a24:	463b      	mov	r3, r7
 8000a26:	4618      	mov	r0, r3
 8000a28:	f000 fa53 	bl	8000ed2 <lcd_send_string>

                pantalla_actualizada = 1;
 8000a2c:	4bab      	ldr	r3, [pc, #684]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	701a      	strb	r2, [r3, #0]
                tick_referencia = HAL_GetTick();
 8000a32:	f001 f871 	bl	8001b18 <HAL_GetTick>
 8000a36:	4603      	mov	r3, r0
 8000a38:	4aa9      	ldr	r2, [pc, #676]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000a3a:	6013      	str	r3, [r2, #0]
            }

            // etapa2. Mostrar Marcador llamamos funcion auxiliar marcador post 3 segs
            if (pantalla_actualizada == 1 && (HAL_GetTick() - tick_referencia > 3000)) {
 8000a3c:	4ba7      	ldr	r3, [pc, #668]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d113      	bne.n	8000a6c <actualizar_logica_juego+0x318>
 8000a44:	f001 f868 	bl	8001b18 <HAL_GetTick>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	4ba5      	ldr	r3, [pc, #660]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d909      	bls.n	8000a6c <actualizar_logica_juego+0x318>
                F1_Mostrar_Marcador();
 8000a58:	f7ff fdce 	bl	80005f8 <F1_Mostrar_Marcador>
                pantalla_actualizada = 2;
 8000a5c:	4b9f      	ldr	r3, [pc, #636]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000a5e:	2202      	movs	r2, #2
 8000a60:	701a      	strb	r2, [r3, #0]
                tick_referencia = HAL_GetTick();
 8000a62:	f001 f859 	bl	8001b18 <HAL_GetTick>
 8000a66:	4603      	mov	r3, r0
 8000a68:	4a9d      	ldr	r2, [pc, #628]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000a6a:	6013      	str	r3, [r2, #0]
            }

            // etapa3. Decisión finaal : (Fin o Siguiente Ronda) post 3 segs
            if (pantalla_actualizada == 2 && (HAL_GetTick() - tick_referencia > 3000)) {
 8000a6c:	4b9b      	ldr	r3, [pc, #620]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	f040 8123 	bne.w	8000cbc <actualizar_logica_juego+0x568>
 8000a76:	f001 f84f 	bl	8001b18 <HAL_GetTick>
 8000a7a:	4602      	mov	r2, r0
 8000a7c:	4b98      	ldr	r3, [pc, #608]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000a86:	4293      	cmp	r3, r2
 8000a88:	f240 8118 	bls.w	8000cbc <actualizar_logica_juego+0x568>
                if (puntosJ1 >= PUNTOS_PARA_GANAR || puntosJ2 >= PUNTOS_PARA_GANAR) { //si alguno llegó a la puntuacion establecida
 8000a8c:	4b95      	ldr	r3, [pc, #596]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2b02      	cmp	r3, #2
 8000a92:	dc03      	bgt.n	8000a9c <actualizar_logica_juego+0x348>
 8000a94:	4b94      	ldr	r3, [pc, #592]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	2b02      	cmp	r3, #2
 8000a9a:	dd06      	ble.n	8000aaa <actualizar_logica_juego+0x356>
                    estado_actual = ESTADO_JUEGO_TERMINADO;
 8000a9c:	4b93      	ldr	r3, [pc, #588]	@ (8000cec <actualizar_logica_juego+0x598>)
 8000a9e:	2206      	movs	r2, #6
 8000aa0:	701a      	strb	r2, [r3, #0]
                    pantalla_actualizada = 0;
 8000aa2:	4b8e      	ldr	r3, [pc, #568]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	701a      	strb	r2, [r3, #0]
                else {

                	iniciar_variables_juego(); // Vuelve a inicio en caso de no haberlo
                }
            }
            break;
 8000aa8:	e108      	b.n	8000cbc <actualizar_logica_juego+0x568>
                	iniciar_variables_juego(); // Vuelve a inicio en caso de no haberlo
 8000aaa:	f7ff fdcd 	bl	8000648 <iniciar_variables_juego>
            break;
 8000aae:	e105      	b.n	8000cbc <actualizar_logica_juego+0x568>

        case ESTADO_SALIDA_NULA:
            // etapa 1. Falta
            if (nula_init == 0) {
 8000ab0:	4b8f      	ldr	r3, [pc, #572]	@ (8000cf0 <actualizar_logica_juego+0x59c>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d146      	bne.n	8000b46 <actualizar_logica_juego+0x3f2>
                tiempo_entrada_estado = HAL_GetTick();
 8000ab8:	f001 f82e 	bl	8001b18 <HAL_GetTick>
 8000abc:	4603      	mov	r3, r0
 8000abe:	4a8d      	ldr	r2, [pc, #564]	@ (8000cf4 <actualizar_logica_juego+0x5a0>)
 8000ac0:	6013      	str	r3, [r2, #0]
                tick_referencia = HAL_GetTick();
 8000ac2:	f001 f829 	bl	8001b18 <HAL_GetTick>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	4a85      	ldr	r2, [pc, #532]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000aca:	6013      	str	r3, [r2, #0]
                F1_Sonar_Buzzer(200, 1000);
 8000acc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ad0:	20c8      	movs	r0, #200	@ 0xc8
 8000ad2:	f7ff fd6b 	bl	80005ac <F1_Sonar_Buzzer>

                if (ganador == 1) { //restamos un punto y si ya esta en cero le dejamos asi
 8000ad6:	4b88      	ldr	r3, [pc, #544]	@ (8000cf8 <actualizar_logica_juego+0x5a4>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d10c      	bne.n	8000af8 <actualizar_logica_juego+0x3a4>
                    puntosJ1--;
 8000ade:	4b81      	ldr	r3, [pc, #516]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	4a7f      	ldr	r2, [pc, #508]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000ae6:	6013      	str	r3, [r2, #0]
                    if(puntosJ1 < 0) puntosJ1 = 0;
 8000ae8:	4b7e      	ldr	r3, [pc, #504]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	da0f      	bge.n	8000b10 <actualizar_logica_juego+0x3bc>
 8000af0:	4b7c      	ldr	r3, [pc, #496]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	e00b      	b.n	8000b10 <actualizar_logica_juego+0x3bc>
                } else {
                    puntosJ2--;
 8000af8:	4b7b      	ldr	r3, [pc, #492]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	3b01      	subs	r3, #1
 8000afe:	4a7a      	ldr	r2, [pc, #488]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000b00:	6013      	str	r3, [r2, #0]
                    if(puntosJ2 < 0) puntosJ2 = 0;
 8000b02:	4b79      	ldr	r3, [pc, #484]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	da02      	bge.n	8000b10 <actualizar_logica_juego+0x3bc>
 8000b0a:	4b77      	ldr	r3, [pc, #476]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
                }

                lcd_clear();
 8000b10:	f000 fa13 	bl	8000f3a <lcd_clear>
                lcd_put_cur(0,0);
 8000b14:	2100      	movs	r1, #0
 8000b16:	2000      	movs	r0, #0
 8000b18:	f000 f9f0 	bl	8000efc <lcd_put_cur>
                lcd_send_string(" SALIDA NULA! ");
 8000b1c:	4877      	ldr	r0, [pc, #476]	@ (8000cfc <actualizar_logica_juego+0x5a8>)
 8000b1e:	f000 f9d8 	bl	8000ed2 <lcd_send_string>
                lcd_put_cur(1,0);
 8000b22:	2100      	movs	r1, #0
 8000b24:	2001      	movs	r0, #1
 8000b26:	f000 f9e9 	bl	8000efc <lcd_put_cur>
                if(ganador == 1) lcd_send_string("J1 SE ADELANTO");
 8000b2a:	4b73      	ldr	r3, [pc, #460]	@ (8000cf8 <actualizar_logica_juego+0x5a4>)
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d103      	bne.n	8000b3a <actualizar_logica_juego+0x3e6>
 8000b32:	4873      	ldr	r0, [pc, #460]	@ (8000d00 <actualizar_logica_juego+0x5ac>)
 8000b34:	f000 f9cd 	bl	8000ed2 <lcd_send_string>
 8000b38:	e002      	b.n	8000b40 <actualizar_logica_juego+0x3ec>
                else lcd_send_string("J2 SE ADELANTO");
 8000b3a:	4872      	ldr	r0, [pc, #456]	@ (8000d04 <actualizar_logica_juego+0x5b0>)
 8000b3c:	f000 f9c9 	bl	8000ed2 <lcd_send_string>

                nula_init = 1;
 8000b40:	4b6b      	ldr	r3, [pc, #428]	@ (8000cf0 <actualizar_logica_juego+0x59c>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	701a      	strb	r2, [r3, #0]
            }

            // etapa 2. mostramos de forma visual que se ha adelantado alguno
            if (nula_init == 1) {
 8000b46:	4b6a      	ldr	r3, [pc, #424]	@ (8000cf0 <actualizar_logica_juego+0x59c>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d14d      	bne.n	8000bea <actualizar_logica_juego+0x496>
                if (HAL_GetTick() - tick_referencia >= 200) {
 8000b4e:	f000 ffe3 	bl	8001b18 <HAL_GetTick>
 8000b52:	4602      	mov	r2, r0
 8000b54:	4b62      	ldr	r3, [pc, #392]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	1ad3      	subs	r3, r2, r3
 8000b5a:	2bc7      	cmp	r3, #199	@ 0xc7
 8000b5c:	d918      	bls.n	8000b90 <actualizar_logica_juego+0x43c>
                    tick_referencia = HAL_GetTick();
 8000b5e:	f000 ffdb 	bl	8001b18 <HAL_GetTick>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a5e      	ldr	r2, [pc, #376]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000b66:	6013      	str	r3, [r2, #0]
                    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8000b68:	2101      	movs	r1, #1
 8000b6a:	4867      	ldr	r0, [pc, #412]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000b6c:	f001 febd 	bl	80028ea <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8000b70:	2102      	movs	r1, #2
 8000b72:	4865      	ldr	r0, [pc, #404]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000b74:	f001 feb9 	bl	80028ea <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 8000b78:	2104      	movs	r1, #4
 8000b7a:	4863      	ldr	r0, [pc, #396]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000b7c:	f001 feb5 	bl	80028ea <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
 8000b80:	2108      	movs	r1, #8
 8000b82:	4861      	ldr	r0, [pc, #388]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000b84:	f001 feb1 	bl	80028ea <HAL_GPIO_TogglePin>
                    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_4);                }
 8000b88:	2110      	movs	r1, #16
 8000b8a:	485f      	ldr	r0, [pc, #380]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000b8c:	f001 fead 	bl	80028ea <HAL_GPIO_TogglePin>

                if (HAL_GetTick() - tiempo_entrada_estado > 3000) { //al apso de 3 segs reseteamosl leds
 8000b90:	f000 ffc2 	bl	8001b18 <HAL_GetTick>
 8000b94:	4602      	mov	r2, r0
 8000b96:	4b57      	ldr	r3, [pc, #348]	@ (8000cf4 <actualizar_logica_juego+0x5a0>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	1ad3      	subs	r3, r2, r3
 8000b9c:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	d922      	bls.n	8000bea <actualizar_logica_juego+0x496>
                	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	2101      	movs	r1, #1
 8000ba8:	4857      	ldr	r0, [pc, #348]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000baa:	f001 fe85 	bl	80028b8 <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2102      	movs	r1, #2
 8000bb2:	4855      	ldr	r0, [pc, #340]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000bb4:	f001 fe80 	bl	80028b8 <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2104      	movs	r1, #4
 8000bbc:	4852      	ldr	r0, [pc, #328]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000bbe:	f001 fe7b 	bl	80028b8 <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2108      	movs	r1, #8
 8000bc6:	4850      	ldr	r0, [pc, #320]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000bc8:	f001 fe76 	bl	80028b8 <HAL_GPIO_WritePin>
                	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2110      	movs	r1, #16
 8000bd0:	484d      	ldr	r0, [pc, #308]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000bd2:	f001 fe71 	bl	80028b8 <HAL_GPIO_WritePin>
                	F1_Mostrar_Marcador();
 8000bd6:	f7ff fd0f 	bl	80005f8 <F1_Mostrar_Marcador>
                    nula_init = 2;
 8000bda:	4b45      	ldr	r3, [pc, #276]	@ (8000cf0 <actualizar_logica_juego+0x59c>)
 8000bdc:	2202      	movs	r2, #2
 8000bde:	701a      	strb	r2, [r3, #0]
                    tiempo_entrada_estado = HAL_GetTick();
 8000be0:	f000 ff9a 	bl	8001b18 <HAL_GetTick>
 8000be4:	4603      	mov	r3, r0
 8000be6:	4a43      	ldr	r2, [pc, #268]	@ (8000cf4 <actualizar_logica_juego+0x5a0>)
 8000be8:	6013      	str	r3, [r2, #0]
                }
            }

            // etapa 3. siguiente  Ronda
            if (nula_init == 2) {
 8000bea:	4b41      	ldr	r3, [pc, #260]	@ (8000cf0 <actualizar_logica_juego+0x59c>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b02      	cmp	r3, #2
 8000bf0:	d10b      	bne.n	8000c0a <actualizar_logica_juego+0x4b6>
                if (HAL_GetTick() - tiempo_entrada_estado > 3000) {
 8000bf2:	f000 ff91 	bl	8001b18 <HAL_GetTick>
 8000bf6:	4602      	mov	r2, r0
 8000bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8000cf4 <actualizar_logica_juego+0x5a0>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d901      	bls.n	8000c0a <actualizar_logica_juego+0x4b6>
                	iniciar_variables_juego();
 8000c06:	f7ff fd1f 	bl	8000648 <iniciar_variables_juego>
                }
            }

            if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	483f      	ldr	r0, [pc, #252]	@ (8000d0c <actualizar_logica_juego+0x5b8>)
 8000c0e:	f001 fe3b 	bl	8002888 <HAL_GPIO_ReadPin>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d153      	bne.n	8000cc0 <actualizar_logica_juego+0x56c>
            	iniciar_variables_juego();// start otra vez
 8000c18:	f7ff fd16 	bl	8000648 <iniciar_variables_juego>
            }
            break;
 8000c1c:	e050      	b.n	8000cc0 <actualizar_logica_juego+0x56c>

        case ESTADO_JUEGO_TERMINADO:
            if (pantalla_actualizada == 0) {
 8000c1e:	4b2f      	ldr	r3, [pc, #188]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d12f      	bne.n	8000c86 <actualizar_logica_juego+0x532>
                F1_Sonar_Buzzer(1500, 1500);
 8000c26:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8000c2a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c2e:	f7ff fcbd 	bl	80005ac <F1_Sonar_Buzzer>

                lcd_clear();
 8000c32:	f000 f982 	bl	8000f3a <lcd_clear>
                lcd_put_cur(0, 0);
 8000c36:	2100      	movs	r1, #0
 8000c38:	2000      	movs	r0, #0
 8000c3a:	f000 f95f 	bl	8000efc <lcd_put_cur>
                lcd_send_string("!! VICTORIA !!");
 8000c3e:	4834      	ldr	r0, [pc, #208]	@ (8000d10 <actualizar_logica_juego+0x5bc>)
 8000c40:	f000 f947 	bl	8000ed2 <lcd_send_string>
                lcd_put_cur(1, 0);
 8000c44:	2100      	movs	r1, #0
 8000c46:	2001      	movs	r0, #1
 8000c48:	f000 f958 	bl	8000efc <lcd_put_cur>

                if (puntosJ1 >= PUNTOS_PARA_GANAR) {
 8000c4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	dd08      	ble.n	8000c66 <actualizar_logica_juego+0x512>
                    lcd_send_string("CAMPEON: J1");
 8000c54:	482f      	ldr	r0, [pc, #188]	@ (8000d14 <actualizar_logica_juego+0x5c0>)
 8000c56:	f000 f93c 	bl	8000ed2 <lcd_send_string>
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2140      	movs	r1, #64	@ 0x40
 8000c5e:	482a      	ldr	r0, [pc, #168]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000c60:	f001 fe2a 	bl	80028b8 <HAL_GPIO_WritePin>
 8000c64:	e007      	b.n	8000c76 <actualizar_logica_juego+0x522>
                } else {
                    lcd_send_string("CAMPEON: J2");
 8000c66:	482c      	ldr	r0, [pc, #176]	@ (8000d18 <actualizar_logica_juego+0x5c4>)
 8000c68:	f000 f933 	bl	8000ed2 <lcd_send_string>
                    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2180      	movs	r1, #128	@ 0x80
 8000c70:	4825      	ldr	r0, [pc, #148]	@ (8000d08 <actualizar_logica_juego+0x5b4>)
 8000c72:	f001 fe21 	bl	80028b8 <HAL_GPIO_WritePin>
                }

                pantalla_actualizada = 1;
 8000c76:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <actualizar_logica_juego+0x588>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	701a      	strb	r2, [r3, #0]
                tick_referencia = HAL_GetTick();
 8000c7c:	f000 ff4c 	bl	8001b18 <HAL_GetTick>
 8000c80:	4603      	mov	r3, r0
 8000c82:	4a17      	ldr	r2, [pc, #92]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000c84:	6013      	str	r3, [r2, #0]
            }

            if (HAL_GetTick() - tick_referencia > 5000) {
 8000c86:	f000 ff47 	bl	8001b18 <HAL_GetTick>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	4b14      	ldr	r3, [pc, #80]	@ (8000ce0 <actualizar_logica_juego+0x58c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d914      	bls.n	8000cc4 <actualizar_logica_juego+0x570>
                puntosJ1 = 0; //reseteamos puntuacion antes de volver a iniciar
 8000c9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <actualizar_logica_juego+0x590>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	601a      	str	r2, [r3, #0]
                puntosJ2 = 0;
 8000ca0:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <actualizar_logica_juego+0x594>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
                iniciar_variables_juego();
 8000ca6:	f7ff fccf 	bl	8000648 <iniciar_variables_juego>
            }
            break;
 8000caa:	e00b      	b.n	8000cc4 <actualizar_logica_juego+0x570>
            break;
 8000cac:	bf00      	nop
 8000cae:	e00a      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cb0:	bf00      	nop
 8000cb2:	e008      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cb4:	bf00      	nop
 8000cb6:	e006      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cb8:	bf00      	nop
 8000cba:	e004      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cbc:	bf00      	nop
 8000cbe:	e002      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cc0:	bf00      	nop
 8000cc2:	e000      	b.n	8000cc6 <actualizar_logica_juego+0x572>
            break;
 8000cc4:	bf00      	nop
    }
}
 8000cc6:	bf00      	nop
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	0800ba0c 	.word	0x0800ba0c
 8000cd4:	200000bc 	.word	0x200000bc
 8000cd8:	0800ba1c 	.word	0x0800ba1c
 8000cdc:	200000b8 	.word	0x200000b8
 8000ce0:	2000009c 	.word	0x2000009c
 8000ce4:	200000b0 	.word	0x200000b0
 8000ce8:	200000b4 	.word	0x200000b4
 8000cec:	20000098 	.word	0x20000098
 8000cf0:	200000a5 	.word	0x200000a5
 8000cf4:	200000a8 	.word	0x200000a8
 8000cf8:	20000099 	.word	0x20000099
 8000cfc:	0800ba28 	.word	0x0800ba28
 8000d00:	0800ba38 	.word	0x0800ba38
 8000d04:	0800ba48 	.word	0x0800ba48
 8000d08:	40020800 	.word	0x40020800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	0800ba58 	.word	0x0800ba58
 8000d14:	0800ba68 	.word	0x0800ba68
 8000d18:	0800ba74 	.word	0x0800ba74

08000d1c <HAL_GPIO_EXTI_Callback>:

//interrupciones del juego
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	80fb      	strh	r3, [r7, #6]

    if (estado_actual == ESTADO_SECUENCIA || estado_actual == ESTADO_ESPERA_AZAR || estado_actual == ESTADO_REACCION) {
 8000d26:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b01      	cmp	r3, #1
 8000d2c:	d007      	beq.n	8000d3e <HAL_GPIO_EXTI_Callback+0x22>
 8000d2e:	4b20      	ldr	r3, [pc, #128]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d003      	beq.n	8000d3e <HAL_GPIO_EXTI_Callback+0x22>
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b03      	cmp	r3, #3
 8000d3c:	d134      	bne.n	8000da8 <HAL_GPIO_EXTI_Callback+0x8c>

        uint8_t jugador_detectado = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	73fb      	strb	r3, [r7, #15]

        if (GPIO_Pin == BTN_P1_Pin) { //COMPRUEBO QUIEN PULSA
 8000d42:	88fb      	ldrh	r3, [r7, #6]
 8000d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d48:	d102      	bne.n	8000d50 <HAL_GPIO_EXTI_Callback+0x34>
        	jugador_detectado = 1;  }
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e005      	b.n	8000d5c <HAL_GPIO_EXTI_Callback+0x40>

        else if (GPIO_Pin == BTN_P2_Pin)
 8000d50:	88fb      	ldrh	r3, [r7, #6]
 8000d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d56:	d101      	bne.n	8000d5c <HAL_GPIO_EXTI_Callback+0x40>
        	{jugador_detectado = 2;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	73fb      	strb	r3, [r7, #15]
        }

        if (jugador_detectado > 0) { //cualquiera de los dos
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d022      	beq.n	8000da8 <HAL_GPIO_EXTI_Callback+0x8c>
            if (estado_actual == ESTADO_SECUENCIA || estado_actual == ESTADO_ESPERA_AZAR) {//se ha pulsado cuando no toca
 8000d62:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_EXTI_Callback+0x56>
 8000d6a:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d109      	bne.n	8000d86 <HAL_GPIO_EXTI_Callback+0x6a>
                estado_actual = ESTADO_SALIDA_NULA;
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d74:	2205      	movs	r2, #5
 8000d76:	701a      	strb	r2, [r3, #0]
                ganador = jugador_detectado; //asigno quien ha pulsado a ganador para restarle puntos
 8000d78:	4a0e      	ldr	r2, [pc, #56]	@ (8000db4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000d7a:	7bfb      	ldrb	r3, [r7, #15]
 8000d7c:	7013      	strb	r3, [r2, #0]
                nula_init = 0;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <HAL_GPIO_EXTI_Callback+0x9c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
                ganador = jugador_detectado;
                pantalla_actualizada = 0;
            }
        }
    }
}
 8000d84:	e010      	b.n	8000da8 <HAL_GPIO_EXTI_Callback+0x8c>
                ultimo_tiempo_reaccion = HAL_GetTick() - tick_referencia; //para mostrar por pantalla
 8000d86:	f000 fec7 	bl	8001b18 <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0xa0>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000d94:	6013      	str	r3, [r2, #0]
                estado_actual = ESTADO_GANADOR;
 8000d96:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <HAL_GPIO_EXTI_Callback+0x94>)
 8000d98:	2204      	movs	r2, #4
 8000d9a:	701a      	strb	r2, [r3, #0]
                ganador = jugador_detectado;
 8000d9c:	4a05      	ldr	r2, [pc, #20]	@ (8000db4 <HAL_GPIO_EXTI_Callback+0x98>)
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	7013      	strb	r3, [r2, #0]
                pantalla_actualizada = 0;
 8000da2:	4b08      	ldr	r3, [pc, #32]	@ (8000dc4 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	701a      	strb	r2, [r3, #0]
}
 8000da8:	bf00      	nop
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	20000098 	.word	0x20000098
 8000db4:	20000099 	.word	0x20000099
 8000db8:	200000a5 	.word	0x200000a5
 8000dbc:	2000009c 	.word	0x2000009c
 8000dc0:	200000bc 	.word	0x200000bc
 8000dc4:	200000b8 	.word	0x200000b8

08000dc8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // cambia a hi2c2 si usas el I2C2

#define SLAVE_ADDRESS_LCD 0x4E // cambia a 0x27 si no funciona con 0x4E

void lcd_send_cmd (char comando)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af02      	add	r7, sp, #8
 8000dce:	4603      	mov	r3, r0
 8000dd0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  // separamos el byte en dos mitades (Nibbles)
    data_u = (comando & 0xf0);      //cogemos los 4 bits de arriba
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	f023 030f 	bic.w	r3, r3, #15
 8000dd8:	73fb      	strb	r3, [r7, #15]
    data_l = ((comando << 4) & 0xf0); // movemos los 4 de abajo arriba
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	011b      	lsls	r3, r3, #4
 8000dde:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0C;  //alta con enable a 1
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	f043 030c 	orr.w	r3, r3, #12
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x08;  //alta con enable a 0 : flanco de bajada para leer
 8000dea:	7bfb      	ldrb	r3, [r7, #15]
 8000dec:	f043 0308 	orr.w	r3, r3, #8
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0C;  // igual que enable a 1
 8000df4:	7bbb      	ldrb	r3, [r7, #14]
 8000df6:	f043 030c 	orr.w	r3, r3, #12
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x08;  //igual que enable a 0
 8000dfe:	7bbb      	ldrb	r3, [r7, #14]
 8000e00:	f043 0308 	orr.w	r3, r3, #8
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	72fb      	strb	r3, [r7, #11]
  //el bit rs siempre a 0 porque no es caracter lo que estamos viendo sino un comando
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e08:	f107 0208 	add.w	r2, r7, #8
 8000e0c:	2364      	movs	r3, #100	@ 0x64
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2304      	movs	r3, #4
 8000e12:	214e      	movs	r1, #78	@ 0x4e
 8000e14:	4803      	ldr	r0, [pc, #12]	@ (8000e24 <lcd_send_cmd+0x5c>)
 8000e16:	f003 fff1 	bl	8004dfc <HAL_I2C_Master_Transmit>
}
 8000e1a:	bf00      	nop
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	20000114 	.word	0x20000114

08000e28 <lcd_send_data>:

void lcd_send_data (char letra)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af02      	add	r7, sp, #8
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
  uint8_t data_t[4];
  data_u = (letra&0xf0); //aqui igual que en el data arriba dividimos en dos mitades
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f023 030f 	bic.w	r3, r3, #15
 8000e38:	73fb      	strb	r3, [r7, #15]
  data_l = ((letra<<4)&0xf0);
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	011b      	lsls	r3, r3, #4
 8000e3e:	73bb      	strb	r3, [r7, #14]
  data_t[0] = data_u|0x0D;  //funcoina igual que el comando arriba
 8000e40:	7bfb      	ldrb	r3, [r7, #15]
 8000e42:	f043 030d 	orr.w	r3, r3, #13
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	723b      	strb	r3, [r7, #8]
  data_t[1] = data_u|0x09;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	f043 0309 	orr.w	r3, r3, #9
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	727b      	strb	r3, [r7, #9]
  data_t[2] = data_l|0x0D;
 8000e54:	7bbb      	ldrb	r3, [r7, #14]
 8000e56:	f043 030d 	orr.w	r3, r3, #13
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	72bb      	strb	r3, [r7, #10]
  data_t[3] = data_l|0x09;
 8000e5e:	7bbb      	ldrb	r3, [r7, #14]
 8000e60:	f043 0309 	orr.w	r3, r3, #9
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	72fb      	strb	r3, [r7, #11]
  //aqui el rs a 1 porque es caracter lo que estamos viendo
  HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000e68:	f107 0208 	add.w	r2, r7, #8
 8000e6c:	2364      	movs	r3, #100	@ 0x64
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2304      	movs	r3, #4
 8000e72:	214e      	movs	r1, #78	@ 0x4e
 8000e74:	4803      	ldr	r0, [pc, #12]	@ (8000e84 <lcd_send_data+0x5c>)
 8000e76:	f003 ffc1 	bl	8004dfc <HAL_I2C_Master_Transmit>
}
 8000e7a:	bf00      	nop
 8000e7c:	3710      	adds	r7, #16
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000114 	.word	0x20000114

08000e88 <lcd_init>:

void lcd_init (void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
	// Se envían comandos repetidos para asegurar que el chip se despierta bien.
	// recomendacion del proveedor
  lcd_send_cmd (0x33);
 8000e8c:	2033      	movs	r0, #51	@ 0x33
 8000e8e:	f7ff ff9b 	bl	8000dc8 <lcd_send_cmd>
  lcd_send_cmd (0x32);
 8000e92:	2032      	movs	r0, #50	@ 0x32
 8000e94:	f7ff ff98 	bl	8000dc8 <lcd_send_cmd>
  HAL_Delay(50);
 8000e98:	2032      	movs	r0, #50	@ 0x32
 8000e9a:	f000 fe49 	bl	8001b30 <HAL_Delay>
  lcd_send_cmd (0x28);
 8000e9e:	2028      	movs	r0, #40	@ 0x28
 8000ea0:	f7ff ff92 	bl	8000dc8 <lcd_send_cmd>
  HAL_Delay(50);
 8000ea4:	2032      	movs	r0, #50	@ 0x32
 8000ea6:	f000 fe43 	bl	8001b30 <HAL_Delay>
  lcd_send_cmd (0x01);
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f7ff ff8c 	bl	8000dc8 <lcd_send_cmd>
  HAL_Delay(50);
 8000eb0:	2032      	movs	r0, #50	@ 0x32
 8000eb2:	f000 fe3d 	bl	8001b30 <HAL_Delay>
  lcd_send_cmd (0x06);
 8000eb6:	2006      	movs	r0, #6
 8000eb8:	f7ff ff86 	bl	8000dc8 <lcd_send_cmd>
  HAL_Delay(50);
 8000ebc:	2032      	movs	r0, #50	@ 0x32
 8000ebe:	f000 fe37 	bl	8001b30 <HAL_Delay>
  lcd_send_cmd (0x0C);
 8000ec2:	200c      	movs	r0, #12
 8000ec4:	f7ff ff80 	bl	8000dc8 <lcd_send_cmd>
  HAL_Delay(50);
 8000ec8:	2032      	movs	r0, #50	@ 0x32
 8000eca:	f000 fe31 	bl	8001b30 <HAL_Delay>
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <lcd_send_string>:

void lcd_send_string (char *texto)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
	// mientras queden letras en la frase va viendo
	    while (*texto)
 8000eda:	e006      	b.n	8000eea <lcd_send_string+0x18>
	    {
	        // envia la letra actual y pasa a la siguiente posición
	        lcd_send_data (*texto++);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	1c5a      	adds	r2, r3, #1
 8000ee0:	607a      	str	r2, [r7, #4]
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff9f 	bl	8000e28 <lcd_send_data>
	    while (*texto)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1f4      	bne.n	8000edc <lcd_send_string+0xa>
	    }
}
 8000ef2:	bf00      	nop
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <lcd_put_cur>:

void lcd_put_cur(int fila, int col)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
    switch (fila)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d003      	beq.n	8000f14 <lcd_put_cur+0x18>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d005      	beq.n	8000f1e <lcd_put_cur+0x22>
 8000f12:	e009      	b.n	8000f28 <lcd_put_cur+0x2c>
    { //comandos para el posicionamiento del cursor
        case 0:
            col |= 0x80;
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f1a:	603b      	str	r3, [r7, #0]
            break;
 8000f1c:	e004      	b.n	8000f28 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000f24:	603b      	str	r3, [r7, #0]
            break;
 8000f26:	bf00      	nop
    }
    lcd_send_cmd (col);
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff ff4b 	bl	8000dc8 <lcd_send_cmd>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <lcd_clear>:

void lcd_clear (void)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01); //eoliminamos la pantalla, si o si hay que poner un delay porque tiene un minimo retardo
 8000f3e:	2001      	movs	r0, #1
 8000f40:	f7ff ff42 	bl	8000dc8 <lcd_send_cmd>
    HAL_Delay(2);
 8000f44:	2002      	movs	r0, #2
 8000f46:	f000 fdf3 	bl	8001b30 <HAL_Delay>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f52:	f000 fd7b 	bl	8001a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f56:	f000 f817 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f5a:	f000 f9d9 	bl	8001310 <MX_GPIO_Init>



  MX_I2C1_Init();
 8000f5e:	f000 f8cf 	bl	8001100 <MX_I2C1_Init>

  MX_I2S3_Init();
 8000f62:	f000 f8fb 	bl	800115c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000f66:	f000 f927 	bl	80011b8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f6a:	f009 fd83 	bl	800aa74 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000f6e:	f000 f875 	bl	800105c <MX_ADC1_Init>
  MX_TIM3_Init();
 8000f72:	f000 f957 	bl	8001224 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */

  // inicio variables y pantalla
  iniciar_variables_juego();
 8000f76:	f7ff fb67 	bl	8000648 <iniciar_variables_juego>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f7a:	f009 fda1 	bl	800aac0 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    // bucle del juego
    actualizar_logica_juego();
 8000f7e:	f7ff fbe9 	bl	8000754 <actualizar_logica_juego>
    MX_USB_HOST_Process();
 8000f82:	bf00      	nop
 8000f84:	e7f9      	b.n	8000f7a <main+0x2c>
	...

08000f88 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  * ESTA ES LA CONFIGURACIÓN SEGURA (HSI) QUE HACE QUE LA PLACA NO SE BLOQUEE
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	@ 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0320 	add.w	r3, r7, #32
 8000f92:	2230      	movs	r2, #48	@ 0x30
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f00a f920 	bl	800b1dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <SystemClock_Config+0xcc>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	4a27      	ldr	r2, [pc, #156]	@ (8001054 <SystemClock_Config+0xcc>)
 8000fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fbc:	4b25      	ldr	r3, [pc, #148]	@ (8001054 <SystemClock_Config+0xcc>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	4b22      	ldr	r3, [pc, #136]	@ (8001058 <SystemClock_Config+0xd0>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a21      	ldr	r2, [pc, #132]	@ (8001058 <SystemClock_Config+0xd0>)
 8000fd2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fd6:	6013      	str	r3, [r2, #0]
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001058 <SystemClock_Config+0xd0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fe0:	607b      	str	r3, [r7, #4]
 8000fe2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fec:	2310      	movs	r3, #16
 8000fee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ff8:	2310      	movs	r3, #16
 8000ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ffc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001000:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001002:	2304      	movs	r3, #4
 8001004:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001006:	2304      	movs	r3, #4
 8001008:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100a:	f107 0320 	add.w	r3, r7, #32
 800100e:	4618      	mov	r0, r3
 8001010:	f004 feee 	bl	8005df0 <HAL_RCC_OscConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800101a:	f000 fa7d 	bl	8001518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101e:	230f      	movs	r3, #15
 8001020:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001022:	2302      	movs	r3, #2
 8001024:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800102a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800102e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001034:	f107 030c 	add.w	r3, r7, #12
 8001038:	2102      	movs	r1, #2
 800103a:	4618      	mov	r0, r3
 800103c:	f005 f950 	bl	80062e0 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001046:	f000 fa67 	bl	8001518 <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3750      	adds	r7, #80	@ 0x50
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	40007000 	.word	0x40007000

0800105c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001062:	463b      	mov	r3, r7
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <MX_ADC1_Init+0x98>)
 8001070:	4a21      	ldr	r2, [pc, #132]	@ (80010f8 <MX_ADC1_Init+0x9c>)
 8001072:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001074:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <MX_ADC1_Init+0x98>)
 8001076:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800107a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800107c:	4b1d      	ldr	r3, [pc, #116]	@ (80010f4 <MX_ADC1_Init+0x98>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001082:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <MX_ADC1_Init+0x98>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001088:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <MX_ADC1_Init+0x98>)
 800108a:	2200      	movs	r2, #0
 800108c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800108e:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <MX_ADC1_Init+0x98>)
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001096:	4b17      	ldr	r3, [pc, #92]	@ (80010f4 <MX_ADC1_Init+0x98>)
 8001098:	2200      	movs	r2, #0
 800109a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109c:	4b15      	ldr	r3, [pc, #84]	@ (80010f4 <MX_ADC1_Init+0x98>)
 800109e:	4a17      	ldr	r2, [pc, #92]	@ (80010fc <MX_ADC1_Init+0xa0>)
 80010a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010a2:	4b14      	ldr	r3, [pc, #80]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ae:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010b6:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	480d      	ldr	r0, [pc, #52]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010be:	f000 fd5b 	bl	8001b78 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010c8:	f000 fa26 	bl	8001518 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_1;
 80010cc:	2301      	movs	r3, #1
 80010ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010d0:	2301      	movs	r3, #1
 80010d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d8:	463b      	mov	r3, r7
 80010da:	4619      	mov	r1, r3
 80010dc:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <MX_ADC1_Init+0x98>)
 80010de:	f000 ff0f 	bl	8001f00 <HAL_ADC_ConfigChannel>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010e8:	f000 fa16 	bl	8001518 <Error_Handler>
  }
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200000cc 	.word	0x200000cc
 80010f8:	40012000 	.word	0x40012000
 80010fc:	0f000001 	.word	0x0f000001

08001100 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001104:	4b12      	ldr	r3, [pc, #72]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001106:	4a13      	ldr	r2, [pc, #76]	@ (8001154 <MX_I2C1_Init+0x54>)
 8001108:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800110a:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <MX_I2C1_Init+0x50>)
 800110c:	4a12      	ldr	r2, [pc, #72]	@ (8001158 <MX_I2C1_Init+0x58>)
 800110e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001110:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001116:	4b0e      	ldr	r3, [pc, #56]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800111c:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <MX_I2C1_Init+0x50>)
 800111e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001122:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001124:	4b0a      	ldr	r3, [pc, #40]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001126:	2200      	movs	r2, #0
 8001128:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <MX_I2C1_Init+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001130:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <MX_I2C1_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800113c:	4804      	ldr	r0, [pc, #16]	@ (8001150 <MX_I2C1_Init+0x50>)
 800113e:	f003 fd19 	bl	8004b74 <HAL_I2C_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001148:	f000 f9e6 	bl	8001518 <Error_Handler>
  }
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000114 	.word	0x20000114
 8001154:	40005400 	.word	0x40005400
 8001158:	000186a0 	.word	0x000186a0

0800115c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  hi2s3.Instance = SPI3;
 8001160:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001162:	4a13      	ldr	r2, [pc, #76]	@ (80011b0 <MX_I2S3_Init+0x54>)
 8001164:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001166:	4b11      	ldr	r3, [pc, #68]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001168:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800116c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800116e:	4b0f      	ldr	r3, [pc, #60]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800117a:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <MX_I2S3_Init+0x50>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001180:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001182:	4a0c      	ldr	r2, [pc, #48]	@ (80011b4 <MX_I2S3_Init+0x58>)
 8001184:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001186:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <MX_I2S3_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <MX_I2S3_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	@ (80011ac <MX_I2S3_Init+0x50>)
 800119a:	f004 f989 	bl	80054b0 <HAL_I2S_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2S3_Init+0x4c>
  {
    Error_Handler();
 80011a4:	f000 f9b8 	bl	8001518 <Error_Handler>
  }
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000168 	.word	0x20000168
 80011b0:	40003c00 	.word	0x40003c00
 80011b4:	00017700 	.word	0x00017700

080011b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 80011bc:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_SPI1_Init+0x64>)
 80011be:	4a18      	ldr	r2, [pc, #96]	@ (8001220 <MX_SPI1_Init+0x68>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_SPI1_Init+0x64>)
 80011c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_SPI1_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_SPI1_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_SPI1_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_SPI1_Init+0x64>)
 80011de:	2200      	movs	r2, #0
 80011e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_SPI1_Init+0x64>)
 80011e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_SPI1_Init+0x64>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <MX_SPI1_Init+0x64>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_SPI1_Init+0x64>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	@ (800121c <MX_SPI1_Init+0x64>)
 80011fe:	2200      	movs	r2, #0
 8001200:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001202:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_SPI1_Init+0x64>)
 8001204:	220a      	movs	r2, #10
 8001206:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	@ (800121c <MX_SPI1_Init+0x64>)
 800120a:	f005 fbc7 	bl	800699c <HAL_SPI_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001214:	f000 f980 	bl	8001518 <Error_Handler>
  }
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001b0 	.word	0x200001b0
 8001220:	40013000 	.word	0x40013000

08001224 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08e      	sub	sp, #56	@ 0x38
 8001228:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001238:	f107 0320 	add.w	r3, r7, #32
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
 8001250:	615a      	str	r2, [r3, #20]
 8001252:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001254:	4b2c      	ldr	r3, [pc, #176]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001256:	4a2d      	ldr	r2, [pc, #180]	@ (800130c <MX_TIM3_Init+0xe8>)
 8001258:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800125a:	4b2b      	ldr	r3, [pc, #172]	@ (8001308 <MX_TIM3_Init+0xe4>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001260:	4b29      	ldr	r3, [pc, #164]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001266:	4b28      	ldr	r3, [pc, #160]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001268:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800126c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800126e:	4b26      	ldr	r3, [pc, #152]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001274:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800127a:	4823      	ldr	r0, [pc, #140]	@ (8001308 <MX_TIM3_Init+0xe4>)
 800127c:	f005 fc17 	bl	8006aae <HAL_TIM_Base_Init>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001286:	f000 f947 	bl	8001518 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800128e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001290:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001294:	4619      	mov	r1, r3
 8001296:	481c      	ldr	r0, [pc, #112]	@ (8001308 <MX_TIM3_Init+0xe4>)
 8001298:	f005 fe88 	bl	8006fac <HAL_TIM_ConfigClockSource>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80012a2:	f000 f939 	bl	8001518 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012a6:	4818      	ldr	r0, [pc, #96]	@ (8001308 <MX_TIM3_Init+0xe4>)
 80012a8:	f005 fc50 	bl	8006b4c <HAL_TIM_PWM_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80012b2:	f000 f931 	bl	8001518 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b6:	2300      	movs	r3, #0
 80012b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ba:	2300      	movs	r3, #0
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012be:	f107 0320 	add.w	r3, r7, #32
 80012c2:	4619      	mov	r1, r3
 80012c4:	4810      	ldr	r0, [pc, #64]	@ (8001308 <MX_TIM3_Init+0xe4>)
 80012c6:	f006 fa0b 	bl	80076e0 <HAL_TIMEx_MasterConfigSynchronization>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80012d0:	f000 f922 	bl	8001518 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012d4:	2360      	movs	r3, #96	@ 0x60
 80012d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012d8:	2300      	movs	r3, #0
 80012da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012dc:	2300      	movs	r3, #0
 80012de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2208      	movs	r2, #8
 80012e8:	4619      	mov	r1, r3
 80012ea:	4807      	ldr	r0, [pc, #28]	@ (8001308 <MX_TIM3_Init+0xe4>)
 80012ec:	f005 fd9c 	bl	8006e28 <HAL_TIM_PWM_ConfigChannel>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80012f6:	f000 f90f 	bl	8001518 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <MX_TIM3_Init+0xe4>)
 80012fc:	f000 fab4 	bl	8001868 <HAL_TIM_MspPostInit>
}
 8001300:	bf00      	nop
 8001302:	3738      	adds	r7, #56	@ 0x38
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000208 	.word	0x20000208
 800130c:	40000400 	.word	0x40000400

08001310 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08c      	sub	sp, #48	@ 0x30
 8001314:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001316:	f107 031c 	add.w	r3, r7, #28
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
 8001324:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	61bb      	str	r3, [r7, #24]
 800132a:	4b75      	ldr	r3, [pc, #468]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	4a74      	ldr	r2, [pc, #464]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001330:	f043 0310 	orr.w	r3, r3, #16
 8001334:	6313      	str	r3, [r2, #48]	@ 0x30
 8001336:	4b72      	ldr	r3, [pc, #456]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	f003 0310 	and.w	r3, r3, #16
 800133e:	61bb      	str	r3, [r7, #24]
 8001340:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	4b6e      	ldr	r3, [pc, #440]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a6d      	ldr	r2, [pc, #436]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 800134c:	f043 0304 	orr.w	r3, r3, #4
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b6b      	ldr	r3, [pc, #428]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0304 	and.w	r3, r3, #4
 800135a:	617b      	str	r3, [r7, #20]
 800135c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	4b67      	ldr	r3, [pc, #412]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001366:	4a66      	ldr	r2, [pc, #408]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800136c:	6313      	str	r3, [r2, #48]	@ 0x30
 800136e:	4b64      	ldr	r3, [pc, #400]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	60fb      	str	r3, [r7, #12]
 800137e:	4b60      	ldr	r3, [pc, #384]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a5f      	ldr	r2, [pc, #380]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 8001384:	f043 0301 	orr.w	r3, r3, #1
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b5d      	ldr	r3, [pc, #372]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60bb      	str	r3, [r7, #8]
 800139a:	4b59      	ldr	r3, [pc, #356]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139e:	4a58      	ldr	r2, [pc, #352]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 80013a0:	f043 0302 	orr.w	r3, r3, #2
 80013a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a6:	4b56      	ldr	r3, [pc, #344]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 80013a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b2:	2300      	movs	r3, #0
 80013b4:	607b      	str	r3, [r7, #4]
 80013b6:	4b52      	ldr	r3, [pc, #328]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ba:	4a51      	ldr	r2, [pc, #324]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 80013bc:	f043 0308 	orr.w	r3, r3, #8
 80013c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001500 <MX_GPIO_Init+0x1f0>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	f003 0308 	and.w	r3, r3, #8
 80013ca:	607b      	str	r3, [r7, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	2108      	movs	r1, #8
 80013d2:	484c      	ldr	r0, [pc, #304]	@ (8001504 <MX_GPIO_Init+0x1f4>)
 80013d4:	f001 fa70 	bl	80028b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_SEM_1_Pin|LED_SEM_2_Pin|LED_SEM_3_Pin|LED_SEM_4_Pin
 80013d8:	2200      	movs	r2, #0
 80013da:	21df      	movs	r1, #223	@ 0xdf
 80013dc:	484a      	ldr	r0, [pc, #296]	@ (8001508 <MX_GPIO_Init+0x1f8>)
 80013de:	f001 fa6b 	bl	80028b8 <HAL_GPIO_WritePin>
                          |LED_SEM_5_Pin|LED_WIN_J1_Pin|LED_WIN_J2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80013e2:	2200      	movs	r2, #0
 80013e4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80013e8:	4848      	ldr	r0, [pc, #288]	@ (800150c <MX_GPIO_Init+0x1fc>)
 80013ea:	f001 fa65 	bl	80028b8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 80013ee:	2304      	movs	r3, #4
 80013f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f2:	2300      	movs	r3, #0
 80013f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 80013fa:	f107 031c 	add.w	r3, r7, #28
 80013fe:	4619      	mov	r1, r3
 8001400:	4840      	ldr	r0, [pc, #256]	@ (8001504 <MX_GPIO_Init+0x1f4>)
 8001402:	f001 f8bd 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001406:	2308      	movs	r3, #8
 8001408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140a:	2301      	movs	r3, #1
 800140c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001412:	2300      	movs	r3, #0
 8001414:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 031c 	add.w	r3, r7, #28
 800141a:	4619      	mov	r1, r3
 800141c:	4839      	ldr	r0, [pc, #228]	@ (8001504 <MX_GPIO_Init+0x1f4>)
 800141e:	f001 f8af 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8001422:	2332      	movs	r3, #50	@ 0x32
 8001424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001426:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800142a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001430:	f107 031c 	add.w	r3, r7, #28
 8001434:	4619      	mov	r1, r3
 8001436:	4833      	ldr	r0, [pc, #204]	@ (8001504 <MX_GPIO_Init+0x1f4>)
 8001438:	f001 f8a2 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_SEM_1_Pin LED_SEM_2_Pin LED_SEM_3_Pin LED_SEM_4_Pin
                           LED_SEM_5_Pin LED_WIN_J1_Pin LED_WIN_J2_Pin */
  GPIO_InitStruct.Pin = LED_SEM_1_Pin|LED_SEM_2_Pin|LED_SEM_3_Pin|LED_SEM_4_Pin
 800143c:	23df      	movs	r3, #223	@ 0xdf
 800143e:	61fb      	str	r3, [r7, #28]
                          |LED_SEM_5_Pin|LED_WIN_J1_Pin|LED_WIN_J2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001440:	2301      	movs	r3, #1
 8001442:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001444:	2300      	movs	r3, #0
 8001446:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001448:	2300      	movs	r3, #0
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144c:	f107 031c 	add.w	r3, r7, #28
 8001450:	4619      	mov	r1, r3
 8001452:	482d      	ldr	r0, [pc, #180]	@ (8001508 <MX_GPIO_Init+0x1f8>)
 8001454:	f001 f894 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001458:	2301      	movs	r3, #1
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800145c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	4828      	ldr	r0, [pc, #160]	@ (8001510 <MX_GPIO_Init+0x200>)
 800146e:	f001 f887 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8001472:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001484:	2305      	movs	r3, #5
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	4619      	mov	r1, r3
 800148e:	4821      	ldr	r0, [pc, #132]	@ (8001514 <MX_GPIO_Init+0x204>)
 8001490:	f001 f876 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001494:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001498:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149a:	2301      	movs	r3, #1
 800149c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	4619      	mov	r1, r3
 80014ac:	4817      	ldr	r0, [pc, #92]	@ (800150c <MX_GPIO_Init+0x1fc>)
 80014ae:	f001 f867 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_P1_Pin BTN_P2_Pin */
  GPIO_InitStruct.Pin = BTN_P1_Pin|BTN_P2_Pin;
 80014b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014be:	2301      	movs	r3, #1
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	4619      	mov	r1, r3
 80014c8:	480f      	ldr	r0, [pc, #60]	@ (8001508 <MX_GPIO_Init+0x1f8>)
 80014ca:	f001 f859 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80014ce:	2320      	movs	r3, #32
 80014d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d2:	2300      	movs	r3, #0
 80014d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014da:	f107 031c 	add.w	r3, r7, #28
 80014de:	4619      	mov	r1, r3
 80014e0:	480a      	ldr	r0, [pc, #40]	@ (800150c <MX_GPIO_Init+0x1fc>)
 80014e2:	f001 f84d 	bl	8002580 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2100      	movs	r1, #0
 80014ea:	2017      	movs	r0, #23
 80014ec:	f001 f811 	bl	8002512 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014f0:	2017      	movs	r0, #23
 80014f2:	f001 f82a 	bl	800254a <HAL_NVIC_EnableIRQ>

}
 80014f6:	bf00      	nop
 80014f8:	3730      	adds	r7, #48	@ 0x30
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40023800 	.word	0x40023800
 8001504:	40021000 	.word	0x40021000
 8001508:	40020800 	.word	0x40020800
 800150c:	40020c00 	.word	0x40020c00
 8001510:	40020000 	.word	0x40020000
 8001514:	40020400 	.word	0x40020400

08001518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800151c:	b672      	cpsid	i
}
 800151e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <Error_Handler+0x8>

08001524 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <HAL_MspInit+0x4c>)
 8001530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <HAL_MspInit+0x4c>)
 8001534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001538:	6453      	str	r3, [r2, #68]	@ 0x44
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <HAL_MspInit+0x4c>)
 800153c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800153e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	603b      	str	r3, [r7, #0]
 800154a:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <HAL_MspInit+0x4c>)
 800154c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154e:	4a08      	ldr	r2, [pc, #32]	@ (8001570 <HAL_MspInit+0x4c>)
 8001550:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001554:	6413      	str	r3, [r2, #64]	@ 0x40
 8001556:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_MspInit+0x4c>)
 8001558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800155e:	603b      	str	r3, [r7, #0]
 8001560:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001562:	2007      	movs	r0, #7
 8001564:	f000 ffca 	bl	80024fc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001568:	bf00      	nop
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40023800 	.word	0x40023800

08001574 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a17      	ldr	r2, [pc, #92]	@ (80015f0 <HAL_ADC_MspInit+0x7c>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d127      	bne.n	80015e6 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	4a15      	ldr	r2, [pc, #84]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 80015a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a6:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a0e      	ldr	r2, [pc, #56]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <HAL_ADC_MspInit+0x80>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = POT_DIFICULTAD_Pin;
 80015ce:	2302      	movs	r3, #2
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015d2:	2303      	movs	r3, #3
 80015d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POT_DIFICULTAD_GPIO_Port, &GPIO_InitStruct);
 80015da:	f107 0314 	add.w	r3, r7, #20
 80015de:	4619      	mov	r1, r3
 80015e0:	4805      	ldr	r0, [pc, #20]	@ (80015f8 <HAL_ADC_MspInit+0x84>)
 80015e2:	f000 ffcd 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80015e6:	bf00      	nop
 80015e8:	3728      	adds	r7, #40	@ 0x28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40012000 	.word	0x40012000
 80015f4:	40023800 	.word	0x40023800
 80015f8:	40020000 	.word	0x40020000

080015fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08a      	sub	sp, #40	@ 0x28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0314 	add.w	r3, r7, #20
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a19      	ldr	r2, [pc, #100]	@ (8001680 <HAL_I2C_MspInit+0x84>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d12b      	bne.n	8001676 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	4b18      	ldr	r3, [pc, #96]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001626:	4a17      	ldr	r2, [pc, #92]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 8001628:	f043 0302 	orr.w	r3, r3, #2
 800162c:	6313      	str	r3, [r2, #48]	@ 0x30
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	613b      	str	r3, [r7, #16]
 8001638:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 800163a:	23c0      	movs	r3, #192	@ 0xc0
 800163c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163e:	2312      	movs	r3, #18
 8001640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001642:	2301      	movs	r3, #1
 8001644:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001646:	2300      	movs	r3, #0
 8001648:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800164a:	2304      	movs	r3, #4
 800164c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164e:	f107 0314 	add.w	r3, r7, #20
 8001652:	4619      	mov	r1, r3
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <HAL_I2C_MspInit+0x8c>)
 8001656:	f000 ff93 	bl	8002580 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
 800165e:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 8001660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001662:	4a08      	ldr	r2, [pc, #32]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 8001664:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001668:	6413      	str	r3, [r2, #64]	@ 0x40
 800166a:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <HAL_I2C_MspInit+0x88>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001676:	bf00      	nop
 8001678:	3728      	adds	r7, #40	@ 0x28
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40005400 	.word	0x40005400
 8001684:	40023800 	.word	0x40023800
 8001688:	40020400 	.word	0x40020400

0800168c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b090      	sub	sp, #64	@ 0x40
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001694:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
 80016b4:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI3)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a32      	ldr	r2, [pc, #200]	@ (8001784 <HAL_I2S_MspInit+0xf8>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	d15c      	bne.n	800177a <HAL_I2S_MspInit+0xee>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80016c0:	2301      	movs	r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80016c4:	23c8      	movs	r3, #200	@ 0xc8
 80016c6:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80016c8:	2305      	movs	r3, #5
 80016ca:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80016cc:	2302      	movs	r3, #2
 80016ce:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4618      	mov	r0, r3
 80016d6:	f005 f80f 	bl	80066f8 <HAL_RCCEx_PeriphCLKConfig>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 80016e0:	f7ff ff1a 	bl	8001518 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	4b27      	ldr	r3, [pc, #156]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	4a26      	ldr	r2, [pc, #152]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 80016ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f4:	4b24      	ldr	r3, [pc, #144]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001700:	2300      	movs	r3, #0
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	4b20      	ldr	r3, [pc, #128]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 8001706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001708:	4a1f      	ldr	r2, [pc, #124]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 800170a:	f043 0301 	orr.w	r3, r3, #1
 800170e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001710:	4b1d      	ldr	r3, [pc, #116]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800171c:	2300      	movs	r3, #0
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	4b19      	ldr	r3, [pc, #100]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 8001722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001724:	4a18      	ldr	r2, [pc, #96]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 8001726:	f043 0304 	orr.w	r3, r3, #4
 800172a:	6313      	str	r3, [r2, #48]	@ 0x30
 800172c:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <HAL_I2S_MspInit+0xfc>)
 800172e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001730:	f003 0304 	and.w	r3, r3, #4
 8001734:	60bb      	str	r3, [r7, #8]
 8001736:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001738:	2310      	movs	r3, #16
 800173a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173c:	2302      	movs	r3, #2
 800173e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2300      	movs	r3, #0
 8001746:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001748:	2306      	movs	r3, #6
 800174a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800174c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001750:	4619      	mov	r1, r3
 8001752:	480e      	ldr	r0, [pc, #56]	@ (800178c <HAL_I2S_MspInit+0x100>)
 8001754:	f000 ff14 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8001758:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800175c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	2302      	movs	r3, #2
 8001760:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001762:	2300      	movs	r3, #0
 8001764:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001766:	2300      	movs	r3, #0
 8001768:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800176a:	2306      	movs	r3, #6
 800176c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800176e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001772:	4619      	mov	r1, r3
 8001774:	4806      	ldr	r0, [pc, #24]	@ (8001790 <HAL_I2S_MspInit+0x104>)
 8001776:	f000 ff03 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800177a:	bf00      	nop
 800177c:	3740      	adds	r7, #64	@ 0x40
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40003c00 	.word	0x40003c00
 8001788:	40023800 	.word	0x40023800
 800178c:	40020000 	.word	0x40020000
 8001790:	40020800 	.word	0x40020800

08001794 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08a      	sub	sp, #40	@ 0x28
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a19      	ldr	r2, [pc, #100]	@ (8001818 <HAL_SPI_MspInit+0x84>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d12b      	bne.n	800180e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	4b18      	ldr	r3, [pc, #96]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017be:	4a17      	ldr	r2, [pc, #92]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4a10      	ldr	r2, [pc, #64]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e2:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <HAL_SPI_MspInit+0x88>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	f003 0301 	and.w	r3, r3, #1
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80017ee:	23e0      	movs	r3, #224	@ 0xe0
 80017f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fa:	2303      	movs	r3, #3
 80017fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017fe:	2305      	movs	r3, #5
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	4619      	mov	r1, r3
 8001808:	4805      	ldr	r0, [pc, #20]	@ (8001820 <HAL_SPI_MspInit+0x8c>)
 800180a:	f000 feb9 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	@ 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40013000 	.word	0x40013000
 800181c:	40023800 	.word	0x40023800
 8001820:	40020000 	.word	0x40020000

08001824 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a0b      	ldr	r2, [pc, #44]	@ (8001860 <HAL_TIM_Base_MspInit+0x3c>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d10d      	bne.n	8001852 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60fb      	str	r3, [r7, #12]
 800183a:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	4a09      	ldr	r2, [pc, #36]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	6413      	str	r3, [r2, #64]	@ 0x40
 8001846:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <HAL_TIM_Base_MspInit+0x40>)
 8001848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40000400 	.word	0x40000400
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 030c 	add.w	r3, r7, #12
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
 800187e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a12      	ldr	r2, [pc, #72]	@ (80018d0 <HAL_TIM_MspPostInit+0x68>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d11d      	bne.n	80018c6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	4b11      	ldr	r3, [pc, #68]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a10      	ldr	r2, [pc, #64]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <HAL_TIM_MspPostInit+0x6c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 80018a6:	2301      	movs	r3, #1
 80018a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018b6:	2302      	movs	r3, #2
 80018b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	4805      	ldr	r0, [pc, #20]	@ (80018d8 <HAL_TIM_MspPostInit+0x70>)
 80018c2:	f000 fe5d 	bl	8002580 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018c6:	bf00      	nop
 80018c8:	3720      	adds	r7, #32
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40000400 	.word	0x40000400
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40020400 	.word	0x40020400

080018dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <NMI_Handler+0x4>

080018e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <HardFault_Handler+0x4>

080018ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <MemManage_Handler+0x4>

080018f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <BusFault_Handler+0x4>

080018fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <UsageFault_Handler+0x4>

08001904 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr

0800192e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001932:	f000 f8dd 	bl	8001af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}

0800193a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	af00      	add	r7, sp, #0

  /* USER CODE END EXTI9_5_IRQn 0 */

	// Manejador de interrupciones para los pulsadores de los jugadores
	  // Llamamos a la función de la HAL para limpiar flags y avisar al main.
  HAL_GPIO_EXTI_IRQHandler(BTN_P1_Pin);
 800193e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001942:	f000 ffed 	bl	8002920 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_P2_Pin);
 8001946:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800194a:	f000 ffe9 	bl	8002920 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <OTG_FS_IRQHandler+0x10>)
 800195a:	f001 fab7 	bl	8002ecc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	20000634 	.word	0x20000634

08001968 <_sbrk>:
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	4a14      	ldr	r2, [pc, #80]	@ (80019c4 <_sbrk+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <_sbrk+0x60>)
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	617b      	str	r3, [r7, #20]
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	4b13      	ldr	r3, [pc, #76]	@ (80019cc <_sbrk+0x64>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d102      	bne.n	800198a <_sbrk+0x22>
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <_sbrk+0x64>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <_sbrk+0x68>)
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <_sbrk+0x64>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4413      	add	r3, r2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	429a      	cmp	r2, r3
 8001996:	d207      	bcs.n	80019a8 <_sbrk+0x40>
 8001998:	f009 fc38 	bl	800b20c <__errno>
 800199c:	4603      	mov	r3, r0
 800199e:	220c      	movs	r2, #12
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295
 80019a6:	e009      	b.n	80019bc <_sbrk+0x54>
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <_sbrk+0x64>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	4b07      	ldr	r3, [pc, #28]	@ (80019cc <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <_sbrk+0x64>)
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4618      	mov	r0, r3
 80019be:	3718      	adds	r7, #24
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20020000 	.word	0x20020000
 80019c8:	00000400 	.word	0x00000400
 80019cc:	20000250 	.word	0x20000250
 80019d0:	20000b60 	.word	0x20000b60

080019d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <SystemInit+0x20>)
 80019da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019de:	4a05      	ldr	r2, [pc, #20]	@ (80019f4 <SystemInit+0x20>)
 80019e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <Reset_Handler>:
 80019f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a30 <LoopFillZerobss+0xe>
 80019fc:	f7ff ffea 	bl	80019d4 <SystemInit>
 8001a00:	480c      	ldr	r0, [pc, #48]	@ (8001a34 <LoopFillZerobss+0x12>)
 8001a02:	490d      	ldr	r1, [pc, #52]	@ (8001a38 <LoopFillZerobss+0x16>)
 8001a04:	4a0d      	ldr	r2, [pc, #52]	@ (8001a3c <LoopFillZerobss+0x1a>)
 8001a06:	2300      	movs	r3, #0
 8001a08:	e002      	b.n	8001a10 <LoopCopyDataInit>

08001a0a <CopyDataInit>:
 8001a0a:	58d4      	ldr	r4, [r2, r3]
 8001a0c:	50c4      	str	r4, [r0, r3]
 8001a0e:	3304      	adds	r3, #4

08001a10 <LoopCopyDataInit>:
 8001a10:	18c4      	adds	r4, r0, r3
 8001a12:	428c      	cmp	r4, r1
 8001a14:	d3f9      	bcc.n	8001a0a <CopyDataInit>
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <LoopFillZerobss+0x1e>)
 8001a18:	4c0a      	ldr	r4, [pc, #40]	@ (8001a44 <LoopFillZerobss+0x22>)
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e001      	b.n	8001a22 <LoopFillZerobss>

08001a1e <FillZerobss>:
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	3204      	adds	r2, #4

08001a22 <LoopFillZerobss>:
 8001a22:	42a2      	cmp	r2, r4
 8001a24:	d3fb      	bcc.n	8001a1e <FillZerobss>
 8001a26:	f009 fbf7 	bl	800b218 <__libc_init_array>
 8001a2a:	f7ff fa90 	bl	8000f4e <main>
 8001a2e:	4770      	bx	lr
 8001a30:	20020000 	.word	0x20020000
 8001a34:	20000000 	.word	0x20000000
 8001a38:	2000007c 	.word	0x2000007c
 8001a3c:	0800bae0 	.word	0x0800bae0
 8001a40:	2000007c 	.word	0x2000007c
 8001a44:	20000b5c 	.word	0x20000b5c

08001a48 <ADC_IRQHandler>:
 8001a48:	e7fe      	b.n	8001a48 <ADC_IRQHandler>
	...

08001a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a50:	4b0e      	ldr	r3, [pc, #56]	@ (8001a8c <HAL_Init+0x40>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a0d      	ldr	r2, [pc, #52]	@ (8001a8c <HAL_Init+0x40>)
 8001a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a8c <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0a      	ldr	r2, [pc, #40]	@ (8001a8c <HAL_Init+0x40>)
 8001a62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a68:	4b08      	ldr	r3, [pc, #32]	@ (8001a8c <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a07      	ldr	r2, [pc, #28]	@ (8001a8c <HAL_Init+0x40>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a74:	2003      	movs	r0, #3
 8001a76:	f000 fd41 	bl	80024fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a7a:	2000      	movs	r0, #0
 8001a7c:	f000 f808 	bl	8001a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a80:	f7ff fd50 	bl	8001524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40023c00 	.word	0x40023c00

08001a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <HAL_InitTick+0x54>)
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	4b12      	ldr	r3, [pc, #72]	@ (8001ae8 <HAL_InitTick+0x58>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 fd59 	bl	8002566 <HAL_SYSTICK_Config>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e00e      	b.n	8001adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d80a      	bhi.n	8001ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8001acc:	f000 fd21 	bl	8002512 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad0:	4a06      	ldr	r2, [pc, #24]	@ (8001aec <HAL_InitTick+0x5c>)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	e000      	b.n	8001adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000000 	.word	0x20000000
 8001ae8:	20000008 	.word	0x20000008
 8001aec:	20000004 	.word	0x20000004

08001af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_IncTick+0x20>)
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_IncTick+0x24>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <HAL_IncTick+0x24>)
 8001b02:	6013      	str	r3, [r2, #0]
}
 8001b04:	bf00      	nop
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	20000008 	.word	0x20000008
 8001b14:	20000254 	.word	0x20000254

08001b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b03      	ldr	r3, [pc, #12]	@ (8001b2c <HAL_GetTick+0x14>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	20000254 	.word	0x20000254

08001b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b38:	f7ff ffee 	bl	8001b18 <HAL_GetTick>
 8001b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b48:	d005      	beq.n	8001b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <HAL_Delay+0x44>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4413      	add	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b56:	bf00      	nop
 8001b58:	f7ff ffde 	bl	8001b18 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d8f7      	bhi.n	8001b58 <HAL_Delay+0x28>
  {
  }
}
 8001b68:	bf00      	nop
 8001b6a:	bf00      	nop
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e033      	b.n	8001bf6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff fcec 	bl	8001574 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	f003 0310 	and.w	r3, r3, #16
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d118      	bne.n	8001be8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001bbe:	f023 0302 	bic.w	r3, r3, #2
 8001bc2:	f043 0202 	orr.w	r2, r3, #2
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f000 faca 	bl	8002164 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bda:	f023 0303 	bic.w	r3, r3, #3
 8001bde:	f043 0201 	orr.w	r2, r3, #1
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001be6:	e001      	b.n	8001bec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	3710      	adds	r7, #16
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
	...

08001c00 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <HAL_ADC_Start+0x1a>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e097      	b.n	8001d4a <HAL_ADC_Start+0x14a>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d018      	beq.n	8001c62 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0201 	orr.w	r2, r2, #1
 8001c3e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c40:	4b45      	ldr	r3, [pc, #276]	@ (8001d58 <HAL_ADC_Start+0x158>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a45      	ldr	r2, [pc, #276]	@ (8001d5c <HAL_ADC_Start+0x15c>)
 8001c46:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4a:	0c9a      	lsrs	r2, r3, #18
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c54:	e002      	b.n	8001c5c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	3b01      	subs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f9      	bne.n	8001c56 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d15f      	bne.n	8001d30 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c74:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001c78:	f023 0301 	bic.w	r3, r3, #1
 8001c7c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d007      	beq.n	8001ca2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c9a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001cae:	d106      	bne.n	8001cbe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb4:	f023 0206 	bic.w	r2, r3, #6
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	645a      	str	r2, [r3, #68]	@ 0x44
 8001cbc:	e002      	b.n	8001cc4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ccc:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <HAL_ADC_Start+0x160>)
 8001cce:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001cd8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 031f 	and.w	r3, r3, #31
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d10f      	bne.n	8001d06 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d129      	bne.n	8001d48 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	e020      	b.n	8001d48 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a16      	ldr	r2, [pc, #88]	@ (8001d64 <HAL_ADC_Start+0x164>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d11b      	bne.n	8001d48 <HAL_ADC_Start+0x148>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d114      	bne.n	8001d48 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	689a      	ldr	r2, [r3, #8]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001d2c:	609a      	str	r2, [r3, #8]
 8001d2e:	e00b      	b.n	8001d48 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d34:	f043 0210 	orr.w	r2, r3, #16
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d40:	f043 0201 	orr.w	r2, r3, #1
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3714      	adds	r7, #20
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	20000000 	.word	0x20000000
 8001d5c:	431bde83 	.word	0x431bde83
 8001d60:	40012300 	.word	0x40012300
 8001d64:	40012000 	.word	0x40012000

08001d68 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_ADC_Stop+0x16>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e021      	b.n	8001dc2 <HAL_ADC_Stop+0x5a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0201 	bic.w	r2, r2, #1
 8001d94:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d109      	bne.n	8001db8 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dac:	f023 0301 	bic.w	r3, r3, #1
 8001db0:	f043 0201 	orr.w	r2, r3, #1
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b084      	sub	sp, #16
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dea:	d113      	bne.n	8001e14 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001df6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001dfa:	d10b      	bne.n	8001e14 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e00:	f043 0220 	orr.w	r2, r3, #32
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e063      	b.n	8001edc <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e14:	f7ff fe80 	bl	8001b18 <HAL_GetTick>
 8001e18:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e1a:	e021      	b.n	8001e60 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e22:	d01d      	beq.n	8001e60 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d007      	beq.n	8001e3a <HAL_ADC_PollForConversion+0x6c>
 8001e2a:	f7ff fe75 	bl	8001b18 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d212      	bcs.n	8001e60 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b02      	cmp	r3, #2
 8001e46:	d00b      	beq.n	8001e60 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4c:	f043 0204 	orr.w	r2, r3, #4
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e03d      	b.n	8001edc <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d1d6      	bne.n	8001e1c <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f06f 0212 	mvn.w	r2, #18
 8001e76:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d123      	bne.n	8001eda <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d11f      	bne.n	8001eda <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea0:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d111      	bne.n	8001eda <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d105      	bne.n	8001eda <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed2:	f043 0201 	orr.w	r2, r3, #1
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d101      	bne.n	8001f1c <HAL_ADC_ConfigChannel+0x1c>
 8001f18:	2302      	movs	r3, #2
 8001f1a:	e113      	b.n	8002144 <HAL_ADC_ConfigChannel+0x244>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	2b09      	cmp	r3, #9
 8001f2a:	d925      	bls.n	8001f78 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68d9      	ldr	r1, [r3, #12]
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4613      	mov	r3, r2
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	4413      	add	r3, r2
 8001f40:	3b1e      	subs	r3, #30
 8001f42:	2207      	movs	r2, #7
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	43da      	mvns	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	400a      	ands	r2, r1
 8001f50:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68d9      	ldr	r1, [r3, #12]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	4618      	mov	r0, r3
 8001f64:	4603      	mov	r3, r0
 8001f66:	005b      	lsls	r3, r3, #1
 8001f68:	4403      	add	r3, r0
 8001f6a:	3b1e      	subs	r3, #30
 8001f6c:	409a      	lsls	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	e022      	b.n	8001fbe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6919      	ldr	r1, [r3, #16]
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	4613      	mov	r3, r2
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	2207      	movs	r2, #7
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43da      	mvns	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	400a      	ands	r2, r1
 8001f9a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6919      	ldr	r1, [r3, #16]
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	4618      	mov	r0, r3
 8001fae:	4603      	mov	r3, r0
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4403      	add	r3, r0
 8001fb4:	409a      	lsls	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b06      	cmp	r3, #6
 8001fc4:	d824      	bhi.n	8002010 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	4413      	add	r3, r2
 8001fd6:	3b05      	subs	r3, #5
 8001fd8:	221f      	movs	r2, #31
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	400a      	ands	r2, r1
 8001fe6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	3b05      	subs	r3, #5
 8002002:	fa00 f203 	lsl.w	r2, r0, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	430a      	orrs	r2, r1
 800200c:	635a      	str	r2, [r3, #52]	@ 0x34
 800200e:	e04c      	b.n	80020aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	2b0c      	cmp	r3, #12
 8002016:	d824      	bhi.n	8002062 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	4413      	add	r3, r2
 8002028:	3b23      	subs	r3, #35	@ 0x23
 800202a:	221f      	movs	r2, #31
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43da      	mvns	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	400a      	ands	r2, r1
 8002038:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	b29b      	uxth	r3, r3
 8002046:	4618      	mov	r0, r3
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	3b23      	subs	r3, #35	@ 0x23
 8002054:	fa00 f203 	lsl.w	r2, r0, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	430a      	orrs	r2, r1
 800205e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002060:	e023      	b.n	80020aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	4613      	mov	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	4413      	add	r3, r2
 8002072:	3b41      	subs	r3, #65	@ 0x41
 8002074:	221f      	movs	r2, #31
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43da      	mvns	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	400a      	ands	r2, r1
 8002082:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	b29b      	uxth	r3, r3
 8002090:	4618      	mov	r0, r3
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	4613      	mov	r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	3b41      	subs	r3, #65	@ 0x41
 800209e:	fa00 f203 	lsl.w	r2, r0, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	430a      	orrs	r2, r1
 80020a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020aa:	4b29      	ldr	r3, [pc, #164]	@ (8002150 <HAL_ADC_ConfigChannel+0x250>)
 80020ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a28      	ldr	r2, [pc, #160]	@ (8002154 <HAL_ADC_ConfigChannel+0x254>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d10f      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x1d8>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b12      	cmp	r3, #18
 80020be:	d10b      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002154 <HAL_ADC_ConfigChannel+0x254>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d12b      	bne.n	800213a <HAL_ADC_ConfigChannel+0x23a>
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002158 <HAL_ADC_ConfigChannel+0x258>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d003      	beq.n	80020f4 <HAL_ADC_ConfigChannel+0x1f4>
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b11      	cmp	r3, #17
 80020f2:	d122      	bne.n	800213a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a11      	ldr	r2, [pc, #68]	@ (8002158 <HAL_ADC_ConfigChannel+0x258>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d111      	bne.n	800213a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002116:	4b11      	ldr	r3, [pc, #68]	@ (800215c <HAL_ADC_ConfigChannel+0x25c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a11      	ldr	r2, [pc, #68]	@ (8002160 <HAL_ADC_ConfigChannel+0x260>)
 800211c:	fba2 2303 	umull	r2, r3, r2, r3
 8002120:	0c9a      	lsrs	r2, r3, #18
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800212c:	e002      	b.n	8002134 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	3b01      	subs	r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1f9      	bne.n	800212e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40012300 	.word	0x40012300
 8002154:	40012000 	.word	0x40012000
 8002158:	10000012 	.word	0x10000012
 800215c:	20000000 	.word	0x20000000
 8002160:	431bde83 	.word	0x431bde83

08002164 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800216c:	4b79      	ldr	r3, [pc, #484]	@ (8002354 <ADC_Init+0x1f0>)
 800216e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	431a      	orrs	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	021a      	lsls	r2, r3, #8
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	430a      	orrs	r2, r1
 80021ac:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80021bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	6859      	ldr	r1, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689a      	ldr	r2, [r3, #8]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	430a      	orrs	r2, r1
 80021ce:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6899      	ldr	r1, [r3, #8]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	430a      	orrs	r2, r1
 80021f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f6:	4a58      	ldr	r2, [pc, #352]	@ (8002358 <ADC_Init+0x1f4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d022      	beq.n	8002242 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689a      	ldr	r2, [r3, #8]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800220a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6899      	ldr	r1, [r3, #8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	430a      	orrs	r2, r1
 800221c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	689a      	ldr	r2, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800222c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6899      	ldr	r1, [r3, #8]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	e00f      	b.n	8002262 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002250:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002260:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689a      	ldr	r2, [r3, #8]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0202 	bic.w	r2, r2, #2
 8002270:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6899      	ldr	r1, [r3, #8]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	7e1b      	ldrb	r3, [r3, #24]
 800227c:	005a      	lsls	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3020 	ldrb.w	r3, [r3, #32]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d01b      	beq.n	80022c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800229e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80022ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6859      	ldr	r1, [r3, #4]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ba:	3b01      	subs	r3, #1
 80022bc:	035a      	lsls	r2, r3, #13
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	e007      	b.n	80022d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80022d6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80022e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	051a      	lsls	r2, r3, #20
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	430a      	orrs	r2, r1
 80022fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800230c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	6899      	ldr	r1, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800231a:	025a      	lsls	r2, r3, #9
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	430a      	orrs	r2, r1
 8002322:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002332:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6899      	ldr	r1, [r3, #8]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	029a      	lsls	r2, r3, #10
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	430a      	orrs	r2, r1
 8002346:	609a      	str	r2, [r3, #8]
}
 8002348:	bf00      	nop
 800234a:	3714      	adds	r7, #20
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr
 8002354:	40012300 	.word	0x40012300
 8002358:	0f000001 	.word	0x0f000001

0800235c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800236c:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002378:	4013      	ands	r3, r2
 800237a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002384:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002388:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800238c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800238e:	4a04      	ldr	r2, [pc, #16]	@ (80023a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	60d3      	str	r3, [r2, #12]
}
 8002394:	bf00      	nop
 8002396:	3714      	adds	r7, #20
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023a8:	4b04      	ldr	r3, [pc, #16]	@ (80023bc <__NVIC_GetPriorityGrouping+0x18>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	0a1b      	lsrs	r3, r3, #8
 80023ae:	f003 0307 	and.w	r3, r3, #7
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	db0b      	blt.n	80023ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	f003 021f 	and.w	r2, r3, #31
 80023d8:	4907      	ldr	r1, [pc, #28]	@ (80023f8 <__NVIC_EnableIRQ+0x38>)
 80023da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023de:	095b      	lsrs	r3, r3, #5
 80023e0:	2001      	movs	r0, #1
 80023e2:	fa00 f202 	lsl.w	r2, r0, r2
 80023e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	e000e100 	.word	0xe000e100

080023fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	6039      	str	r1, [r7, #0]
 8002406:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	2b00      	cmp	r3, #0
 800240e:	db0a      	blt.n	8002426 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	b2da      	uxtb	r2, r3
 8002414:	490c      	ldr	r1, [pc, #48]	@ (8002448 <__NVIC_SetPriority+0x4c>)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	0112      	lsls	r2, r2, #4
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	440b      	add	r3, r1
 8002420:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002424:	e00a      	b.n	800243c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	b2da      	uxtb	r2, r3
 800242a:	4908      	ldr	r1, [pc, #32]	@ (800244c <__NVIC_SetPriority+0x50>)
 800242c:	79fb      	ldrb	r3, [r7, #7]
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	3b04      	subs	r3, #4
 8002434:	0112      	lsls	r2, r2, #4
 8002436:	b2d2      	uxtb	r2, r2
 8002438:	440b      	add	r3, r1
 800243a:	761a      	strb	r2, [r3, #24]
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	e000e100 	.word	0xe000e100
 800244c:	e000ed00 	.word	0xe000ed00

08002450 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002450:	b480      	push	{r7}
 8002452:	b089      	sub	sp, #36	@ 0x24
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	f1c3 0307 	rsb	r3, r3, #7
 800246a:	2b04      	cmp	r3, #4
 800246c:	bf28      	it	cs
 800246e:	2304      	movcs	r3, #4
 8002470:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	3304      	adds	r3, #4
 8002476:	2b06      	cmp	r3, #6
 8002478:	d902      	bls.n	8002480 <NVIC_EncodePriority+0x30>
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	3b03      	subs	r3, #3
 800247e:	e000      	b.n	8002482 <NVIC_EncodePriority+0x32>
 8002480:	2300      	movs	r3, #0
 8002482:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002484:	f04f 32ff 	mov.w	r2, #4294967295
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	43da      	mvns	r2, r3
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	401a      	ands	r2, r3
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002498:	f04f 31ff 	mov.w	r1, #4294967295
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	fa01 f303 	lsl.w	r3, r1, r3
 80024a2:	43d9      	mvns	r1, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024a8:	4313      	orrs	r3, r2
         );
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3724      	adds	r7, #36	@ 0x24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr
	...

080024b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3b01      	subs	r3, #1
 80024c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024c8:	d301      	bcc.n	80024ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024ca:	2301      	movs	r3, #1
 80024cc:	e00f      	b.n	80024ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ce:	4a0a      	ldr	r2, [pc, #40]	@ (80024f8 <SysTick_Config+0x40>)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3b01      	subs	r3, #1
 80024d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024d6:	210f      	movs	r1, #15
 80024d8:	f04f 30ff 	mov.w	r0, #4294967295
 80024dc:	f7ff ff8e 	bl	80023fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024e0:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <SysTick_Config+0x40>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024e6:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <SysTick_Config+0x40>)
 80024e8:	2207      	movs	r2, #7
 80024ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	e000e010 	.word	0xe000e010

080024fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff ff29 	bl	800235c <__NVIC_SetPriorityGrouping>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002512:	b580      	push	{r7, lr}
 8002514:	b086      	sub	sp, #24
 8002516:	af00      	add	r7, sp, #0
 8002518:	4603      	mov	r3, r0
 800251a:	60b9      	str	r1, [r7, #8]
 800251c:	607a      	str	r2, [r7, #4]
 800251e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002524:	f7ff ff3e 	bl	80023a4 <__NVIC_GetPriorityGrouping>
 8002528:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	68b9      	ldr	r1, [r7, #8]
 800252e:	6978      	ldr	r0, [r7, #20]
 8002530:	f7ff ff8e 	bl	8002450 <NVIC_EncodePriority>
 8002534:	4602      	mov	r2, r0
 8002536:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800253a:	4611      	mov	r1, r2
 800253c:	4618      	mov	r0, r3
 800253e:	f7ff ff5d 	bl	80023fc <__NVIC_SetPriority>
}
 8002542:	bf00      	nop
 8002544:	3718      	adds	r7, #24
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	4603      	mov	r3, r0
 8002552:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ff31 	bl	80023c0 <__NVIC_EnableIRQ>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff ffa2 	bl	80024b8 <SysTick_Config>
 8002574:	4603      	mov	r3, r0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
	...

08002580 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800258a:	2300      	movs	r3, #0
 800258c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002592:	2300      	movs	r3, #0
 8002594:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	e159      	b.n	8002850 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800259c:	2201      	movs	r2, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025b0:	693a      	ldr	r2, [r7, #16]
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	f040 8148 	bne.w	800284a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 0303 	and.w	r3, r3, #3
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d005      	beq.n	80025d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d130      	bne.n	8002634 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	2203      	movs	r2, #3
 80025de:	fa02 f303 	lsl.w	r3, r2, r3
 80025e2:	43db      	mvns	r3, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4013      	ands	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	69fb      	ldr	r3, [r7, #28]
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	fa02 f303 	lsl.w	r3, r2, r3
 80025f6:	69ba      	ldr	r2, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	69ba      	ldr	r2, [r7, #24]
 8002600:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002608:	2201      	movs	r2, #1
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	43db      	mvns	r3, r3
 8002612:	69ba      	ldr	r2, [r7, #24]
 8002614:	4013      	ands	r3, r2
 8002616:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	091b      	lsrs	r3, r3, #4
 800261e:	f003 0201 	and.w	r2, r3, #1
 8002622:	69fb      	ldr	r3, [r7, #28]
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b03      	cmp	r3, #3
 800263e:	d017      	beq.n	8002670 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	2203      	movs	r2, #3
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	4013      	ands	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	fa02 f303 	lsl.w	r3, r2, r3
 8002664:	69ba      	ldr	r2, [r7, #24]
 8002666:	4313      	orrs	r3, r2
 8002668:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d123      	bne.n	80026c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	08da      	lsrs	r2, r3, #3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3208      	adds	r2, #8
 8002684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f003 0307 	and.w	r3, r3, #7
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	220f      	movs	r2, #15
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	08da      	lsrs	r2, r3, #3
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3208      	adds	r2, #8
 80026be:	69b9      	ldr	r1, [r7, #24]
 80026c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	005b      	lsls	r3, r3, #1
 80026ce:	2203      	movs	r2, #3
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	43db      	mvns	r3, r3
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	4013      	ands	r3, r2
 80026da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f003 0203 	and.w	r2, r3, #3
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002700:	2b00      	cmp	r3, #0
 8002702:	f000 80a2 	beq.w	800284a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	4b57      	ldr	r3, [pc, #348]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a56      	ldr	r2, [pc, #344]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 8002710:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
 8002716:	4b54      	ldr	r3, [pc, #336]	@ (8002868 <HAL_GPIO_Init+0x2e8>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002722:	4a52      	ldr	r2, [pc, #328]	@ (800286c <HAL_GPIO_Init+0x2ec>)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	089b      	lsrs	r3, r3, #2
 8002728:	3302      	adds	r3, #2
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	220f      	movs	r2, #15
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a49      	ldr	r2, [pc, #292]	@ (8002870 <HAL_GPIO_Init+0x2f0>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d019      	beq.n	8002782 <HAL_GPIO_Init+0x202>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a48      	ldr	r2, [pc, #288]	@ (8002874 <HAL_GPIO_Init+0x2f4>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d013      	beq.n	800277e <HAL_GPIO_Init+0x1fe>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a47      	ldr	r2, [pc, #284]	@ (8002878 <HAL_GPIO_Init+0x2f8>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00d      	beq.n	800277a <HAL_GPIO_Init+0x1fa>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	4a46      	ldr	r2, [pc, #280]	@ (800287c <HAL_GPIO_Init+0x2fc>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d007      	beq.n	8002776 <HAL_GPIO_Init+0x1f6>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a45      	ldr	r2, [pc, #276]	@ (8002880 <HAL_GPIO_Init+0x300>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d101      	bne.n	8002772 <HAL_GPIO_Init+0x1f2>
 800276e:	2304      	movs	r3, #4
 8002770:	e008      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002772:	2307      	movs	r3, #7
 8002774:	e006      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002776:	2303      	movs	r3, #3
 8002778:	e004      	b.n	8002784 <HAL_GPIO_Init+0x204>
 800277a:	2302      	movs	r3, #2
 800277c:	e002      	b.n	8002784 <HAL_GPIO_Init+0x204>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <HAL_GPIO_Init+0x204>
 8002782:	2300      	movs	r3, #0
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	f002 0203 	and.w	r2, r2, #3
 800278a:	0092      	lsls	r2, r2, #2
 800278c:	4093      	lsls	r3, r2
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4313      	orrs	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002794:	4935      	ldr	r1, [pc, #212]	@ (800286c <HAL_GPIO_Init+0x2ec>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	089b      	lsrs	r3, r3, #2
 800279a:	3302      	adds	r3, #2
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027a2:	4b38      	ldr	r3, [pc, #224]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	43db      	mvns	r3, r3
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	4013      	ands	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027c6:	4a2f      	ldr	r2, [pc, #188]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027c8:	69bb      	ldr	r3, [r7, #24]
 80027ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027cc:	4b2d      	ldr	r3, [pc, #180]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d003      	beq.n	80027f0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027f0:	4a24      	ldr	r2, [pc, #144]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027f6:	4b23      	ldr	r3, [pc, #140]	@ (8002884 <HAL_GPIO_Init+0x304>)
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280e:	2b00      	cmp	r3, #0
 8002810:	d003      	beq.n	800281a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4313      	orrs	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800281a:	4a1a      	ldr	r2, [pc, #104]	@ (8002884 <HAL_GPIO_Init+0x304>)
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002820:	4b18      	ldr	r3, [pc, #96]	@ (8002884 <HAL_GPIO_Init+0x304>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	43db      	mvns	r3, r3
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	4013      	ands	r3, r2
 800282e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d003      	beq.n	8002844 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800283c:	69ba      	ldr	r2, [r7, #24]
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002844:	4a0f      	ldr	r2, [pc, #60]	@ (8002884 <HAL_GPIO_Init+0x304>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	3301      	adds	r3, #1
 800284e:	61fb      	str	r3, [r7, #28]
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	2b0f      	cmp	r3, #15
 8002854:	f67f aea2 	bls.w	800259c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002858:	bf00      	nop
 800285a:	bf00      	nop
 800285c:	3724      	adds	r7, #36	@ 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800
 800286c:	40013800 	.word	0x40013800
 8002870:	40020000 	.word	0x40020000
 8002874:	40020400 	.word	0x40020400
 8002878:	40020800 	.word	0x40020800
 800287c:	40020c00 	.word	0x40020c00
 8002880:	40021000 	.word	0x40021000
 8002884:	40013c00 	.word	0x40013c00

08002888 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	887b      	ldrh	r3, [r7, #2]
 800289a:	4013      	ands	r3, r2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d002      	beq.n	80028a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028a0:	2301      	movs	r3, #1
 80028a2:	73fb      	strb	r3, [r7, #15]
 80028a4:	e001      	b.n	80028aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80028a6:	2300      	movs	r3, #0
 80028a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80028aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3714      	adds	r7, #20
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	807b      	strh	r3, [r7, #2]
 80028c4:	4613      	mov	r3, r2
 80028c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028c8:	787b      	ldrb	r3, [r7, #1]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d003      	beq.n	80028d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ce:	887a      	ldrh	r2, [r7, #2]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80028d4:	e003      	b.n	80028de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028d6:	887b      	ldrh	r3, [r7, #2]
 80028d8:	041a      	lsls	r2, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	619a      	str	r2, [r3, #24]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b085      	sub	sp, #20
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	460b      	mov	r3, r1
 80028f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028fc:	887a      	ldrh	r2, [r7, #2]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4013      	ands	r3, r2
 8002902:	041a      	lsls	r2, r3, #16
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	43d9      	mvns	r1, r3
 8002908:	887b      	ldrh	r3, [r7, #2]
 800290a:	400b      	ands	r3, r1
 800290c:	431a      	orrs	r2, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	619a      	str	r2, [r3, #24]
}
 8002912:	bf00      	nop
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	4603      	mov	r3, r0
 8002928:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800292a:	4b08      	ldr	r3, [pc, #32]	@ (800294c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	4013      	ands	r3, r2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d006      	beq.n	8002944 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002936:	4a05      	ldr	r2, [pc, #20]	@ (800294c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002938:	88fb      	ldrh	r3, [r7, #6]
 800293a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800293c:	88fb      	ldrh	r3, [r7, #6]
 800293e:	4618      	mov	r0, r3
 8002940:	f7fe f9ec 	bl	8000d1c <HAL_GPIO_EXTI_Callback>
  }
}
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	40013c00 	.word	0x40013c00

08002950 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af02      	add	r7, sp, #8
 8002956:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e059      	b.n	8002a16 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2b00      	cmp	r3, #0
 8002972:	d106      	bne.n	8002982 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f008 f8d7 	bl	800ab30 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2203      	movs	r2, #3
 8002986:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002990:	d102      	bne.n	8002998 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4618      	mov	r0, r3
 800299e:	f004 ff82 	bl	80078a6 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6818      	ldr	r0, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	7c1a      	ldrb	r2, [r3, #16]
 80029aa:	f88d 2000 	strb.w	r2, [sp]
 80029ae:	3304      	adds	r3, #4
 80029b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029b2:	f004 ff03 	bl	80077bc <USB_CoreInit>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d005      	beq.n	80029c8 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2202      	movs	r2, #2
 80029c0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e026      	b.n	8002a16 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2101      	movs	r1, #1
 80029ce:	4618      	mov	r0, r3
 80029d0:	f004 ff7a 	bl	80078c8 <USB_SetCurrentMode>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d005      	beq.n	80029e6 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2202      	movs	r2, #2
 80029de:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e017      	b.n	8002a16 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6818      	ldr	r0, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	7c1a      	ldrb	r2, [r3, #16]
 80029ee:	f88d 2000 	strb.w	r2, [sp]
 80029f2:	3304      	adds	r3, #4
 80029f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029f6:	f005 f923 	bl	8007c40 <USB_HostInit>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2202      	movs	r2, #2
 8002a04:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e004      	b.n	8002a16 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002a1e:	b590      	push	{r4, r7, lr}
 8002a20:	b08b      	sub	sp, #44	@ 0x2c
 8002a22:	af04      	add	r7, sp, #16
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	4608      	mov	r0, r1
 8002a28:	4611      	mov	r1, r2
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	70fb      	strb	r3, [r7, #3]
 8002a30:	460b      	mov	r3, r1
 8002a32:	70bb      	strb	r3, [r7, #2]
 8002a34:	4613      	mov	r3, r2
 8002a36:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002a38:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002a3a:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d101      	bne.n	8002a4a <HAL_HCD_HC_Init+0x2c>
 8002a46:	2302      	movs	r3, #2
 8002a48:	e09d      	b.n	8002b86 <HAL_HCD_HC_Init+0x168>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002a52:	78fa      	ldrb	r2, [r7, #3]
 8002a54:	6879      	ldr	r1, [r7, #4]
 8002a56:	4613      	mov	r3, r2
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	1a9b      	subs	r3, r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	440b      	add	r3, r1
 8002a60:	3319      	adds	r3, #25
 8002a62:	2200      	movs	r2, #0
 8002a64:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	3314      	adds	r3, #20
 8002a76:	787a      	ldrb	r2, [r7, #1]
 8002a78:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002a7a:	78fa      	ldrb	r2, [r7, #3]
 8002a7c:	6879      	ldr	r1, [r7, #4]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	1a9b      	subs	r3, r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	440b      	add	r3, r1
 8002a88:	3315      	adds	r3, #21
 8002a8a:	78fa      	ldrb	r2, [r7, #3]
 8002a8c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002a8e:	78fa      	ldrb	r2, [r7, #3]
 8002a90:	6879      	ldr	r1, [r7, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	011b      	lsls	r3, r3, #4
 8002a96:	1a9b      	subs	r3, r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	440b      	add	r3, r1
 8002a9c:	3326      	adds	r3, #38	@ 0x26
 8002a9e:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002aa2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002aa4:	78fa      	ldrb	r2, [r7, #3]
 8002aa6:	78bb      	ldrb	r3, [r7, #2]
 8002aa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002aac:	b2d8      	uxtb	r0, r3
 8002aae:	6879      	ldr	r1, [r7, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	011b      	lsls	r3, r3, #4
 8002ab4:	1a9b      	subs	r3, r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	440b      	add	r3, r1
 8002aba:	3316      	adds	r3, #22
 8002abc:	4602      	mov	r2, r0
 8002abe:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002ac0:	78fb      	ldrb	r3, [r7, #3]
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fba5 	bl	8003214 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002aca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	da0a      	bge.n	8002ae8 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002ad2:	78fa      	ldrb	r2, [r7, #3]
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	1a9b      	subs	r3, r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	3317      	adds	r3, #23
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	e009      	b.n	8002afc <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002ae8:	78fa      	ldrb	r2, [r7, #3]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	011b      	lsls	r3, r3, #4
 8002af0:	1a9b      	subs	r3, r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	3317      	adds	r3, #23
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f005 f9eb 	bl	8007edc <USB_GetHostSpeed>
 8002b06:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002b08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d10b      	bne.n	8002b28 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002b10:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d107      	bne.n	8002b28 <HAL_HCD_HC_Init+0x10a>
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d104      	bne.n	8002b28 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2bbc      	cmp	r3, #188	@ 0xbc
 8002b22:	d901      	bls.n	8002b28 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002b24:	23bc      	movs	r3, #188	@ 0xbc
 8002b26:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002b28:	78fa      	ldrb	r2, [r7, #3]
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	1a9b      	subs	r3, r3, r2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	3318      	adds	r3, #24
 8002b38:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002b3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002b3e:	78fa      	ldrb	r2, [r7, #3]
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	b298      	uxth	r0, r3
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	3328      	adds	r3, #40	@ 0x28
 8002b52:	4602      	mov	r2, r0
 8002b54:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6818      	ldr	r0, [r3, #0]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	787c      	ldrb	r4, [r7, #1]
 8002b60:	78ba      	ldrb	r2, [r7, #2]
 8002b62:	78f9      	ldrb	r1, [r7, #3]
 8002b64:	9302      	str	r3, [sp, #8]
 8002b66:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	4623      	mov	r3, r4
 8002b74:	f005 f9da 	bl	8007f2c <USB_HC_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	371c      	adds	r7, #28
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd90      	pop	{r4, r7, pc}
	...

08002b90 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	4608      	mov	r0, r1
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	70fb      	strb	r3, [r7, #3]
 8002ba2:	460b      	mov	r3, r1
 8002ba4:	70bb      	strb	r3, [r7, #2]
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	3317      	adds	r3, #23
 8002bba:	78ba      	ldrb	r2, [r7, #2]
 8002bbc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002bbe:	78fa      	ldrb	r2, [r7, #3]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	1a9b      	subs	r3, r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	3326      	adds	r3, #38	@ 0x26
 8002bce:	787a      	ldrb	r2, [r7, #1]
 8002bd0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002bd2:	7c3b      	ldrb	r3, [r7, #16]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d114      	bne.n	8002c02 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002bd8:	78fa      	ldrb	r2, [r7, #3]
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	1a9b      	subs	r3, r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	332a      	adds	r3, #42	@ 0x2a
 8002be8:	2203      	movs	r2, #3
 8002bea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002bec:	78fa      	ldrb	r2, [r7, #3]
 8002bee:	6879      	ldr	r1, [r7, #4]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	011b      	lsls	r3, r3, #4
 8002bf4:	1a9b      	subs	r3, r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	3319      	adds	r3, #25
 8002bfc:	7f3a      	ldrb	r2, [r7, #28]
 8002bfe:	701a      	strb	r2, [r3, #0]
 8002c00:	e009      	b.n	8002c16 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c02:	78fa      	ldrb	r2, [r7, #3]
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	1a9b      	subs	r3, r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	440b      	add	r3, r1
 8002c10:	332a      	adds	r3, #42	@ 0x2a
 8002c12:	2202      	movs	r2, #2
 8002c14:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002c16:	787b      	ldrb	r3, [r7, #1]
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	f200 8102 	bhi.w	8002e22 <HAL_HCD_HC_SubmitRequest+0x292>
 8002c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002c24 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c24:	08002c35 	.word	0x08002c35
 8002c28:	08002e0d 	.word	0x08002e0d
 8002c2c:	08002cf9 	.word	0x08002cf9
 8002c30:	08002d83 	.word	0x08002d83
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002c34:	7c3b      	ldrb	r3, [r7, #16]
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	f040 80f5 	bne.w	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002c3c:	78bb      	ldrb	r3, [r7, #2]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d12d      	bne.n	8002c9e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002c42:	8b3b      	ldrh	r3, [r7, #24]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d109      	bne.n	8002c5c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002c48:	78fa      	ldrb	r2, [r7, #3]
 8002c4a:	6879      	ldr	r1, [r7, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	011b      	lsls	r3, r3, #4
 8002c50:	1a9b      	subs	r3, r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	333d      	adds	r3, #61	@ 0x3d
 8002c58:	2201      	movs	r2, #1
 8002c5a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002c5c:	78fa      	ldrb	r2, [r7, #3]
 8002c5e:	6879      	ldr	r1, [r7, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	1a9b      	subs	r3, r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	440b      	add	r3, r1
 8002c6a:	333d      	adds	r3, #61	@ 0x3d
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d10a      	bne.n	8002c88 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	011b      	lsls	r3, r3, #4
 8002c7a:	1a9b      	subs	r3, r3, r2
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	440b      	add	r3, r1
 8002c80:	332a      	adds	r3, #42	@ 0x2a
 8002c82:	2200      	movs	r2, #0
 8002c84:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002c86:	e0ce      	b.n	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c88:	78fa      	ldrb	r2, [r7, #3]
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	011b      	lsls	r3, r3, #4
 8002c90:	1a9b      	subs	r3, r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	440b      	add	r3, r1
 8002c96:	332a      	adds	r3, #42	@ 0x2a
 8002c98:	2202      	movs	r2, #2
 8002c9a:	701a      	strb	r2, [r3, #0]
      break;
 8002c9c:	e0c3      	b.n	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002c9e:	78fa      	ldrb	r2, [r7, #3]
 8002ca0:	6879      	ldr	r1, [r7, #4]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	1a9b      	subs	r3, r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	440b      	add	r3, r1
 8002cac:	331a      	adds	r3, #26
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b01      	cmp	r3, #1
 8002cb2:	f040 80b8 	bne.w	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002cb6:	78fa      	ldrb	r2, [r7, #3]
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	1a9b      	subs	r3, r3, r2
 8002cc0:	009b      	lsls	r3, r3, #2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	333c      	adds	r3, #60	@ 0x3c
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ccc:	78fa      	ldrb	r2, [r7, #3]
 8002cce:	6879      	ldr	r1, [r7, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	1a9b      	subs	r3, r3, r2
 8002cd6:	009b      	lsls	r3, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	332a      	adds	r3, #42	@ 0x2a
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]
      break;
 8002ce0:	e0a1      	b.n	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ce2:	78fa      	ldrb	r2, [r7, #3]
 8002ce4:	6879      	ldr	r1, [r7, #4]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	1a9b      	subs	r3, r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	440b      	add	r3, r1
 8002cf0:	332a      	adds	r3, #42	@ 0x2a
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	701a      	strb	r2, [r3, #0]
      break;
 8002cf6:	e096      	b.n	8002e26 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002cf8:	78bb      	ldrb	r3, [r7, #2]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d120      	bne.n	8002d40 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002cfe:	78fa      	ldrb	r2, [r7, #3]
 8002d00:	6879      	ldr	r1, [r7, #4]
 8002d02:	4613      	mov	r3, r2
 8002d04:	011b      	lsls	r3, r3, #4
 8002d06:	1a9b      	subs	r3, r3, r2
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	440b      	add	r3, r1
 8002d0c:	333d      	adds	r3, #61	@ 0x3d
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10a      	bne.n	8002d2a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d14:	78fa      	ldrb	r2, [r7, #3]
 8002d16:	6879      	ldr	r1, [r7, #4]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	1a9b      	subs	r3, r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	440b      	add	r3, r1
 8002d22:	332a      	adds	r3, #42	@ 0x2a
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002d28:	e07e      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	1a9b      	subs	r3, r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	332a      	adds	r3, #42	@ 0x2a
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	701a      	strb	r2, [r3, #0]
      break;
 8002d3e:	e073      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	011b      	lsls	r3, r3, #4
 8002d48:	1a9b      	subs	r3, r3, r2
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	440b      	add	r3, r1
 8002d4e:	333c      	adds	r3, #60	@ 0x3c
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10a      	bne.n	8002d6c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d56:	78fa      	ldrb	r2, [r7, #3]
 8002d58:	6879      	ldr	r1, [r7, #4]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	1a9b      	subs	r3, r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	440b      	add	r3, r1
 8002d64:	332a      	adds	r3, #42	@ 0x2a
 8002d66:	2200      	movs	r2, #0
 8002d68:	701a      	strb	r2, [r3, #0]
      break;
 8002d6a:	e05d      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d6c:	78fa      	ldrb	r2, [r7, #3]
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	4613      	mov	r3, r2
 8002d72:	011b      	lsls	r3, r3, #4
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	440b      	add	r3, r1
 8002d7a:	332a      	adds	r3, #42	@ 0x2a
 8002d7c:	2202      	movs	r2, #2
 8002d7e:	701a      	strb	r2, [r3, #0]
      break;
 8002d80:	e052      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002d82:	78bb      	ldrb	r3, [r7, #2]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d120      	bne.n	8002dca <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	011b      	lsls	r3, r3, #4
 8002d90:	1a9b      	subs	r3, r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	333d      	adds	r3, #61	@ 0x3d
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10a      	bne.n	8002db4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d9e:	78fa      	ldrb	r2, [r7, #3]
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	4613      	mov	r3, r2
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	1a9b      	subs	r3, r3, r2
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	440b      	add	r3, r1
 8002dac:	332a      	adds	r3, #42	@ 0x2a
 8002dae:	2200      	movs	r2, #0
 8002db0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002db2:	e039      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002db4:	78fa      	ldrb	r2, [r7, #3]
 8002db6:	6879      	ldr	r1, [r7, #4]
 8002db8:	4613      	mov	r3, r2
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	1a9b      	subs	r3, r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	332a      	adds	r3, #42	@ 0x2a
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	701a      	strb	r2, [r3, #0]
      break;
 8002dc8:	e02e      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	333c      	adds	r3, #60	@ 0x3c
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10a      	bne.n	8002df6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	4613      	mov	r3, r2
 8002de6:	011b      	lsls	r3, r3, #4
 8002de8:	1a9b      	subs	r3, r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	332a      	adds	r3, #42	@ 0x2a
 8002df0:	2200      	movs	r2, #0
 8002df2:	701a      	strb	r2, [r3, #0]
      break;
 8002df4:	e018      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002df6:	78fa      	ldrb	r2, [r7, #3]
 8002df8:	6879      	ldr	r1, [r7, #4]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	1a9b      	subs	r3, r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	440b      	add	r3, r1
 8002e04:	332a      	adds	r3, #42	@ 0x2a
 8002e06:	2202      	movs	r2, #2
 8002e08:	701a      	strb	r2, [r3, #0]
      break;
 8002e0a:	e00d      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e0c:	78fa      	ldrb	r2, [r7, #3]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	4613      	mov	r3, r2
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	1a9b      	subs	r3, r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	332a      	adds	r3, #42	@ 0x2a
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	701a      	strb	r2, [r3, #0]
      break;
 8002e20:	e002      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8002e22:	bf00      	nop
 8002e24:	e000      	b.n	8002e28 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8002e26:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e28:	78fa      	ldrb	r2, [r7, #3]
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	011b      	lsls	r3, r3, #4
 8002e30:	1a9b      	subs	r3, r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	332c      	adds	r3, #44	@ 0x2c
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002e3c:	78fa      	ldrb	r2, [r7, #3]
 8002e3e:	8b39      	ldrh	r1, [r7, #24]
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	4613      	mov	r3, r2
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	1a9b      	subs	r3, r3, r2
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	4403      	add	r3, r0
 8002e4c:	3334      	adds	r3, #52	@ 0x34
 8002e4e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	334c      	adds	r3, #76	@ 0x4c
 8002e60:	2200      	movs	r2, #0
 8002e62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	3338      	adds	r3, #56	@ 0x38
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002e78:	78fa      	ldrb	r2, [r7, #3]
 8002e7a:	6879      	ldr	r1, [r7, #4]
 8002e7c:	4613      	mov	r3, r2
 8002e7e:	011b      	lsls	r3, r3, #4
 8002e80:	1a9b      	subs	r3, r3, r2
 8002e82:	009b      	lsls	r3, r3, #2
 8002e84:	440b      	add	r3, r1
 8002e86:	3315      	adds	r3, #21
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002e8c:	78fa      	ldrb	r2, [r7, #3]
 8002e8e:	6879      	ldr	r1, [r7, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	011b      	lsls	r3, r3, #4
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	334d      	adds	r3, #77	@ 0x4d
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	3310      	adds	r3, #16
 8002eb0:	687a      	ldr	r2, [r7, #4]
 8002eb2:	4413      	add	r3, r2
 8002eb4:	1d19      	adds	r1, r3, #4
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	799b      	ldrb	r3, [r3, #6]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f005 f94c 	bl	8008158 <USB_HC_StartXfer>
 8002ec0:	4603      	mov	r3, r0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop

08002ecc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b086      	sub	sp, #24
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f004 fe66 	bl	8007bb4 <USB_GetMode>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	f040 80fb 	bne.w	80030e6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f004 fe29 	bl	8007b4c <USB_ReadInterrupts>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	f000 80f1 	beq.w	80030e4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f004 fe20 	bl	8007b4c <USB_ReadInterrupts>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f16:	d104      	bne.n	8002f22 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8002f20:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f004 fe10 	bl	8007b4c <USB_ReadInterrupts>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f36:	d104      	bne.n	8002f42 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002f40:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f004 fe00 	bl	8007b4c <USB_ReadInterrupts>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f56:	d104      	bne.n	8002f62 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f60:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f004 fdf0 	bl	8007b4c <USB_ReadInterrupts>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	f003 0302 	and.w	r3, r3, #2
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d103      	bne.n	8002f7e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f004 fde2 	bl	8007b4c <USB_ReadInterrupts>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002f8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002f92:	d120      	bne.n	8002fd6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002f9c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d113      	bne.n	8002fd6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002fae:	2110      	movs	r1, #16
 8002fb0:	6938      	ldr	r0, [r7, #16]
 8002fb2:	f004 fcd5 	bl	8007960 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002fb6:	6938      	ldr	r0, [r7, #16]
 8002fb8:	f004 fd04 	bl	80079c4 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	7a5b      	ldrb	r3, [r3, #9]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d105      	bne.n	8002fd0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2101      	movs	r1, #1
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f004 fee6 	bl	8007d9c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f007 fe2b 	bl	800ac2c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f004 fdb6 	bl	8007b4c <USB_ReadInterrupts>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fe6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fea:	d102      	bne.n	8002ff2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f001 fd4d 	bl	8004a8c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f004 fda8 	bl	8007b4c <USB_ReadInterrupts>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	2b08      	cmp	r3, #8
 8003004:	d106      	bne.n	8003014 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f007 fdf4 	bl	800abf4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2208      	movs	r2, #8
 8003012:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4618      	mov	r0, r3
 800301a:	f004 fd97 	bl	8007b4c <USB_ReadInterrupts>
 800301e:	4603      	mov	r3, r0
 8003020:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003024:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003028:	d139      	bne.n	800309e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4618      	mov	r0, r3
 8003030:	f005 fad6 	bl	80085e0 <USB_HC_ReadInterrupt>
 8003034:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003036:	2300      	movs	r3, #0
 8003038:	617b      	str	r3, [r7, #20]
 800303a:	e025      	b.n	8003088 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
 8003048:	f003 0301 	and.w	r3, r3, #1
 800304c:	2b00      	cmp	r3, #0
 800304e:	d018      	beq.n	8003082 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	015a      	lsls	r2, r3, #5
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4413      	add	r3, r2
 8003058:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003066:	d106      	bne.n	8003076 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003068:	697b      	ldr	r3, [r7, #20]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	4619      	mov	r1, r3
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f905 	bl	800327e <HCD_HC_IN_IRQHandler>
 8003074:	e005      	b.n	8003082 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	4619      	mov	r1, r3
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 ff67 	bl	8003f50 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	3301      	adds	r3, #1
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	795b      	ldrb	r3, [r3, #5]
 800308c:	461a      	mov	r2, r3
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	4293      	cmp	r3, r2
 8003092:	d3d3      	bcc.n	800303c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800309c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f004 fd52 	bl	8007b4c <USB_ReadInterrupts>
 80030a8:	4603      	mov	r3, r0
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	2b10      	cmp	r3, #16
 80030b0:	d101      	bne.n	80030b6 <HAL_HCD_IRQHandler+0x1ea>
 80030b2:	2301      	movs	r3, #1
 80030b4:	e000      	b.n	80030b8 <HAL_HCD_IRQHandler+0x1ec>
 80030b6:	2300      	movs	r3, #0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d014      	beq.n	80030e6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	699a      	ldr	r2, [r3, #24]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0210 	bic.w	r2, r2, #16
 80030ca:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f001 fbfe 	bl	80048ce <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699a      	ldr	r2, [r3, #24]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f042 0210 	orr.w	r2, r2, #16
 80030e0:	619a      	str	r2, [r3, #24]
 80030e2:	e000      	b.n	80030e6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80030e4:	bf00      	nop
    }
  }
}
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_HCD_Start+0x16>
 80030fe:	2302      	movs	r3, #2
 8003100:	e013      	b.n	800312a <HAL_HCD_Start+0x3e>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2101      	movs	r1, #1
 8003110:	4618      	mov	r0, r3
 8003112:	f004 feaa 	bl	8007e6a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4618      	mov	r0, r3
 800311c:	f004 fbb2 	bl	8007884 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}

08003132 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	b082      	sub	sp, #8
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003140:	2b01      	cmp	r3, #1
 8003142:	d101      	bne.n	8003148 <HAL_HCD_Stop+0x16>
 8003144:	2302      	movs	r3, #2
 8003146:	e00d      	b.n	8003164 <HAL_HCD_Stop+0x32>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f005 fb74 	bl	8008842 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b082      	sub	sp, #8
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f004 fe4c 	bl	8007e16 <USB_ResetPort>
 800317e:	4603      	mov	r3, r0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}

08003188 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	334c      	adds	r3, #76	@ 0x4c
 80031a4:	781b      	ldrb	r3, [r3, #0]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	460b      	mov	r3, r1
 80031bc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80031be:	78fa      	ldrb	r2, [r7, #3]
 80031c0:	6879      	ldr	r1, [r7, #4]
 80031c2:	4613      	mov	r3, r2
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	1a9b      	subs	r3, r3, r2
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	3338      	adds	r3, #56	@ 0x38
 80031ce:	681b      	ldr	r3, [r3, #0]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f004 fe8e 	bl	8007f0a <USB_GetCurrentFrame>
 80031ee:	4603      	mov	r3, r0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3708      	adds	r7, #8
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4618      	mov	r0, r3
 8003206:	f004 fe69 	bl	8007edc <USB_GetHostSpeed>
 800320a:	4603      	mov	r3, r0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3708      	adds	r7, #8
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003220:	78fa      	ldrb	r2, [r7, #3]
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	4613      	mov	r3, r2
 8003226:	011b      	lsls	r3, r3, #4
 8003228:	1a9b      	subs	r3, r3, r2
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	331a      	adds	r3, #26
 8003230:	2200      	movs	r2, #0
 8003232:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003234:	78fa      	ldrb	r2, [r7, #3]
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	4613      	mov	r3, r2
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	1a9b      	subs	r3, r3, r2
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	331b      	adds	r3, #27
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	3325      	adds	r3, #37	@ 0x25
 8003258:	2200      	movs	r2, #0
 800325a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800325c:	78fa      	ldrb	r2, [r7, #3]
 800325e:	6879      	ldr	r1, [r7, #4]
 8003260:	4613      	mov	r3, r2
 8003262:	011b      	lsls	r3, r3, #4
 8003264:	1a9b      	subs	r3, r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	440b      	add	r3, r1
 800326a:	3324      	adds	r3, #36	@ 0x24
 800326c:	2200      	movs	r2, #0
 800326e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b086      	sub	sp, #24
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
 8003286:	460b      	mov	r3, r1
 8003288:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	78fa      	ldrb	r2, [r7, #3]
 800329a:	4611      	mov	r1, r2
 800329c:	4618      	mov	r0, r3
 800329e:	f004 fc68 	bl	8007b72 <USB_ReadChInterrupts>
 80032a2:	4603      	mov	r3, r0
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b04      	cmp	r3, #4
 80032aa:	d11a      	bne.n	80032e2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80032ac:	78fb      	ldrb	r3, [r7, #3]
 80032ae:	015a      	lsls	r2, r3, #5
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	4413      	add	r3, r2
 80032b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032b8:	461a      	mov	r2, r3
 80032ba:	2304      	movs	r3, #4
 80032bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80032be:	78fa      	ldrb	r2, [r7, #3]
 80032c0:	6879      	ldr	r1, [r7, #4]
 80032c2:	4613      	mov	r3, r2
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	1a9b      	subs	r3, r3, r2
 80032c8:	009b      	lsls	r3, r3, #2
 80032ca:	440b      	add	r3, r1
 80032cc:	334d      	adds	r3, #77	@ 0x4d
 80032ce:	2207      	movs	r2, #7
 80032d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	78fa      	ldrb	r2, [r7, #3]
 80032d8:	4611      	mov	r1, r2
 80032da:	4618      	mov	r0, r3
 80032dc:	f005 f991 	bl	8008602 <USB_HC_Halt>
 80032e0:	e09e      	b.n	8003420 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	78fa      	ldrb	r2, [r7, #3]
 80032e8:	4611      	mov	r1, r2
 80032ea:	4618      	mov	r0, r3
 80032ec:	f004 fc41 	bl	8007b72 <USB_ReadChInterrupts>
 80032f0:	4603      	mov	r3, r0
 80032f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032fa:	d11b      	bne.n	8003334 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	015a      	lsls	r2, r3, #5
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	4413      	add	r3, r2
 8003304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003308:	461a      	mov	r2, r3
 800330a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800330e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	334d      	adds	r3, #77	@ 0x4d
 8003320:	2208      	movs	r2, #8
 8003322:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	78fa      	ldrb	r2, [r7, #3]
 800332a:	4611      	mov	r1, r2
 800332c:	4618      	mov	r0, r3
 800332e:	f005 f968 	bl	8008602 <USB_HC_Halt>
 8003332:	e075      	b.n	8003420 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	78fa      	ldrb	r2, [r7, #3]
 800333a:	4611      	mov	r1, r2
 800333c:	4618      	mov	r0, r3
 800333e:	f004 fc18 	bl	8007b72 <USB_ReadChInterrupts>
 8003342:	4603      	mov	r3, r0
 8003344:	f003 0308 	and.w	r3, r3, #8
 8003348:	2b08      	cmp	r3, #8
 800334a:	d11a      	bne.n	8003382 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800334c:	78fb      	ldrb	r3, [r7, #3]
 800334e:	015a      	lsls	r2, r3, #5
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	4413      	add	r3, r2
 8003354:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003358:	461a      	mov	r2, r3
 800335a:	2308      	movs	r3, #8
 800335c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800335e:	78fa      	ldrb	r2, [r7, #3]
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	334d      	adds	r3, #77	@ 0x4d
 800336e:	2206      	movs	r2, #6
 8003370:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	4611      	mov	r1, r2
 800337a:	4618      	mov	r0, r3
 800337c:	f005 f941 	bl	8008602 <USB_HC_Halt>
 8003380:	e04e      	b.n	8003420 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	78fa      	ldrb	r2, [r7, #3]
 8003388:	4611      	mov	r1, r2
 800338a:	4618      	mov	r0, r3
 800338c:	f004 fbf1 	bl	8007b72 <USB_ReadChInterrupts>
 8003390:	4603      	mov	r3, r0
 8003392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800339a:	d11b      	bne.n	80033d4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800339c:	78fb      	ldrb	r3, [r7, #3]
 800339e:	015a      	lsls	r2, r3, #5
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	4413      	add	r3, r2
 80033a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033a8:	461a      	mov	r2, r3
 80033aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80033b0:	78fa      	ldrb	r2, [r7, #3]
 80033b2:	6879      	ldr	r1, [r7, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	334d      	adds	r3, #77	@ 0x4d
 80033c0:	2209      	movs	r2, #9
 80033c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	4611      	mov	r1, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f005 f918 	bl	8008602 <USB_HC_Halt>
 80033d2:	e025      	b.n	8003420 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	4611      	mov	r1, r2
 80033dc:	4618      	mov	r0, r3
 80033de:	f004 fbc8 	bl	8007b72 <USB_ReadChInterrupts>
 80033e2:	4603      	mov	r3, r0
 80033e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e8:	2b80      	cmp	r3, #128	@ 0x80
 80033ea:	d119      	bne.n	8003420 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80033ec:	78fb      	ldrb	r3, [r7, #3]
 80033ee:	015a      	lsls	r2, r3, #5
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4413      	add	r3, r2
 80033f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033f8:	461a      	mov	r2, r3
 80033fa:	2380      	movs	r3, #128	@ 0x80
 80033fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	440b      	add	r3, r1
 800340c:	334d      	adds	r3, #77	@ 0x4d
 800340e:	2207      	movs	r2, #7
 8003410:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	78fa      	ldrb	r2, [r7, #3]
 8003418:	4611      	mov	r1, r2
 800341a:	4618      	mov	r0, r3
 800341c:	f005 f8f1 	bl	8008602 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	78fa      	ldrb	r2, [r7, #3]
 8003426:	4611      	mov	r1, r2
 8003428:	4618      	mov	r0, r3
 800342a:	f004 fba2 	bl	8007b72 <USB_ReadChInterrupts>
 800342e:	4603      	mov	r3, r0
 8003430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003438:	d112      	bne.n	8003460 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	4611      	mov	r1, r2
 8003442:	4618      	mov	r0, r3
 8003444:	f005 f8dd 	bl	8008602 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003448:	78fb      	ldrb	r3, [r7, #3]
 800344a:	015a      	lsls	r2, r3, #5
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	4413      	add	r3, r2
 8003450:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003454:	461a      	mov	r2, r3
 8003456:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800345a:	6093      	str	r3, [r2, #8]
 800345c:	f000 bd75 	b.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	4611      	mov	r1, r2
 8003468:	4618      	mov	r0, r3
 800346a:	f004 fb82 	bl	8007b72 <USB_ReadChInterrupts>
 800346e:	4603      	mov	r3, r0
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b01      	cmp	r3, #1
 8003476:	f040 8128 	bne.w	80036ca <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800347a:	78fb      	ldrb	r3, [r7, #3]
 800347c:	015a      	lsls	r2, r3, #5
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	4413      	add	r3, r2
 8003482:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003486:	461a      	mov	r2, r3
 8003488:	2320      	movs	r3, #32
 800348a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800348c:	78fa      	ldrb	r2, [r7, #3]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	1a9b      	subs	r3, r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	331b      	adds	r3, #27
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d119      	bne.n	80034d6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80034a2:	78fa      	ldrb	r2, [r7, #3]
 80034a4:	6879      	ldr	r1, [r7, #4]
 80034a6:	4613      	mov	r3, r2
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	440b      	add	r3, r1
 80034b0:	331b      	adds	r3, #27
 80034b2:	2200      	movs	r2, #0
 80034b4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80034b6:	78fb      	ldrb	r3, [r7, #3]
 80034b8:	015a      	lsls	r2, r3, #5
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	4413      	add	r3, r2
 80034be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	78fa      	ldrb	r2, [r7, #3]
 80034c6:	0151      	lsls	r1, r2, #5
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	440a      	add	r2, r1
 80034cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034d4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	799b      	ldrb	r3, [r3, #6]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d01b      	beq.n	8003516 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80034de:	78fa      	ldrb	r2, [r7, #3]
 80034e0:	6879      	ldr	r1, [r7, #4]
 80034e2:	4613      	mov	r3, r2
 80034e4:	011b      	lsls	r3, r3, #4
 80034e6:	1a9b      	subs	r3, r3, r2
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	440b      	add	r3, r1
 80034ec:	3330      	adds	r3, #48	@ 0x30
 80034ee:	6819      	ldr	r1, [r3, #0]
 80034f0:	78fb      	ldrb	r3, [r7, #3]
 80034f2:	015a      	lsls	r2, r3, #5
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	4413      	add	r3, r2
 80034f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	1ac9      	subs	r1, r1, r3
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4403      	add	r3, r0
 8003512:	3338      	adds	r3, #56	@ 0x38
 8003514:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	334d      	adds	r3, #77	@ 0x4d
 8003526:	2201      	movs	r2, #1
 8003528:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800352a:	78fa      	ldrb	r2, [r7, #3]
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	1a9b      	subs	r3, r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	3344      	adds	r3, #68	@ 0x44
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800353e:	78fb      	ldrb	r3, [r7, #3]
 8003540:	015a      	lsls	r2, r3, #5
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4413      	add	r3, r2
 8003546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800354a:	461a      	mov	r2, r3
 800354c:	2301      	movs	r3, #1
 800354e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003550:	78fa      	ldrb	r2, [r7, #3]
 8003552:	6879      	ldr	r1, [r7, #4]
 8003554:	4613      	mov	r3, r2
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	3326      	adds	r3, #38	@ 0x26
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003566:	78fa      	ldrb	r2, [r7, #3]
 8003568:	6879      	ldr	r1, [r7, #4]
 800356a:	4613      	mov	r3, r2
 800356c:	011b      	lsls	r3, r3, #4
 800356e:	1a9b      	subs	r3, r3, r2
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	440b      	add	r3, r1
 8003574:	3326      	adds	r3, #38	@ 0x26
 8003576:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003578:	2b02      	cmp	r3, #2
 800357a:	d110      	bne.n	800359e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	4611      	mov	r1, r2
 8003584:	4618      	mov	r0, r3
 8003586:	f005 f83c 	bl	8008602 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	015a      	lsls	r2, r3, #5
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	4413      	add	r3, r2
 8003592:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003596:	461a      	mov	r2, r3
 8003598:	2310      	movs	r3, #16
 800359a:	6093      	str	r3, [r2, #8]
 800359c:	e03d      	b.n	800361a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800359e:	78fa      	ldrb	r2, [r7, #3]
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	011b      	lsls	r3, r3, #4
 80035a6:	1a9b      	subs	r3, r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	3326      	adds	r3, #38	@ 0x26
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d00a      	beq.n	80035ca <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80035b4:	78fa      	ldrb	r2, [r7, #3]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	3326      	adds	r3, #38	@ 0x26
 80035c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d127      	bne.n	800361a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80035ca:	78fb      	ldrb	r3, [r7, #3]
 80035cc:	015a      	lsls	r2, r3, #5
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	4413      	add	r3, r2
 80035d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	0151      	lsls	r1, r2, #5
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	440a      	add	r2, r1
 80035e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80035e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80035e8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80035ea:	78fa      	ldrb	r2, [r7, #3]
 80035ec:	6879      	ldr	r1, [r7, #4]
 80035ee:	4613      	mov	r3, r2
 80035f0:	011b      	lsls	r3, r3, #4
 80035f2:	1a9b      	subs	r3, r3, r2
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	440b      	add	r3, r1
 80035f8:	334c      	adds	r3, #76	@ 0x4c
 80035fa:	2201      	movs	r2, #1
 80035fc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	1a9b      	subs	r3, r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	334c      	adds	r3, #76	@ 0x4c
 800360e:	781a      	ldrb	r2, [r3, #0]
 8003610:	78fb      	ldrb	r3, [r7, #3]
 8003612:	4619      	mov	r1, r3
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f007 fb17 	bl	800ac48 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	799b      	ldrb	r3, [r3, #6]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d13b      	bne.n	800369a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003622:	78fa      	ldrb	r2, [r7, #3]
 8003624:	6879      	ldr	r1, [r7, #4]
 8003626:	4613      	mov	r3, r2
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	1a9b      	subs	r3, r3, r2
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	440b      	add	r3, r1
 8003630:	3338      	adds	r3, #56	@ 0x38
 8003632:	6819      	ldr	r1, [r3, #0]
 8003634:	78fa      	ldrb	r2, [r7, #3]
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	4613      	mov	r3, r2
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	1a9b      	subs	r3, r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	4403      	add	r3, r0
 8003642:	3328      	adds	r3, #40	@ 0x28
 8003644:	881b      	ldrh	r3, [r3, #0]
 8003646:	440b      	add	r3, r1
 8003648:	1e59      	subs	r1, r3, #1
 800364a:	78fa      	ldrb	r2, [r7, #3]
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	011b      	lsls	r3, r3, #4
 8003652:	1a9b      	subs	r3, r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4403      	add	r3, r0
 8003658:	3328      	adds	r3, #40	@ 0x28
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003660:	f003 0301 	and.w	r3, r3, #1
 8003664:	2b00      	cmp	r3, #0
 8003666:	f000 8470 	beq.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800366a:	78fa      	ldrb	r2, [r7, #3]
 800366c:	6879      	ldr	r1, [r7, #4]
 800366e:	4613      	mov	r3, r2
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	1a9b      	subs	r3, r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	440b      	add	r3, r1
 8003678:	333c      	adds	r3, #60	@ 0x3c
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	78fa      	ldrb	r2, [r7, #3]
 800367e:	f083 0301 	eor.w	r3, r3, #1
 8003682:	b2d8      	uxtb	r0, r3
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	333c      	adds	r3, #60	@ 0x3c
 8003692:	4602      	mov	r2, r0
 8003694:	701a      	strb	r2, [r3, #0]
 8003696:	f000 bc58 	b.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800369a:	78fa      	ldrb	r2, [r7, #3]
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	011b      	lsls	r3, r3, #4
 80036a2:	1a9b      	subs	r3, r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	333c      	adds	r3, #60	@ 0x3c
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	78fa      	ldrb	r2, [r7, #3]
 80036ae:	f083 0301 	eor.w	r3, r3, #1
 80036b2:	b2d8      	uxtb	r0, r3
 80036b4:	6879      	ldr	r1, [r7, #4]
 80036b6:	4613      	mov	r3, r2
 80036b8:	011b      	lsls	r3, r3, #4
 80036ba:	1a9b      	subs	r3, r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	440b      	add	r3, r1
 80036c0:	333c      	adds	r3, #60	@ 0x3c
 80036c2:	4602      	mov	r2, r0
 80036c4:	701a      	strb	r2, [r3, #0]
 80036c6:	f000 bc40 	b.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	78fa      	ldrb	r2, [r7, #3]
 80036d0:	4611      	mov	r1, r2
 80036d2:	4618      	mov	r0, r3
 80036d4:	f004 fa4d 	bl	8007b72 <USB_ReadChInterrupts>
 80036d8:	4603      	mov	r3, r0
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	2b20      	cmp	r3, #32
 80036e0:	d131      	bne.n	8003746 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80036e2:	78fb      	ldrb	r3, [r7, #3]
 80036e4:	015a      	lsls	r2, r3, #5
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	4413      	add	r3, r2
 80036ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036ee:	461a      	mov	r2, r3
 80036f0:	2320      	movs	r3, #32
 80036f2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80036f4:	78fa      	ldrb	r2, [r7, #3]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	011b      	lsls	r3, r3, #4
 80036fc:	1a9b      	subs	r3, r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	331a      	adds	r3, #26
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	2b01      	cmp	r3, #1
 8003708:	f040 841f 	bne.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800370c:	78fa      	ldrb	r2, [r7, #3]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	011b      	lsls	r3, r3, #4
 8003714:	1a9b      	subs	r3, r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	331b      	adds	r3, #27
 800371c:	2201      	movs	r2, #1
 800371e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	334d      	adds	r3, #77	@ 0x4d
 8003730:	2203      	movs	r2, #3
 8003732:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	78fa      	ldrb	r2, [r7, #3]
 800373a:	4611      	mov	r1, r2
 800373c:	4618      	mov	r0, r3
 800373e:	f004 ff60 	bl	8008602 <USB_HC_Halt>
 8003742:	f000 bc02 	b.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	4611      	mov	r1, r2
 800374e:	4618      	mov	r0, r3
 8003750:	f004 fa0f 	bl	8007b72 <USB_ReadChInterrupts>
 8003754:	4603      	mov	r3, r0
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b02      	cmp	r3, #2
 800375c:	f040 8305 	bne.w	8003d6a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003760:	78fb      	ldrb	r3, [r7, #3]
 8003762:	015a      	lsls	r2, r3, #5
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4413      	add	r3, r2
 8003768:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800376c:	461a      	mov	r2, r3
 800376e:	2302      	movs	r3, #2
 8003770:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	334d      	adds	r3, #77	@ 0x4d
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d114      	bne.n	80037b2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003788:	78fa      	ldrb	r2, [r7, #3]
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	1a9b      	subs	r3, r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	334d      	adds	r3, #77	@ 0x4d
 8003798:	2202      	movs	r2, #2
 800379a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800379c:	78fa      	ldrb	r2, [r7, #3]
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4613      	mov	r3, r2
 80037a2:	011b      	lsls	r3, r3, #4
 80037a4:	1a9b      	subs	r3, r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	334c      	adds	r3, #76	@ 0x4c
 80037ac:	2201      	movs	r2, #1
 80037ae:	701a      	strb	r2, [r3, #0]
 80037b0:	e2cc      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	334d      	adds	r3, #77	@ 0x4d
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b06      	cmp	r3, #6
 80037c6:	d114      	bne.n	80037f2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037c8:	78fa      	ldrb	r2, [r7, #3]
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	4613      	mov	r3, r2
 80037ce:	011b      	lsls	r3, r3, #4
 80037d0:	1a9b      	subs	r3, r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	440b      	add	r3, r1
 80037d6:	334d      	adds	r3, #77	@ 0x4d
 80037d8:	2202      	movs	r2, #2
 80037da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80037dc:	78fa      	ldrb	r2, [r7, #3]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	1a9b      	subs	r3, r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	334c      	adds	r3, #76	@ 0x4c
 80037ec:	2205      	movs	r2, #5
 80037ee:	701a      	strb	r2, [r3, #0]
 80037f0:	e2ac      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037f2:	78fa      	ldrb	r2, [r7, #3]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	1a9b      	subs	r3, r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	334d      	adds	r3, #77	@ 0x4d
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b07      	cmp	r3, #7
 8003806:	d00b      	beq.n	8003820 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003808:	78fa      	ldrb	r2, [r7, #3]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	1a9b      	subs	r3, r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	334d      	adds	r3, #77	@ 0x4d
 8003818:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800381a:	2b09      	cmp	r3, #9
 800381c:	f040 80a6 	bne.w	800396c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003820:	78fa      	ldrb	r2, [r7, #3]
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	4613      	mov	r3, r2
 8003826:	011b      	lsls	r3, r3, #4
 8003828:	1a9b      	subs	r3, r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	334d      	adds	r3, #77	@ 0x4d
 8003830:	2202      	movs	r2, #2
 8003832:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	3344      	adds	r3, #68	@ 0x44
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	1c59      	adds	r1, r3, #1
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	4613      	mov	r3, r2
 800384c:	011b      	lsls	r3, r3, #4
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4403      	add	r3, r0
 8003854:	3344      	adds	r3, #68	@ 0x44
 8003856:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	6879      	ldr	r1, [r7, #4]
 800385c:	4613      	mov	r3, r2
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	1a9b      	subs	r3, r3, r2
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	440b      	add	r3, r1
 8003866:	3344      	adds	r3, #68	@ 0x44
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d943      	bls.n	80038f6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800386e:	78fa      	ldrb	r2, [r7, #3]
 8003870:	6879      	ldr	r1, [r7, #4]
 8003872:	4613      	mov	r3, r2
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	1a9b      	subs	r3, r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	440b      	add	r3, r1
 800387c:	3344      	adds	r3, #68	@ 0x44
 800387e:	2200      	movs	r2, #0
 8003880:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003882:	78fa      	ldrb	r2, [r7, #3]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	331a      	adds	r3, #26
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d123      	bne.n	80038e0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	331b      	adds	r3, #27
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80038ac:	78fa      	ldrb	r2, [r7, #3]
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	4613      	mov	r3, r2
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	1a9b      	subs	r3, r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	440b      	add	r3, r1
 80038ba:	331c      	adds	r3, #28
 80038bc:	2200      	movs	r2, #0
 80038be:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80038c0:	78fb      	ldrb	r3, [r7, #3]
 80038c2:	015a      	lsls	r2, r3, #5
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4413      	add	r3, r2
 80038c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	78fa      	ldrb	r2, [r7, #3]
 80038d0:	0151      	lsls	r1, r2, #5
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	440a      	add	r2, r1
 80038d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038de:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	334c      	adds	r3, #76	@ 0x4c
 80038f0:	2204      	movs	r2, #4
 80038f2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80038f4:	e229      	b.n	8003d4a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	6879      	ldr	r1, [r7, #4]
 80038fa:	4613      	mov	r3, r2
 80038fc:	011b      	lsls	r3, r3, #4
 80038fe:	1a9b      	subs	r3, r3, r2
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	440b      	add	r3, r1
 8003904:	334c      	adds	r3, #76	@ 0x4c
 8003906:	2202      	movs	r2, #2
 8003908:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800390a:	78fa      	ldrb	r2, [r7, #3]
 800390c:	6879      	ldr	r1, [r7, #4]
 800390e:	4613      	mov	r3, r2
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	440b      	add	r3, r1
 8003918:	3326      	adds	r3, #38	@ 0x26
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	3326      	adds	r3, #38	@ 0x26
 8003930:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003932:	2b02      	cmp	r3, #2
 8003934:	f040 8209 	bne.w	8003d4a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	015a      	lsls	r2, r3, #5
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	4413      	add	r3, r2
 8003940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800394e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003956:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003958:	78fb      	ldrb	r3, [r7, #3]
 800395a:	015a      	lsls	r2, r3, #5
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	4413      	add	r3, r2
 8003960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003964:	461a      	mov	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800396a:	e1ee      	b.n	8003d4a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800396c:	78fa      	ldrb	r2, [r7, #3]
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	4613      	mov	r3, r2
 8003972:	011b      	lsls	r3, r3, #4
 8003974:	1a9b      	subs	r3, r3, r2
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	440b      	add	r3, r1
 800397a:	334d      	adds	r3, #77	@ 0x4d
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	2b05      	cmp	r3, #5
 8003980:	f040 80c8 	bne.w	8003b14 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	334d      	adds	r3, #77	@ 0x4d
 8003994:	2202      	movs	r2, #2
 8003996:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	1a9b      	subs	r3, r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	331b      	adds	r3, #27
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	f040 81ce 	bne.w	8003d4c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80039b0:	78fa      	ldrb	r2, [r7, #3]
 80039b2:	6879      	ldr	r1, [r7, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	1a9b      	subs	r3, r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	440b      	add	r3, r1
 80039be:	3326      	adds	r3, #38	@ 0x26
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d16b      	bne.n	8003a9e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80039c6:	78fa      	ldrb	r2, [r7, #3]
 80039c8:	6879      	ldr	r1, [r7, #4]
 80039ca:	4613      	mov	r3, r2
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	440b      	add	r3, r1
 80039d4:	3348      	adds	r3, #72	@ 0x48
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	1c59      	adds	r1, r3, #1
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4403      	add	r3, r0
 80039e6:	3348      	adds	r3, #72	@ 0x48
 80039e8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80039ea:	78fa      	ldrb	r2, [r7, #3]
 80039ec:	6879      	ldr	r1, [r7, #4]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	3348      	adds	r3, #72	@ 0x48
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d943      	bls.n	8003a88 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	440b      	add	r3, r1
 8003a0e:	3348      	adds	r3, #72	@ 0x48
 8003a10:	2200      	movs	r2, #0
 8003a12:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	331b      	adds	r3, #27
 8003a24:	2200      	movs	r2, #0
 8003a26:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003a28:	78fa      	ldrb	r2, [r7, #3]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	3344      	adds	r3, #68	@ 0x44
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d809      	bhi.n	8003a52 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	6879      	ldr	r1, [r7, #4]
 8003a42:	4613      	mov	r3, r2
 8003a44:	011b      	lsls	r3, r3, #4
 8003a46:	1a9b      	subs	r3, r3, r2
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	440b      	add	r3, r1
 8003a4c:	331c      	adds	r3, #28
 8003a4e:	2201      	movs	r2, #1
 8003a50:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003a52:	78fb      	ldrb	r3, [r7, #3]
 8003a54:	015a      	lsls	r2, r3, #5
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4413      	add	r3, r2
 8003a5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	0151      	lsls	r1, r2, #5
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	440a      	add	r2, r1
 8003a68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003a6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a70:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a72:	78fa      	ldrb	r2, [r7, #3]
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	4613      	mov	r3, r2
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	1a9b      	subs	r3, r3, r2
 8003a7c:	009b      	lsls	r3, r3, #2
 8003a7e:	440b      	add	r3, r1
 8003a80:	334c      	adds	r3, #76	@ 0x4c
 8003a82:	2204      	movs	r2, #4
 8003a84:	701a      	strb	r2, [r3, #0]
 8003a86:	e014      	b.n	8003ab2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a88:	78fa      	ldrb	r2, [r7, #3]
 8003a8a:	6879      	ldr	r1, [r7, #4]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	1a9b      	subs	r3, r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	440b      	add	r3, r1
 8003a96:	334c      	adds	r3, #76	@ 0x4c
 8003a98:	2202      	movs	r2, #2
 8003a9a:	701a      	strb	r2, [r3, #0]
 8003a9c:	e009      	b.n	8003ab2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003a9e:	78fa      	ldrb	r2, [r7, #3]
 8003aa0:	6879      	ldr	r1, [r7, #4]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	011b      	lsls	r3, r3, #4
 8003aa6:	1a9b      	subs	r3, r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	440b      	add	r3, r1
 8003aac:	334c      	adds	r3, #76	@ 0x4c
 8003aae:	2202      	movs	r2, #2
 8003ab0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	3326      	adds	r3, #38	@ 0x26
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00b      	beq.n	8003ae0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003ac8:	78fa      	ldrb	r2, [r7, #3]
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	4613      	mov	r3, r2
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	1a9b      	subs	r3, r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	3326      	adds	r3, #38	@ 0x26
 8003ad8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	f040 8136 	bne.w	8003d4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	015a      	lsls	r2, r3, #5
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003af6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003afe:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b00:	78fb      	ldrb	r3, [r7, #3]
 8003b02:	015a      	lsls	r2, r3, #5
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4413      	add	r3, r2
 8003b08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6013      	str	r3, [r2, #0]
 8003b12:	e11b      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003b14:	78fa      	ldrb	r2, [r7, #3]
 8003b16:	6879      	ldr	r1, [r7, #4]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	1a9b      	subs	r3, r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	440b      	add	r3, r1
 8003b22:	334d      	adds	r3, #77	@ 0x4d
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	2b03      	cmp	r3, #3
 8003b28:	f040 8081 	bne.w	8003c2e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b2c:	78fa      	ldrb	r2, [r7, #3]
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	011b      	lsls	r3, r3, #4
 8003b34:	1a9b      	subs	r3, r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	334d      	adds	r3, #77	@ 0x4d
 8003b3c:	2202      	movs	r2, #2
 8003b3e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b40:	78fa      	ldrb	r2, [r7, #3]
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	4613      	mov	r3, r2
 8003b46:	011b      	lsls	r3, r3, #4
 8003b48:	1a9b      	subs	r3, r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	440b      	add	r3, r1
 8003b4e:	331b      	adds	r3, #27
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	f040 80fa 	bne.w	8003d4c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003b58:	78fa      	ldrb	r2, [r7, #3]
 8003b5a:	6879      	ldr	r1, [r7, #4]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	440b      	add	r3, r1
 8003b66:	334c      	adds	r3, #76	@ 0x4c
 8003b68:	2202      	movs	r2, #2
 8003b6a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003b6c:	78fb      	ldrb	r3, [r7, #3]
 8003b6e:	015a      	lsls	r2, r3, #5
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	4413      	add	r3, r2
 8003b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	78fa      	ldrb	r2, [r7, #3]
 8003b7c:	0151      	lsls	r1, r2, #5
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	440a      	add	r2, r1
 8003b82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b8a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003b8c:	78fb      	ldrb	r3, [r7, #3]
 8003b8e:	015a      	lsls	r2, r3, #5
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	4413      	add	r3, r2
 8003b94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	0151      	lsls	r1, r2, #5
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	440a      	add	r2, r1
 8003ba2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ba6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003baa:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	015a      	lsls	r2, r3, #5
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	78fa      	ldrb	r2, [r7, #3]
 8003bbc:	0151      	lsls	r1, r2, #5
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	440a      	add	r2, r1
 8003bc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003bc6:	f023 0320 	bic.w	r3, r3, #32
 8003bca:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bcc:	78fa      	ldrb	r2, [r7, #3]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	011b      	lsls	r3, r3, #4
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	3326      	adds	r3, #38	@ 0x26
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00b      	beq.n	8003bfa <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003be2:	78fa      	ldrb	r2, [r7, #3]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	4613      	mov	r3, r2
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	1a9b      	subs	r3, r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	440b      	add	r3, r1
 8003bf0:	3326      	adds	r3, #38	@ 0x26
 8003bf2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	f040 80a9 	bne.w	8003d4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003bfa:	78fb      	ldrb	r3, [r7, #3]
 8003bfc:	015a      	lsls	r2, r3, #5
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	4413      	add	r3, r2
 8003c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003c10:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003c18:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003c1a:	78fb      	ldrb	r3, [r7, #3]
 8003c1c:	015a      	lsls	r2, r3, #5
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	4413      	add	r3, r2
 8003c22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	e08e      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003c2e:	78fa      	ldrb	r2, [r7, #3]
 8003c30:	6879      	ldr	r1, [r7, #4]
 8003c32:	4613      	mov	r3, r2
 8003c34:	011b      	lsls	r3, r3, #4
 8003c36:	1a9b      	subs	r3, r3, r2
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	334d      	adds	r3, #77	@ 0x4d
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d143      	bne.n	8003ccc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003c44:	78fa      	ldrb	r2, [r7, #3]
 8003c46:	6879      	ldr	r1, [r7, #4]
 8003c48:	4613      	mov	r3, r2
 8003c4a:	011b      	lsls	r3, r3, #4
 8003c4c:	1a9b      	subs	r3, r3, r2
 8003c4e:	009b      	lsls	r3, r3, #2
 8003c50:	440b      	add	r3, r1
 8003c52:	334d      	adds	r3, #77	@ 0x4d
 8003c54:	2202      	movs	r2, #2
 8003c56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c58:	78fa      	ldrb	r2, [r7, #3]
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	011b      	lsls	r3, r3, #4
 8003c60:	1a9b      	subs	r3, r3, r2
 8003c62:	009b      	lsls	r3, r3, #2
 8003c64:	440b      	add	r3, r1
 8003c66:	334c      	adds	r3, #76	@ 0x4c
 8003c68:	2202      	movs	r2, #2
 8003c6a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c6c:	78fa      	ldrb	r2, [r7, #3]
 8003c6e:	6879      	ldr	r1, [r7, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	1a9b      	subs	r3, r3, r2
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	3326      	adds	r3, #38	@ 0x26
 8003c7c:	781b      	ldrb	r3, [r3, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	3326      	adds	r3, #38	@ 0x26
 8003c92:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d159      	bne.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003c98:	78fb      	ldrb	r3, [r7, #3]
 8003c9a:	015a      	lsls	r2, r3, #5
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cae:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003cb6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003cb8:	78fb      	ldrb	r3, [r7, #3]
 8003cba:	015a      	lsls	r2, r3, #5
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e03f      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	440b      	add	r3, r1
 8003cda:	334d      	adds	r3, #77	@ 0x4d
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d126      	bne.n	8003d30 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ce2:	78fa      	ldrb	r2, [r7, #3]
 8003ce4:	6879      	ldr	r1, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	440b      	add	r3, r1
 8003cf0:	334d      	adds	r3, #77	@ 0x4d
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	3344      	adds	r3, #68	@ 0x44
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	1c59      	adds	r1, r3, #1
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	011b      	lsls	r3, r3, #4
 8003d10:	1a9b      	subs	r3, r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4403      	add	r3, r0
 8003d16:	3344      	adds	r3, #68	@ 0x44
 8003d18:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d1a:	78fa      	ldrb	r2, [r7, #3]
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	334c      	adds	r3, #76	@ 0x4c
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	e00d      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003d30:	78fa      	ldrb	r2, [r7, #3]
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	4613      	mov	r3, r2
 8003d36:	011b      	lsls	r3, r3, #4
 8003d38:	1a9b      	subs	r3, r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	334d      	adds	r3, #77	@ 0x4d
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	f000 8100 	beq.w	8003f48 <HCD_HC_IN_IRQHandler+0xcca>
 8003d48:	e000      	b.n	8003d4c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d4a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	6879      	ldr	r1, [r7, #4]
 8003d50:	4613      	mov	r3, r2
 8003d52:	011b      	lsls	r3, r3, #4
 8003d54:	1a9b      	subs	r3, r3, r2
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	440b      	add	r3, r1
 8003d5a:	334c      	adds	r3, #76	@ 0x4c
 8003d5c:	781a      	ldrb	r2, [r3, #0]
 8003d5e:	78fb      	ldrb	r3, [r7, #3]
 8003d60:	4619      	mov	r1, r3
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f006 ff70 	bl	800ac48 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003d68:	e0ef      	b.n	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	4611      	mov	r1, r2
 8003d72:	4618      	mov	r0, r3
 8003d74:	f003 fefd 	bl	8007b72 <USB_ReadChInterrupts>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7e:	2b40      	cmp	r3, #64	@ 0x40
 8003d80:	d12f      	bne.n	8003de2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003d82:	78fb      	ldrb	r3, [r7, #3]
 8003d84:	015a      	lsls	r2, r3, #5
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d8e:	461a      	mov	r2, r3
 8003d90:	2340      	movs	r3, #64	@ 0x40
 8003d92:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003d94:	78fa      	ldrb	r2, [r7, #3]
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	1a9b      	subs	r3, r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	334d      	adds	r3, #77	@ 0x4d
 8003da4:	2205      	movs	r2, #5
 8003da6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	331a      	adds	r3, #26
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d109      	bne.n	8003dd2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	3344      	adds	r3, #68	@ 0x44
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	78fa      	ldrb	r2, [r7, #3]
 8003dd8:	4611      	mov	r1, r2
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f004 fc11 	bl	8008602 <USB_HC_Halt>
 8003de0:	e0b3      	b.n	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	78fa      	ldrb	r2, [r7, #3]
 8003de8:	4611      	mov	r1, r2
 8003dea:	4618      	mov	r0, r3
 8003dec:	f003 fec1 	bl	8007b72 <USB_ReadChInterrupts>
 8003df0:	4603      	mov	r3, r0
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	2b10      	cmp	r3, #16
 8003df8:	f040 80a7 	bne.w	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003dfc:	78fa      	ldrb	r2, [r7, #3]
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	4613      	mov	r3, r2
 8003e02:	011b      	lsls	r3, r3, #4
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	3326      	adds	r3, #38	@ 0x26
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d11b      	bne.n	8003e4a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003e12:	78fa      	ldrb	r2, [r7, #3]
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	4613      	mov	r3, r2
 8003e18:	011b      	lsls	r3, r3, #4
 8003e1a:	1a9b      	subs	r3, r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	440b      	add	r3, r1
 8003e20:	3344      	adds	r3, #68	@ 0x44
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8003e26:	78fa      	ldrb	r2, [r7, #3]
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	1a9b      	subs	r3, r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	334d      	adds	r3, #77	@ 0x4d
 8003e36:	2204      	movs	r2, #4
 8003e38:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	4611      	mov	r1, r2
 8003e42:	4618      	mov	r0, r3
 8003e44:	f004 fbdd 	bl	8008602 <USB_HC_Halt>
 8003e48:	e03f      	b.n	8003eca <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	3326      	adds	r3, #38	@ 0x26
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d00a      	beq.n	8003e76 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e60:	78fa      	ldrb	r2, [r7, #3]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	4613      	mov	r3, r2
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	3326      	adds	r3, #38	@ 0x26
 8003e70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d129      	bne.n	8003eca <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003e76:	78fa      	ldrb	r2, [r7, #3]
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	3344      	adds	r3, #68	@ 0x44
 8003e86:	2200      	movs	r2, #0
 8003e88:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	799b      	ldrb	r3, [r3, #6]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00a      	beq.n	8003ea8 <HCD_HC_IN_IRQHandler+0xc2a>
 8003e92:	78fa      	ldrb	r2, [r7, #3]
 8003e94:	6879      	ldr	r1, [r7, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	1a9b      	subs	r3, r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	331b      	adds	r3, #27
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d110      	bne.n	8003eca <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	@ 0x4d
 8003eb8:	2204      	movs	r2, #4
 8003eba:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f004 fb9c 	bl	8008602 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003eca:	78fa      	ldrb	r2, [r7, #3]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	331b      	adds	r3, #27
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d129      	bne.n	8003f34 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003ee0:	78fa      	ldrb	r2, [r7, #3]
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	331b      	adds	r3, #27
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ef4:	78fb      	ldrb	r3, [r7, #3]
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	0151      	lsls	r1, r2, #5
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	440a      	add	r2, r1
 8003f0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f12:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8003f14:	78fb      	ldrb	r3, [r7, #3]
 8003f16:	015a      	lsls	r2, r3, #5
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	78fa      	ldrb	r2, [r7, #3]
 8003f24:	0151      	lsls	r1, r2, #5
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	440a      	add	r2, r1
 8003f2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f2e:	f043 0320 	orr.w	r3, r3, #32
 8003f32:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003f34:	78fb      	ldrb	r3, [r7, #3]
 8003f36:	015a      	lsls	r2, r3, #5
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f40:	461a      	mov	r2, r3
 8003f42:	2310      	movs	r3, #16
 8003f44:	6093      	str	r3, [r2, #8]
 8003f46:	e000      	b.n	8003f4a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8003f48:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	4611      	mov	r1, r2
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f003 fdff 	bl	8007b72 <USB_ReadChInterrupts>
 8003f74:	4603      	mov	r3, r0
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d11b      	bne.n	8003fb6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003f7e:	78fb      	ldrb	r3, [r7, #3]
 8003f80:	015a      	lsls	r2, r3, #5
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	4413      	add	r3, r2
 8003f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	2304      	movs	r3, #4
 8003f8e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	334d      	adds	r3, #77	@ 0x4d
 8003fa0:	2207      	movs	r2, #7
 8003fa2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	4611      	mov	r1, r2
 8003fac:	4618      	mov	r0, r3
 8003fae:	f004 fb28 	bl	8008602 <USB_HC_Halt>
 8003fb2:	f000 bc89 	b.w	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	78fa      	ldrb	r2, [r7, #3]
 8003fbc:	4611      	mov	r1, r2
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f003 fdd7 	bl	8007b72 <USB_ReadChInterrupts>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f003 0320 	and.w	r3, r3, #32
 8003fca:	2b20      	cmp	r3, #32
 8003fcc:	f040 8082 	bne.w	80040d4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003fd0:	78fb      	ldrb	r3, [r7, #3]
 8003fd2:	015a      	lsls	r2, r3, #5
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fdc:	461a      	mov	r2, r3
 8003fde:	2320      	movs	r3, #32
 8003fe0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003fe2:	78fa      	ldrb	r2, [r7, #3]
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	3319      	adds	r3, #25
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d124      	bne.n	8004042 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003ff8:	78fa      	ldrb	r2, [r7, #3]
 8003ffa:	6879      	ldr	r1, [r7, #4]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	1a9b      	subs	r3, r3, r2
 8004002:	009b      	lsls	r3, r3, #2
 8004004:	440b      	add	r3, r1
 8004006:	3319      	adds	r3, #25
 8004008:	2200      	movs	r2, #0
 800400a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	334c      	adds	r3, #76	@ 0x4c
 800401c:	2202      	movs	r2, #2
 800401e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	334d      	adds	r3, #77	@ 0x4d
 8004030:	2203      	movs	r2, #3
 8004032:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	4611      	mov	r1, r2
 800403c:	4618      	mov	r0, r3
 800403e:	f004 fae0 	bl	8008602 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	331a      	adds	r3, #26
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b01      	cmp	r3, #1
 8004056:	f040 8437 	bne.w	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
 800405a:	78fa      	ldrb	r2, [r7, #3]
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	1a9b      	subs	r3, r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	331b      	adds	r3, #27
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f040 842b 	bne.w	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004072:	78fa      	ldrb	r2, [r7, #3]
 8004074:	6879      	ldr	r1, [r7, #4]
 8004076:	4613      	mov	r3, r2
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	440b      	add	r3, r1
 8004080:	3326      	adds	r3, #38	@ 0x26
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	2b01      	cmp	r3, #1
 8004086:	d009      	beq.n	800409c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004088:	78fa      	ldrb	r2, [r7, #3]
 800408a:	6879      	ldr	r1, [r7, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	1a9b      	subs	r3, r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	440b      	add	r3, r1
 8004096:	331b      	adds	r3, #27
 8004098:	2201      	movs	r2, #1
 800409a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800409c:	78fa      	ldrb	r2, [r7, #3]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4613      	mov	r3, r2
 80040a2:	011b      	lsls	r3, r3, #4
 80040a4:	1a9b      	subs	r3, r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	334d      	adds	r3, #77	@ 0x4d
 80040ac:	2203      	movs	r2, #3
 80040ae:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	78fa      	ldrb	r2, [r7, #3]
 80040b6:	4611      	mov	r1, r2
 80040b8:	4618      	mov	r0, r3
 80040ba:	f004 faa2 	bl	8008602 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80040be:	78fa      	ldrb	r2, [r7, #3]
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	3344      	adds	r3, #68	@ 0x44
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
 80040d2:	e3f9      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	78fa      	ldrb	r2, [r7, #3]
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f003 fd48 	bl	8007b72 <USB_ReadChInterrupts>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040ec:	d111      	bne.n	8004112 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80040ee:	78fb      	ldrb	r3, [r7, #3]
 80040f0:	015a      	lsls	r2, r3, #5
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	4413      	add	r3, r2
 80040f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040fa:	461a      	mov	r2, r3
 80040fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004100:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	78fa      	ldrb	r2, [r7, #3]
 8004108:	4611      	mov	r1, r2
 800410a:	4618      	mov	r0, r3
 800410c:	f004 fa79 	bl	8008602 <USB_HC_Halt>
 8004110:	e3da      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	4611      	mov	r1, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f003 fd29 	bl	8007b72 <USB_ReadChInterrupts>
 8004120:	4603      	mov	r3, r0
 8004122:	f003 0301 	and.w	r3, r3, #1
 8004126:	2b01      	cmp	r3, #1
 8004128:	d168      	bne.n	80041fc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800412a:	78fa      	ldrb	r2, [r7, #3]
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	1a9b      	subs	r3, r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	3344      	adds	r3, #68	@ 0x44
 800413a:	2200      	movs	r2, #0
 800413c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	78fa      	ldrb	r2, [r7, #3]
 8004144:	4611      	mov	r1, r2
 8004146:	4618      	mov	r0, r3
 8004148:	f003 fd13 	bl	8007b72 <USB_ReadChInterrupts>
 800414c:	4603      	mov	r3, r0
 800414e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004152:	2b40      	cmp	r3, #64	@ 0x40
 8004154:	d112      	bne.n	800417c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004156:	78fa      	ldrb	r2, [r7, #3]
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	3319      	adds	r3, #25
 8004166:	2201      	movs	r2, #1
 8004168:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	015a      	lsls	r2, r3, #5
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	4413      	add	r3, r2
 8004172:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004176:	461a      	mov	r2, r3
 8004178:	2340      	movs	r3, #64	@ 0x40
 800417a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800417c:	78fa      	ldrb	r2, [r7, #3]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	1a9b      	subs	r3, r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	331b      	adds	r3, #27
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d019      	beq.n	80041c6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004192:	78fa      	ldrb	r2, [r7, #3]
 8004194:	6879      	ldr	r1, [r7, #4]
 8004196:	4613      	mov	r3, r2
 8004198:	011b      	lsls	r3, r3, #4
 800419a:	1a9b      	subs	r3, r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	440b      	add	r3, r1
 80041a0:	331b      	adds	r3, #27
 80041a2:	2200      	movs	r2, #0
 80041a4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041a6:	78fb      	ldrb	r3, [r7, #3]
 80041a8:	015a      	lsls	r2, r3, #5
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	4413      	add	r3, r2
 80041ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	78fa      	ldrb	r2, [r7, #3]
 80041b6:	0151      	lsls	r1, r2, #5
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	440a      	add	r2, r1
 80041bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041c4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041d2:	461a      	mov	r2, r3
 80041d4:	2301      	movs	r3, #1
 80041d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	4613      	mov	r3, r2
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	334d      	adds	r3, #77	@ 0x4d
 80041e8:	2201      	movs	r2, #1
 80041ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	4611      	mov	r1, r2
 80041f4:	4618      	mov	r0, r3
 80041f6:	f004 fa04 	bl	8008602 <USB_HC_Halt>
 80041fa:	e365      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	78fa      	ldrb	r2, [r7, #3]
 8004202:	4611      	mov	r1, r2
 8004204:	4618      	mov	r0, r3
 8004206:	f003 fcb4 	bl	8007b72 <USB_ReadChInterrupts>
 800420a:	4603      	mov	r3, r0
 800420c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004210:	2b40      	cmp	r3, #64	@ 0x40
 8004212:	d139      	bne.n	8004288 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004214:	78fa      	ldrb	r2, [r7, #3]
 8004216:	6879      	ldr	r1, [r7, #4]
 8004218:	4613      	mov	r3, r2
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	440b      	add	r3, r1
 8004222:	334d      	adds	r3, #77	@ 0x4d
 8004224:	2205      	movs	r2, #5
 8004226:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004228:	78fa      	ldrb	r2, [r7, #3]
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	4613      	mov	r3, r2
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	331a      	adds	r3, #26
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d109      	bne.n	8004252 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	4613      	mov	r3, r2
 8004244:	011b      	lsls	r3, r3, #4
 8004246:	1a9b      	subs	r3, r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	440b      	add	r3, r1
 800424c:	3319      	adds	r3, #25
 800424e:	2201      	movs	r2, #1
 8004250:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004252:	78fa      	ldrb	r2, [r7, #3]
 8004254:	6879      	ldr	r1, [r7, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	011b      	lsls	r3, r3, #4
 800425a:	1a9b      	subs	r3, r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	440b      	add	r3, r1
 8004260:	3344      	adds	r3, #68	@ 0x44
 8004262:	2200      	movs	r2, #0
 8004264:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	78fa      	ldrb	r2, [r7, #3]
 800426c:	4611      	mov	r1, r2
 800426e:	4618      	mov	r0, r3
 8004270:	f004 f9c7 	bl	8008602 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004280:	461a      	mov	r2, r3
 8004282:	2340      	movs	r3, #64	@ 0x40
 8004284:	6093      	str	r3, [r2, #8]
 8004286:	e31f      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	78fa      	ldrb	r2, [r7, #3]
 800428e:	4611      	mov	r1, r2
 8004290:	4618      	mov	r0, r3
 8004292:	f003 fc6e 	bl	8007b72 <USB_ReadChInterrupts>
 8004296:	4603      	mov	r3, r0
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b08      	cmp	r3, #8
 800429e:	d11a      	bne.n	80042d6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80042a0:	78fb      	ldrb	r3, [r7, #3]
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ac:	461a      	mov	r2, r3
 80042ae:	2308      	movs	r3, #8
 80042b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80042b2:	78fa      	ldrb	r2, [r7, #3]
 80042b4:	6879      	ldr	r1, [r7, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	011b      	lsls	r3, r3, #4
 80042ba:	1a9b      	subs	r3, r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	440b      	add	r3, r1
 80042c0:	334d      	adds	r3, #77	@ 0x4d
 80042c2:	2206      	movs	r2, #6
 80042c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	4611      	mov	r1, r2
 80042ce:	4618      	mov	r0, r3
 80042d0:	f004 f997 	bl	8008602 <USB_HC_Halt>
 80042d4:	e2f8      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	4611      	mov	r1, r2
 80042de:	4618      	mov	r0, r3
 80042e0:	f003 fc47 	bl	8007b72 <USB_ReadChInterrupts>
 80042e4:	4603      	mov	r3, r0
 80042e6:	f003 0310 	and.w	r3, r3, #16
 80042ea:	2b10      	cmp	r3, #16
 80042ec:	d144      	bne.n	8004378 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	6879      	ldr	r1, [r7, #4]
 80042f2:	4613      	mov	r3, r2
 80042f4:	011b      	lsls	r3, r3, #4
 80042f6:	1a9b      	subs	r3, r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	440b      	add	r3, r1
 80042fc:	3344      	adds	r3, #68	@ 0x44
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004302:	78fa      	ldrb	r2, [r7, #3]
 8004304:	6879      	ldr	r1, [r7, #4]
 8004306:	4613      	mov	r3, r2
 8004308:	011b      	lsls	r3, r3, #4
 800430a:	1a9b      	subs	r3, r3, r2
 800430c:	009b      	lsls	r3, r3, #2
 800430e:	440b      	add	r3, r1
 8004310:	334d      	adds	r3, #77	@ 0x4d
 8004312:	2204      	movs	r2, #4
 8004314:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004316:	78fa      	ldrb	r2, [r7, #3]
 8004318:	6879      	ldr	r1, [r7, #4]
 800431a:	4613      	mov	r3, r2
 800431c:	011b      	lsls	r3, r3, #4
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	440b      	add	r3, r1
 8004324:	3319      	adds	r3, #25
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d114      	bne.n	8004356 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800432c:	78fa      	ldrb	r2, [r7, #3]
 800432e:	6879      	ldr	r1, [r7, #4]
 8004330:	4613      	mov	r3, r2
 8004332:	011b      	lsls	r3, r3, #4
 8004334:	1a9b      	subs	r3, r3, r2
 8004336:	009b      	lsls	r3, r3, #2
 8004338:	440b      	add	r3, r1
 800433a:	3318      	adds	r3, #24
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d109      	bne.n	8004356 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	4613      	mov	r3, r2
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	1a9b      	subs	r3, r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	440b      	add	r3, r1
 8004350:	3319      	adds	r3, #25
 8004352:	2201      	movs	r2, #1
 8004354:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	78fa      	ldrb	r2, [r7, #3]
 800435c:	4611      	mov	r1, r2
 800435e:	4618      	mov	r0, r3
 8004360:	f004 f94f 	bl	8008602 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004364:	78fb      	ldrb	r3, [r7, #3]
 8004366:	015a      	lsls	r2, r3, #5
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	4413      	add	r3, r2
 800436c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004370:	461a      	mov	r2, r3
 8004372:	2310      	movs	r3, #16
 8004374:	6093      	str	r3, [r2, #8]
 8004376:	e2a7      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	4611      	mov	r1, r2
 8004380:	4618      	mov	r0, r3
 8004382:	f003 fbf6 	bl	8007b72 <USB_ReadChInterrupts>
 8004386:	4603      	mov	r3, r0
 8004388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800438c:	2b80      	cmp	r3, #128	@ 0x80
 800438e:	f040 8083 	bne.w	8004498 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	799b      	ldrb	r3, [r3, #6]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d111      	bne.n	80043be <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	334d      	adds	r3, #77	@ 0x4d
 80043aa:	2207      	movs	r2, #7
 80043ac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	78fa      	ldrb	r2, [r7, #3]
 80043b4:	4611      	mov	r1, r2
 80043b6:	4618      	mov	r0, r3
 80043b8:	f004 f923 	bl	8008602 <USB_HC_Halt>
 80043bc:	e062      	b.n	8004484 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80043be:	78fa      	ldrb	r2, [r7, #3]
 80043c0:	6879      	ldr	r1, [r7, #4]
 80043c2:	4613      	mov	r3, r2
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	1a9b      	subs	r3, r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	440b      	add	r3, r1
 80043cc:	3344      	adds	r3, #68	@ 0x44
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	1c59      	adds	r1, r3, #1
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	4613      	mov	r3, r2
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	1a9b      	subs	r3, r3, r2
 80043da:	009b      	lsls	r3, r3, #2
 80043dc:	4403      	add	r3, r0
 80043de:	3344      	adds	r3, #68	@ 0x44
 80043e0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043e2:	78fa      	ldrb	r2, [r7, #3]
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	4613      	mov	r3, r2
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	1a9b      	subs	r3, r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	3344      	adds	r3, #68	@ 0x44
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d922      	bls.n	800443e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80043f8:	78fa      	ldrb	r2, [r7, #3]
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	4613      	mov	r3, r2
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	009b      	lsls	r3, r3, #2
 8004404:	440b      	add	r3, r1
 8004406:	3344      	adds	r3, #68	@ 0x44
 8004408:	2200      	movs	r2, #0
 800440a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800440c:	78fa      	ldrb	r2, [r7, #3]
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	4613      	mov	r3, r2
 8004412:	011b      	lsls	r3, r3, #4
 8004414:	1a9b      	subs	r3, r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	334c      	adds	r3, #76	@ 0x4c
 800441c:	2204      	movs	r2, #4
 800441e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004420:	78fa      	ldrb	r2, [r7, #3]
 8004422:	6879      	ldr	r1, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	1a9b      	subs	r3, r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	440b      	add	r3, r1
 800442e:	334c      	adds	r3, #76	@ 0x4c
 8004430:	781a      	ldrb	r2, [r3, #0]
 8004432:	78fb      	ldrb	r3, [r7, #3]
 8004434:	4619      	mov	r1, r3
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f006 fc06 	bl	800ac48 <HAL_HCD_HC_NotifyURBChange_Callback>
 800443c:	e022      	b.n	8004484 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	334c      	adds	r3, #76	@ 0x4c
 800444e:	2202      	movs	r2, #2
 8004450:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004452:	78fb      	ldrb	r3, [r7, #3]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004468:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004470:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004472:	78fb      	ldrb	r3, [r7, #3]
 8004474:	015a      	lsls	r2, r3, #5
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	4413      	add	r3, r2
 800447a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800447e:	461a      	mov	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004484:	78fb      	ldrb	r3, [r7, #3]
 8004486:	015a      	lsls	r2, r3, #5
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	4413      	add	r3, r2
 800448c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004490:	461a      	mov	r2, r3
 8004492:	2380      	movs	r3, #128	@ 0x80
 8004494:	6093      	str	r3, [r2, #8]
 8004496:	e217      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	78fa      	ldrb	r2, [r7, #3]
 800449e:	4611      	mov	r1, r2
 80044a0:	4618      	mov	r0, r3
 80044a2:	f003 fb66 	bl	8007b72 <USB_ReadChInterrupts>
 80044a6:	4603      	mov	r3, r0
 80044a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b0:	d11b      	bne.n	80044ea <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80044b2:	78fa      	ldrb	r2, [r7, #3]
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	4613      	mov	r3, r2
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	440b      	add	r3, r1
 80044c0:	334d      	adds	r3, #77	@ 0x4d
 80044c2:	2209      	movs	r2, #9
 80044c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	78fa      	ldrb	r2, [r7, #3]
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f004 f897 	bl	8008602 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80044d4:	78fb      	ldrb	r3, [r7, #3]
 80044d6:	015a      	lsls	r2, r3, #5
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	4413      	add	r3, r2
 80044dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044e0:	461a      	mov	r2, r3
 80044e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80044e6:	6093      	str	r3, [r2, #8]
 80044e8:	e1ee      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	4611      	mov	r1, r2
 80044f2:	4618      	mov	r0, r3
 80044f4:	f003 fb3d 	bl	8007b72 <USB_ReadChInterrupts>
 80044f8:	4603      	mov	r3, r0
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b02      	cmp	r3, #2
 8004500:	f040 81df 	bne.w	80048c2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004504:	78fb      	ldrb	r3, [r7, #3]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	4413      	add	r3, r2
 800450c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004510:	461a      	mov	r2, r3
 8004512:	2302      	movs	r3, #2
 8004514:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004516:	78fa      	ldrb	r2, [r7, #3]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	334d      	adds	r3, #77	@ 0x4d
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	2b01      	cmp	r3, #1
 800452a:	f040 8093 	bne.w	8004654 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800452e:	78fa      	ldrb	r2, [r7, #3]
 8004530:	6879      	ldr	r1, [r7, #4]
 8004532:	4613      	mov	r3, r2
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	1a9b      	subs	r3, r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	334d      	adds	r3, #77	@ 0x4d
 800453e:	2202      	movs	r2, #2
 8004540:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004542:	78fa      	ldrb	r2, [r7, #3]
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	1a9b      	subs	r3, r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	334c      	adds	r3, #76	@ 0x4c
 8004552:	2201      	movs	r2, #1
 8004554:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3326      	adds	r3, #38	@ 0x26
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b02      	cmp	r3, #2
 800456a:	d00b      	beq.n	8004584 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	3326      	adds	r3, #38	@ 0x26
 800457c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800457e:	2b03      	cmp	r3, #3
 8004580:	f040 8190 	bne.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	799b      	ldrb	r3, [r3, #6]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d115      	bne.n	80045b8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800458c:	78fa      	ldrb	r2, [r7, #3]
 800458e:	6879      	ldr	r1, [r7, #4]
 8004590:	4613      	mov	r3, r2
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	1a9b      	subs	r3, r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	440b      	add	r3, r1
 800459a:	333d      	adds	r3, #61	@ 0x3d
 800459c:	781b      	ldrb	r3, [r3, #0]
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	f083 0301 	eor.w	r3, r3, #1
 80045a4:	b2d8      	uxtb	r0, r3
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	4613      	mov	r3, r2
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	1a9b      	subs	r3, r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	440b      	add	r3, r1
 80045b2:	333d      	adds	r3, #61	@ 0x3d
 80045b4:	4602      	mov	r2, r0
 80045b6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	799b      	ldrb	r3, [r3, #6]
 80045bc:	2b01      	cmp	r3, #1
 80045be:	f040 8171 	bne.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
 80045c2:	78fa      	ldrb	r2, [r7, #3]
 80045c4:	6879      	ldr	r1, [r7, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	011b      	lsls	r3, r3, #4
 80045ca:	1a9b      	subs	r3, r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	440b      	add	r3, r1
 80045d0:	3334      	adds	r3, #52	@ 0x34
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 8165 	beq.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80045da:	78fa      	ldrb	r2, [r7, #3]
 80045dc:	6879      	ldr	r1, [r7, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	011b      	lsls	r3, r3, #4
 80045e2:	1a9b      	subs	r3, r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	440b      	add	r3, r1
 80045e8:	3334      	adds	r3, #52	@ 0x34
 80045ea:	6819      	ldr	r1, [r3, #0]
 80045ec:	78fa      	ldrb	r2, [r7, #3]
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	4613      	mov	r3, r2
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	1a9b      	subs	r3, r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	4403      	add	r3, r0
 80045fa:	3328      	adds	r3, #40	@ 0x28
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	440b      	add	r3, r1
 8004600:	1e59      	subs	r1, r3, #1
 8004602:	78fa      	ldrb	r2, [r7, #3]
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4613      	mov	r3, r2
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	1a9b      	subs	r3, r3, r2
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	4403      	add	r3, r0
 8004610:	3328      	adds	r3, #40	@ 0x28
 8004612:	881b      	ldrh	r3, [r3, #0]
 8004614:	fbb1 f3f3 	udiv	r3, r1, r3
 8004618:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	2b00      	cmp	r3, #0
 8004622:	f000 813f 	beq.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004626:	78fa      	ldrb	r2, [r7, #3]
 8004628:	6879      	ldr	r1, [r7, #4]
 800462a:	4613      	mov	r3, r2
 800462c:	011b      	lsls	r3, r3, #4
 800462e:	1a9b      	subs	r3, r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	440b      	add	r3, r1
 8004634:	333d      	adds	r3, #61	@ 0x3d
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	78fa      	ldrb	r2, [r7, #3]
 800463a:	f083 0301 	eor.w	r3, r3, #1
 800463e:	b2d8      	uxtb	r0, r3
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	333d      	adds	r3, #61	@ 0x3d
 800464e:	4602      	mov	r2, r0
 8004650:	701a      	strb	r2, [r3, #0]
 8004652:	e127      	b.n	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	334d      	adds	r3, #77	@ 0x4d
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	2b03      	cmp	r3, #3
 8004668:	d120      	bne.n	80046ac <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800466a:	78fa      	ldrb	r2, [r7, #3]
 800466c:	6879      	ldr	r1, [r7, #4]
 800466e:	4613      	mov	r3, r2
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	1a9b      	subs	r3, r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	440b      	add	r3, r1
 8004678:	334d      	adds	r3, #77	@ 0x4d
 800467a:	2202      	movs	r2, #2
 800467c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800467e:	78fa      	ldrb	r2, [r7, #3]
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	4613      	mov	r3, r2
 8004684:	011b      	lsls	r3, r3, #4
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	331b      	adds	r3, #27
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	2b01      	cmp	r3, #1
 8004692:	f040 8107 	bne.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004696:	78fa      	ldrb	r2, [r7, #3]
 8004698:	6879      	ldr	r1, [r7, #4]
 800469a:	4613      	mov	r3, r2
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	1a9b      	subs	r3, r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	334c      	adds	r3, #76	@ 0x4c
 80046a6:	2202      	movs	r2, #2
 80046a8:	701a      	strb	r2, [r3, #0]
 80046aa:	e0fb      	b.n	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80046ac:	78fa      	ldrb	r2, [r7, #3]
 80046ae:	6879      	ldr	r1, [r7, #4]
 80046b0:	4613      	mov	r3, r2
 80046b2:	011b      	lsls	r3, r3, #4
 80046b4:	1a9b      	subs	r3, r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	440b      	add	r3, r1
 80046ba:	334d      	adds	r3, #77	@ 0x4d
 80046bc:	781b      	ldrb	r3, [r3, #0]
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d13a      	bne.n	8004738 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80046c2:	78fa      	ldrb	r2, [r7, #3]
 80046c4:	6879      	ldr	r1, [r7, #4]
 80046c6:	4613      	mov	r3, r2
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	009b      	lsls	r3, r3, #2
 80046ce:	440b      	add	r3, r1
 80046d0:	334d      	adds	r3, #77	@ 0x4d
 80046d2:	2202      	movs	r2, #2
 80046d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046d6:	78fa      	ldrb	r2, [r7, #3]
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	4613      	mov	r3, r2
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	1a9b      	subs	r3, r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	440b      	add	r3, r1
 80046e4:	334c      	adds	r3, #76	@ 0x4c
 80046e6:	2202      	movs	r2, #2
 80046e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80046ea:	78fa      	ldrb	r2, [r7, #3]
 80046ec:	6879      	ldr	r1, [r7, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	440b      	add	r3, r1
 80046f8:	331b      	adds	r3, #27
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	f040 80d1 	bne.w	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004702:	78fa      	ldrb	r2, [r7, #3]
 8004704:	6879      	ldr	r1, [r7, #4]
 8004706:	4613      	mov	r3, r2
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	1a9b      	subs	r3, r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	440b      	add	r3, r1
 8004710:	331b      	adds	r3, #27
 8004712:	2200      	movs	r2, #0
 8004714:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004716:	78fb      	ldrb	r3, [r7, #3]
 8004718:	015a      	lsls	r2, r3, #5
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	4413      	add	r3, r2
 800471e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	78fa      	ldrb	r2, [r7, #3]
 8004726:	0151      	lsls	r1, r2, #5
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	440a      	add	r2, r1
 800472c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004734:	6053      	str	r3, [r2, #4]
 8004736:	e0b5      	b.n	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004738:	78fa      	ldrb	r2, [r7, #3]
 800473a:	6879      	ldr	r1, [r7, #4]
 800473c:	4613      	mov	r3, r2
 800473e:	011b      	lsls	r3, r3, #4
 8004740:	1a9b      	subs	r3, r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	334d      	adds	r3, #77	@ 0x4d
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	2b05      	cmp	r3, #5
 800474c:	d114      	bne.n	8004778 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	6879      	ldr	r1, [r7, #4]
 8004752:	4613      	mov	r3, r2
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	1a9b      	subs	r3, r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	440b      	add	r3, r1
 800475c:	334d      	adds	r3, #77	@ 0x4d
 800475e:	2202      	movs	r2, #2
 8004760:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004762:	78fa      	ldrb	r2, [r7, #3]
 8004764:	6879      	ldr	r1, [r7, #4]
 8004766:	4613      	mov	r3, r2
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	1a9b      	subs	r3, r3, r2
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	334c      	adds	r3, #76	@ 0x4c
 8004772:	2202      	movs	r2, #2
 8004774:	701a      	strb	r2, [r3, #0]
 8004776:	e095      	b.n	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004778:	78fa      	ldrb	r2, [r7, #3]
 800477a:	6879      	ldr	r1, [r7, #4]
 800477c:	4613      	mov	r3, r2
 800477e:	011b      	lsls	r3, r3, #4
 8004780:	1a9b      	subs	r3, r3, r2
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	334d      	adds	r3, #77	@ 0x4d
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b06      	cmp	r3, #6
 800478c:	d114      	bne.n	80047b8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	4613      	mov	r3, r2
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	440b      	add	r3, r1
 800479c:	334d      	adds	r3, #77	@ 0x4d
 800479e:	2202      	movs	r2, #2
 80047a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80047a2:	78fa      	ldrb	r2, [r7, #3]
 80047a4:	6879      	ldr	r1, [r7, #4]
 80047a6:	4613      	mov	r3, r2
 80047a8:	011b      	lsls	r3, r3, #4
 80047aa:	1a9b      	subs	r3, r3, r2
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	440b      	add	r3, r1
 80047b0:	334c      	adds	r3, #76	@ 0x4c
 80047b2:	2205      	movs	r2, #5
 80047b4:	701a      	strb	r2, [r3, #0]
 80047b6:	e075      	b.n	80048a4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80047b8:	78fa      	ldrb	r2, [r7, #3]
 80047ba:	6879      	ldr	r1, [r7, #4]
 80047bc:	4613      	mov	r3, r2
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	440b      	add	r3, r1
 80047c6:	334d      	adds	r3, #77	@ 0x4d
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	2b07      	cmp	r3, #7
 80047cc:	d00a      	beq.n	80047e4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80047ce:	78fa      	ldrb	r2, [r7, #3]
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	4613      	mov	r3, r2
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	334d      	adds	r3, #77	@ 0x4d
 80047de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80047e0:	2b09      	cmp	r3, #9
 80047e2:	d170      	bne.n	80048c6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80047e4:	78fa      	ldrb	r2, [r7, #3]
 80047e6:	6879      	ldr	r1, [r7, #4]
 80047e8:	4613      	mov	r3, r2
 80047ea:	011b      	lsls	r3, r3, #4
 80047ec:	1a9b      	subs	r3, r3, r2
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	440b      	add	r3, r1
 80047f2:	334d      	adds	r3, #77	@ 0x4d
 80047f4:	2202      	movs	r2, #2
 80047f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80047f8:	78fa      	ldrb	r2, [r7, #3]
 80047fa:	6879      	ldr	r1, [r7, #4]
 80047fc:	4613      	mov	r3, r2
 80047fe:	011b      	lsls	r3, r3, #4
 8004800:	1a9b      	subs	r3, r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	440b      	add	r3, r1
 8004806:	3344      	adds	r3, #68	@ 0x44
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	1c59      	adds	r1, r3, #1
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	4613      	mov	r3, r2
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	1a9b      	subs	r3, r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4403      	add	r3, r0
 8004818:	3344      	adds	r3, #68	@ 0x44
 800481a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800481c:	78fa      	ldrb	r2, [r7, #3]
 800481e:	6879      	ldr	r1, [r7, #4]
 8004820:	4613      	mov	r3, r2
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	1a9b      	subs	r3, r3, r2
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	440b      	add	r3, r1
 800482a:	3344      	adds	r3, #68	@ 0x44
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b02      	cmp	r3, #2
 8004830:	d914      	bls.n	800485c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	3344      	adds	r3, #68	@ 0x44
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004846:	78fa      	ldrb	r2, [r7, #3]
 8004848:	6879      	ldr	r1, [r7, #4]
 800484a:	4613      	mov	r3, r2
 800484c:	011b      	lsls	r3, r3, #4
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	440b      	add	r3, r1
 8004854:	334c      	adds	r3, #76	@ 0x4c
 8004856:	2204      	movs	r2, #4
 8004858:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800485a:	e022      	b.n	80048a2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800485c:	78fa      	ldrb	r2, [r7, #3]
 800485e:	6879      	ldr	r1, [r7, #4]
 8004860:	4613      	mov	r3, r2
 8004862:	011b      	lsls	r3, r3, #4
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	440b      	add	r3, r1
 800486a:	334c      	adds	r3, #76	@ 0x4c
 800486c:	2202      	movs	r2, #2
 800486e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004870:	78fb      	ldrb	r3, [r7, #3]
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	4413      	add	r3, r2
 8004878:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004886:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800488e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004890:	78fb      	ldrb	r3, [r7, #3]
 8004892:	015a      	lsls	r2, r3, #5
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	4413      	add	r3, r2
 8004898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800489c:	461a      	mov	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80048a2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80048a4:	78fa      	ldrb	r2, [r7, #3]
 80048a6:	6879      	ldr	r1, [r7, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	334c      	adds	r3, #76	@ 0x4c
 80048b4:	781a      	ldrb	r2, [r3, #0]
 80048b6:	78fb      	ldrb	r3, [r7, #3]
 80048b8:	4619      	mov	r1, r3
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f006 f9c4 	bl	800ac48 <HAL_HCD_HC_NotifyURBChange_Callback>
 80048c0:	e002      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80048c2:	bf00      	nop
 80048c4:	e000      	b.n	80048c8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80048c6:	bf00      	nop
  }
}
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}

080048ce <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80048ce:	b580      	push	{r7, lr}
 80048d0:	b08a      	sub	sp, #40	@ 0x28
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	f003 030f 	and.w	r3, r3, #15
 80048ee:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80048f0:	69fb      	ldr	r3, [r7, #28]
 80048f2:	0c5b      	lsrs	r3, r3, #17
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	091b      	lsrs	r3, r3, #4
 80048fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004902:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	2b02      	cmp	r3, #2
 8004908:	d004      	beq.n	8004914 <HCD_RXQLVL_IRQHandler+0x46>
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	2b05      	cmp	r3, #5
 800490e:	f000 80b6 	beq.w	8004a7e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004912:	e0b7      	b.n	8004a84 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 80b3 	beq.w	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
 800491c:	6879      	ldr	r1, [r7, #4]
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	4613      	mov	r3, r2
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	332c      	adds	r3, #44	@ 0x2c
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 80a7 	beq.w	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004934:	6879      	ldr	r1, [r7, #4]
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	3338      	adds	r3, #56	@ 0x38
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	18d1      	adds	r1, r2, r3
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	69ba      	ldr	r2, [r7, #24]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	4403      	add	r3, r0
 8004958:	3334      	adds	r3, #52	@ 0x34
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4299      	cmp	r1, r3
 800495e:	f200 8083 	bhi.w	8004a68 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6818      	ldr	r0, [r3, #0]
 8004966:	6879      	ldr	r1, [r7, #4]
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	4613      	mov	r3, r2
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	1a9b      	subs	r3, r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	332c      	adds	r3, #44	@ 0x2c
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	b292      	uxth	r2, r2
 800497c:	4619      	mov	r1, r3
 800497e:	f003 f88d 	bl	8007a9c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004982:	6879      	ldr	r1, [r7, #4]
 8004984:	69ba      	ldr	r2, [r7, #24]
 8004986:	4613      	mov	r3, r2
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	1a9b      	subs	r3, r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	332c      	adds	r3, #44	@ 0x2c
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	18d1      	adds	r1, r2, r3
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	4613      	mov	r3, r2
 800499e:	011b      	lsls	r3, r3, #4
 80049a0:	1a9b      	subs	r3, r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4403      	add	r3, r0
 80049a6:	332c      	adds	r3, #44	@ 0x2c
 80049a8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80049aa:	6879      	ldr	r1, [r7, #4]
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4613      	mov	r3, r2
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	1a9b      	subs	r3, r3, r2
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	440b      	add	r3, r1
 80049b8:	3338      	adds	r3, #56	@ 0x38
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	18d1      	adds	r1, r2, r3
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	4613      	mov	r3, r2
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4403      	add	r3, r0
 80049ce:	3338      	adds	r3, #56	@ 0x38
 80049d0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	6a3b      	ldr	r3, [r7, #32]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	0cdb      	lsrs	r3, r3, #19
 80049e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80049e6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	4613      	mov	r3, r2
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	1a9b      	subs	r3, r3, r2
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	440b      	add	r3, r1
 80049f6:	3328      	adds	r3, #40	@ 0x28
 80049f8:	881b      	ldrh	r3, [r3, #0]
 80049fa:	461a      	mov	r2, r3
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d13f      	bne.n	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d03c      	beq.n	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	015a      	lsls	r2, r3, #5
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	4413      	add	r3, r2
 8004a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a1e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a26:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	015a      	lsls	r2, r3, #5
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	4413      	add	r3, r2
 8004a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a34:	461a      	mov	r2, r3
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	69ba      	ldr	r2, [r7, #24]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	011b      	lsls	r3, r3, #4
 8004a42:	1a9b      	subs	r3, r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	440b      	add	r3, r1
 8004a48:	333c      	adds	r3, #60	@ 0x3c
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	f083 0301 	eor.w	r3, r3, #1
 8004a50:	b2d8      	uxtb	r0, r3
 8004a52:	6879      	ldr	r1, [r7, #4]
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	4613      	mov	r3, r2
 8004a58:	011b      	lsls	r3, r3, #4
 8004a5a:	1a9b      	subs	r3, r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	440b      	add	r3, r1
 8004a60:	333c      	adds	r3, #60	@ 0x3c
 8004a62:	4602      	mov	r2, r0
 8004a64:	701a      	strb	r2, [r3, #0]
      break;
 8004a66:	e00c      	b.n	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a68:	6879      	ldr	r1, [r7, #4]
 8004a6a:	69ba      	ldr	r2, [r7, #24]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	334c      	adds	r3, #76	@ 0x4c
 8004a78:	2204      	movs	r2, #4
 8004a7a:	701a      	strb	r2, [r3, #0]
      break;
 8004a7c:	e001      	b.n	8004a82 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004a7e:	bf00      	nop
 8004a80:	e000      	b.n	8004a84 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004a82:	bf00      	nop
  }
}
 8004a84:	bf00      	nop
 8004a86:	3728      	adds	r7, #40	@ 0x28
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b086      	sub	sp, #24
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004ab8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d10b      	bne.n	8004adc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d102      	bne.n	8004ad4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f006 f89e 	bl	800ac10 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	f043 0302 	orr.w	r3, r3, #2
 8004ada:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f003 0308 	and.w	r3, r3, #8
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d132      	bne.n	8004b4c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f043 0308 	orr.w	r3, r3, #8
 8004aec:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b04      	cmp	r3, #4
 8004af6:	d126      	bne.n	8004b46 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	7a5b      	ldrb	r3, [r3, #9]
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d113      	bne.n	8004b28 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004b06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b0a:	d106      	bne.n	8004b1a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2102      	movs	r1, #2
 8004b12:	4618      	mov	r0, r3
 8004b14:	f003 f942 	bl	8007d9c <USB_InitFSLSPClkSel>
 8004b18:	e011      	b.n	8004b3e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2101      	movs	r1, #1
 8004b20:	4618      	mov	r0, r3
 8004b22:	f003 f93b 	bl	8007d9c <USB_InitFSLSPClkSel>
 8004b26:	e00a      	b.n	8004b3e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	79db      	ldrb	r3, [r3, #7]
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d106      	bne.n	8004b3e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004b36:	461a      	mov	r2, r3
 8004b38:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004b3c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f006 f890 	bl	800ac64 <HAL_HCD_PortEnabled_Callback>
 8004b44:	e002      	b.n	8004b4c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f006 f89a 	bl	800ac80 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	f003 0320 	and.w	r3, r3, #32
 8004b52:	2b20      	cmp	r3, #32
 8004b54:	d103      	bne.n	8004b5e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f043 0320 	orr.w	r3, r3, #32
 8004b5c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b64:	461a      	mov	r2, r3
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	6013      	str	r3, [r2, #0]
}
 8004b6a:	bf00      	nop
 8004b6c:	3718      	adds	r7, #24
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}
	...

08004b74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e12b      	b.n	8004dde <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d106      	bne.n	8004ba0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fc fd2e 	bl	80015fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2224      	movs	r2, #36	@ 0x24
 8004ba4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0201 	bic.w	r2, r2, #1
 8004bb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004bd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004bd8:	f001 fd7a 	bl	80066d0 <HAL_RCC_GetPCLK1Freq>
 8004bdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	4a81      	ldr	r2, [pc, #516]	@ (8004de8 <HAL_I2C_Init+0x274>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d807      	bhi.n	8004bf8 <HAL_I2C_Init+0x84>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4a80      	ldr	r2, [pc, #512]	@ (8004dec <HAL_I2C_Init+0x278>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	bf94      	ite	ls
 8004bf0:	2301      	movls	r3, #1
 8004bf2:	2300      	movhi	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	e006      	b.n	8004c06 <HAL_I2C_Init+0x92>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4a7d      	ldr	r2, [pc, #500]	@ (8004df0 <HAL_I2C_Init+0x27c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	bf94      	ite	ls
 8004c00:	2301      	movls	r3, #1
 8004c02:	2300      	movhi	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d001      	beq.n	8004c0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e0e7      	b.n	8004dde <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	4a78      	ldr	r2, [pc, #480]	@ (8004df4 <HAL_I2C_Init+0x280>)
 8004c12:	fba2 2303 	umull	r2, r3, r2, r3
 8004c16:	0c9b      	lsrs	r3, r3, #18
 8004c18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68ba      	ldr	r2, [r7, #8]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	4a6a      	ldr	r2, [pc, #424]	@ (8004de8 <HAL_I2C_Init+0x274>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d802      	bhi.n	8004c48 <HAL_I2C_Init+0xd4>
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	3301      	adds	r3, #1
 8004c46:	e009      	b.n	8004c5c <HAL_I2C_Init+0xe8>
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004c4e:	fb02 f303 	mul.w	r3, r2, r3
 8004c52:	4a69      	ldr	r2, [pc, #420]	@ (8004df8 <HAL_I2C_Init+0x284>)
 8004c54:	fba2 2303 	umull	r2, r3, r2, r3
 8004c58:	099b      	lsrs	r3, r3, #6
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	6812      	ldr	r2, [r2, #0]
 8004c60:	430b      	orrs	r3, r1
 8004c62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004c6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	495c      	ldr	r1, [pc, #368]	@ (8004de8 <HAL_I2C_Init+0x274>)
 8004c78:	428b      	cmp	r3, r1
 8004c7a:	d819      	bhi.n	8004cb0 <HAL_I2C_Init+0x13c>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	1e59      	subs	r1, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	005b      	lsls	r3, r3, #1
 8004c86:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c8a:	1c59      	adds	r1, r3, #1
 8004c8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004c90:	400b      	ands	r3, r1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00a      	beq.n	8004cac <HAL_I2C_Init+0x138>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	1e59      	subs	r1, r3, #1
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ca4:	3301      	adds	r3, #1
 8004ca6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004caa:	e051      	b.n	8004d50 <HAL_I2C_Init+0x1dc>
 8004cac:	2304      	movs	r3, #4
 8004cae:	e04f      	b.n	8004d50 <HAL_I2C_Init+0x1dc>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d111      	bne.n	8004cdc <HAL_I2C_Init+0x168>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	1e58      	subs	r0, r3, #1
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6859      	ldr	r1, [r3, #4]
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	005b      	lsls	r3, r3, #1
 8004cc4:	440b      	add	r3, r1
 8004cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cca:	3301      	adds	r3, #1
 8004ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	bf0c      	ite	eq
 8004cd4:	2301      	moveq	r3, #1
 8004cd6:	2300      	movne	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	e012      	b.n	8004d02 <HAL_I2C_Init+0x18e>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	1e58      	subs	r0, r3, #1
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6859      	ldr	r1, [r3, #4]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	0099      	lsls	r1, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cf2:	3301      	adds	r3, #1
 8004cf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	bf0c      	ite	eq
 8004cfc:	2301      	moveq	r3, #1
 8004cfe:	2300      	movne	r3, #0
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d001      	beq.n	8004d0a <HAL_I2C_Init+0x196>
 8004d06:	2301      	movs	r3, #1
 8004d08:	e022      	b.n	8004d50 <HAL_I2C_Init+0x1dc>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10e      	bne.n	8004d30 <HAL_I2C_Init+0x1bc>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	1e58      	subs	r0, r3, #1
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6859      	ldr	r1, [r3, #4]
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	005b      	lsls	r3, r3, #1
 8004d1e:	440b      	add	r3, r1
 8004d20:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d24:	3301      	adds	r3, #1
 8004d26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d2e:	e00f      	b.n	8004d50 <HAL_I2C_Init+0x1dc>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	1e58      	subs	r0, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6859      	ldr	r1, [r3, #4]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	0099      	lsls	r1, r3, #2
 8004d40:	440b      	add	r3, r1
 8004d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d46:	3301      	adds	r3, #1
 8004d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	6809      	ldr	r1, [r1, #0]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	69da      	ldr	r2, [r3, #28]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a1b      	ldr	r3, [r3, #32]
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004d7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6911      	ldr	r1, [r2, #16]
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	68d2      	ldr	r2, [r2, #12]
 8004d8a:	4311      	orrs	r1, r2
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	6812      	ldr	r2, [r2, #0]
 8004d90:	430b      	orrs	r3, r1
 8004d92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	695a      	ldr	r2, [r3, #20]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	430a      	orrs	r2, r1
 8004dae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2220      	movs	r2, #32
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	000186a0 	.word	0x000186a0
 8004dec:	001e847f 	.word	0x001e847f
 8004df0:	003d08ff 	.word	0x003d08ff
 8004df4:	431bde83 	.word	0x431bde83
 8004df8:	10624dd3 	.word	0x10624dd3

08004dfc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af02      	add	r7, sp, #8
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	607a      	str	r2, [r7, #4]
 8004e06:	461a      	mov	r2, r3
 8004e08:	460b      	mov	r3, r1
 8004e0a:	817b      	strh	r3, [r7, #10]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e10:	f7fc fe82 	bl	8001b18 <HAL_GetTick>
 8004e14:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	f040 80e0 	bne.w	8004fe4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	9300      	str	r3, [sp, #0]
 8004e28:	2319      	movs	r3, #25
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	4970      	ldr	r1, [pc, #448]	@ (8004ff0 <HAL_I2C_Master_Transmit+0x1f4>)
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 f964 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d001      	beq.n	8004e3e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	e0d3      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d101      	bne.n	8004e4c <HAL_I2C_Master_Transmit+0x50>
 8004e48:	2302      	movs	r3, #2
 8004e4a:	e0cc      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0301 	and.w	r3, r3, #1
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d007      	beq.n	8004e72 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f042 0201 	orr.w	r2, r2, #1
 8004e70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2221      	movs	r2, #33	@ 0x21
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2210      	movs	r2, #16
 8004e8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	893a      	ldrh	r2, [r7, #8]
 8004ea2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4a50      	ldr	r2, [pc, #320]	@ (8004ff4 <HAL_I2C_Master_Transmit+0x1f8>)
 8004eb2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004eb4:	8979      	ldrh	r1, [r7, #10]
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	6a3a      	ldr	r2, [r7, #32]
 8004eba:	68f8      	ldr	r0, [r7, #12]
 8004ebc:	f000 f89c 	bl	8004ff8 <I2C_MasterRequestWrite>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e08d      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	613b      	str	r3, [r7, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695b      	ldr	r3, [r3, #20]
 8004ed4:	613b      	str	r3, [r7, #16]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	699b      	ldr	r3, [r3, #24]
 8004edc:	613b      	str	r3, [r7, #16]
 8004ede:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004ee0:	e066      	b.n	8004fb0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee2:	697a      	ldr	r2, [r7, #20]
 8004ee4:	6a39      	ldr	r1, [r7, #32]
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 fa22 	bl	8005330 <I2C_WaitOnTXEFlagUntilTimeout>
 8004eec:	4603      	mov	r3, r0
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00d      	beq.n	8004f0e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	d107      	bne.n	8004f0a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f08:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e06b      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f12:	781a      	ldrb	r2, [r3, #0]
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	1c5a      	adds	r2, r3, #1
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f36:	3b01      	subs	r3, #1
 8004f38:	b29a      	uxth	r2, r3
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	695b      	ldr	r3, [r3, #20]
 8004f44:	f003 0304 	and.w	r3, r3, #4
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d11b      	bne.n	8004f84 <HAL_I2C_Master_Transmit+0x188>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d017      	beq.n	8004f84 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	781a      	ldrb	r2, [r3, #0]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f64:	1c5a      	adds	r2, r3, #1
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	6a39      	ldr	r1, [r7, #32]
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 fa19 	bl	80053c0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00d      	beq.n	8004fb0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f98:	2b04      	cmp	r3, #4
 8004f9a:	d107      	bne.n	8004fac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004faa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e01a      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d194      	bne.n	8004ee2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fc6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	e000      	b.n	8004fe6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004fe4:	2302      	movs	r3, #2
  }
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3718      	adds	r7, #24
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	00100002 	.word	0x00100002
 8004ff4:	ffff0000 	.word	0xffff0000

08004ff8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	607a      	str	r2, [r7, #4]
 8005002:	603b      	str	r3, [r7, #0]
 8005004:	460b      	mov	r3, r1
 8005006:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d006      	beq.n	8005022 <I2C_MasterRequestWrite+0x2a>
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d003      	beq.n	8005022 <I2C_MasterRequestWrite+0x2a>
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005020:	d108      	bne.n	8005034 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	e00b      	b.n	800504c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005038:	2b12      	cmp	r3, #18
 800503a:	d107      	bne.n	800504c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800504a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f84f 	bl	80050fc <I2C_WaitOnFlagUntilTimeout>
 800505e:	4603      	mov	r3, r0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d00d      	beq.n	8005080 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800506e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005072:	d103      	bne.n	800507c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800507a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e035      	b.n	80050ec <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005088:	d108      	bne.n	800509c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800508a:	897b      	ldrh	r3, [r7, #10]
 800508c:	b2db      	uxtb	r3, r3
 800508e:	461a      	mov	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005098:	611a      	str	r2, [r3, #16]
 800509a:	e01b      	b.n	80050d4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800509c:	897b      	ldrh	r3, [r7, #10]
 800509e:	11db      	asrs	r3, r3, #7
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	f003 0306 	and.w	r3, r3, #6
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	f063 030f 	orn	r3, r3, #15
 80050ac:	b2da      	uxtb	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	490e      	ldr	r1, [pc, #56]	@ (80050f4 <I2C_MasterRequestWrite+0xfc>)
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f898 	bl	80051f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e010      	b.n	80050ec <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050ca:	897b      	ldrh	r3, [r7, #10]
 80050cc:	b2da      	uxtb	r2, r3
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	4907      	ldr	r1, [pc, #28]	@ (80050f8 <I2C_MasterRequestWrite+0x100>)
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f000 f888 	bl	80051f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	00010008 	.word	0x00010008
 80050f8:	00010002 	.word	0x00010002

080050fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800510c:	e048      	b.n	80051a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d044      	beq.n	80051a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005116:	f7fc fcff 	bl	8001b18 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d302      	bcc.n	800512c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d139      	bne.n	80051a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	0c1b      	lsrs	r3, r3, #16
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b01      	cmp	r3, #1
 8005134:	d10d      	bne.n	8005152 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	695b      	ldr	r3, [r3, #20]
 800513c:	43da      	mvns	r2, r3
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	4013      	ands	r3, r2
 8005142:	b29b      	uxth	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	bf0c      	ite	eq
 8005148:	2301      	moveq	r3, #1
 800514a:	2300      	movne	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	461a      	mov	r2, r3
 8005150:	e00c      	b.n	800516c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	43da      	mvns	r2, r3
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	4013      	ands	r3, r2
 800515e:	b29b      	uxth	r3, r3
 8005160:	2b00      	cmp	r3, #0
 8005162:	bf0c      	ite	eq
 8005164:	2301      	moveq	r3, #1
 8005166:	2300      	movne	r3, #0
 8005168:	b2db      	uxtb	r3, r3
 800516a:	461a      	mov	r2, r3
 800516c:	79fb      	ldrb	r3, [r7, #7]
 800516e:	429a      	cmp	r2, r3
 8005170:	d116      	bne.n	80051a0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	f043 0220 	orr.w	r2, r3, #32
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e023      	b.n	80051e8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	0c1b      	lsrs	r3, r3, #16
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d10d      	bne.n	80051c6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	43da      	mvns	r2, r3
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	4013      	ands	r3, r2
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	bf0c      	ite	eq
 80051bc:	2301      	moveq	r3, #1
 80051be:	2300      	movne	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	461a      	mov	r2, r3
 80051c4:	e00c      	b.n	80051e0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	43da      	mvns	r2, r3
 80051ce:	68bb      	ldr	r3, [r7, #8]
 80051d0:	4013      	ands	r3, r2
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	bf0c      	ite	eq
 80051d8:	2301      	moveq	r3, #1
 80051da:	2300      	movne	r3, #0
 80051dc:	b2db      	uxtb	r3, r3
 80051de:	461a      	mov	r2, r3
 80051e0:	79fb      	ldrb	r3, [r7, #7]
 80051e2:	429a      	cmp	r2, r3
 80051e4:	d093      	beq.n	800510e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	60f8      	str	r0, [r7, #12]
 80051f8:	60b9      	str	r1, [r7, #8]
 80051fa:	607a      	str	r2, [r7, #4]
 80051fc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80051fe:	e071      	b.n	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800520a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800520e:	d123      	bne.n	8005258 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800521e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005228:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005244:	f043 0204 	orr.w	r2, r3, #4
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e067      	b.n	8005328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525e:	d041      	beq.n	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005260:	f7fc fc5a 	bl	8001b18 <HAL_GetTick>
 8005264:	4602      	mov	r2, r0
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	429a      	cmp	r2, r3
 800526e:	d302      	bcc.n	8005276 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d136      	bne.n	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	0c1b      	lsrs	r3, r3, #16
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b01      	cmp	r3, #1
 800527e:	d10c      	bne.n	800529a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	43da      	mvns	r2, r3
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4013      	ands	r3, r2
 800528c:	b29b      	uxth	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	bf14      	ite	ne
 8005292:	2301      	movne	r3, #1
 8005294:	2300      	moveq	r3, #0
 8005296:	b2db      	uxtb	r3, r3
 8005298:	e00b      	b.n	80052b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	43da      	mvns	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4013      	ands	r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d016      	beq.n	80052e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2220      	movs	r2, #32
 80052c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d0:	f043 0220 	orr.w	r2, r3, #32
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e021      	b.n	8005328 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	0c1b      	lsrs	r3, r3, #16
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d10c      	bne.n	8005308 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	43da      	mvns	r2, r3
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	4013      	ands	r3, r2
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	bf14      	ite	ne
 8005300:	2301      	movne	r3, #1
 8005302:	2300      	moveq	r3, #0
 8005304:	b2db      	uxtb	r3, r3
 8005306:	e00b      	b.n	8005320 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	43da      	mvns	r2, r3
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	4013      	ands	r3, r2
 8005314:	b29b      	uxth	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	bf14      	ite	ne
 800531a:	2301      	movne	r3, #1
 800531c:	2300      	moveq	r3, #0
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2b00      	cmp	r3, #0
 8005322:	f47f af6d 	bne.w	8005200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800533c:	e034      	b.n	80053a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 f886 	bl	8005450 <I2C_IsAcknowledgeFailed>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e034      	b.n	80053b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005354:	d028      	beq.n	80053a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005356:	f7fc fbdf 	bl	8001b18 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d11d      	bne.n	80053a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005376:	2b80      	cmp	r3, #128	@ 0x80
 8005378:	d016      	beq.n	80053a8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005394:	f043 0220 	orr.w	r2, r3, #32
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e007      	b.n	80053b8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	695b      	ldr	r3, [r3, #20]
 80053ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b2:	2b80      	cmp	r3, #128	@ 0x80
 80053b4:	d1c3      	bne.n	800533e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053b6:	2300      	movs	r3, #0
}
 80053b8:	4618      	mov	r0, r3
 80053ba:	3710      	adds	r7, #16
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd80      	pop	{r7, pc}

080053c0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053cc:	e034      	b.n	8005438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 f83e 	bl	8005450 <I2C_IsAcknowledgeFailed>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d001      	beq.n	80053de <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e034      	b.n	8005448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e4:	d028      	beq.n	8005438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e6:	f7fc fb97 	bl	8001b18 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d302      	bcc.n	80053fc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d11d      	bne.n	8005438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	695b      	ldr	r3, [r3, #20]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b04      	cmp	r3, #4
 8005408:	d016      	beq.n	8005438 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005424:	f043 0220 	orr.w	r2, r3, #32
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e007      	b.n	8005448 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	f003 0304 	and.w	r3, r3, #4
 8005442:	2b04      	cmp	r3, #4
 8005444:	d1c3      	bne.n	80053ce <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3710      	adds	r7, #16
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	695b      	ldr	r3, [r3, #20]
 800545e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005466:	d11b      	bne.n	80054a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005470:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2220      	movs	r2, #32
 800547c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548c:	f043 0204 	orr.w	r2, r3, #4
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e000      	b.n	80054a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
	...

080054b0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e128      	b.n	8005714 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d109      	bne.n	80054e2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a90      	ldr	r2, [pc, #576]	@ (800571c <HAL_I2S_Init+0x26c>)
 80054da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	f7fc f8d5 	bl	800168c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2202      	movs	r2, #2
 80054e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	69db      	ldr	r3, [r3, #28]
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6812      	ldr	r2, [r2, #0]
 80054f4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80054f8:	f023 030f 	bic.w	r3, r3, #15
 80054fc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2202      	movs	r2, #2
 8005504:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	2b02      	cmp	r3, #2
 800550c:	d060      	beq.n	80055d0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d102      	bne.n	800551c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005516:	2310      	movs	r3, #16
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	e001      	b.n	8005520 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800551c:	2320      	movs	r3, #32
 800551e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	2b20      	cmp	r3, #32
 8005526:	d802      	bhi.n	800552e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800552e:	2001      	movs	r0, #1
 8005530:	f001 f9d2 	bl	80068d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005534:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	691b      	ldr	r3, [r3, #16]
 800553a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800553e:	d125      	bne.n	800558c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d010      	beq.n	800556a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	009b      	lsls	r3, r3, #2
 800554c:	68fa      	ldr	r2, [r7, #12]
 800554e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	461a      	mov	r2, r3
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	695b      	ldr	r3, [r3, #20]
 8005560:	fbb2 f3f3 	udiv	r3, r2, r3
 8005564:	3305      	adds	r3, #5
 8005566:	613b      	str	r3, [r7, #16]
 8005568:	e01f      	b.n	80055aa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	00db      	lsls	r3, r3, #3
 800556e:	68fa      	ldr	r2, [r7, #12]
 8005570:	fbb2 f2f3 	udiv	r2, r2, r3
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	461a      	mov	r2, r3
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	3305      	adds	r3, #5
 8005588:	613b      	str	r3, [r7, #16]
 800558a:	e00e      	b.n	80055aa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	fbb2 f2f3 	udiv	r2, r2, r3
 8005594:	4613      	mov	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	4413      	add	r3, r2
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	461a      	mov	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a6:	3305      	adds	r3, #5
 80055a8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	4a5c      	ldr	r2, [pc, #368]	@ (8005720 <HAL_I2S_Init+0x270>)
 80055ae:	fba2 2303 	umull	r2, r3, r2, r3
 80055b2:	08db      	lsrs	r3, r3, #3
 80055b4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80055be:	693a      	ldr	r2, [r7, #16]
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	085b      	lsrs	r3, r3, #1
 80055c6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	021b      	lsls	r3, r3, #8
 80055cc:	61bb      	str	r3, [r7, #24]
 80055ce:	e003      	b.n	80055d8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80055d0:	2302      	movs	r3, #2
 80055d2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80055d4:	2300      	movs	r3, #0
 80055d6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80055d8:	69fb      	ldr	r3, [r7, #28]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d902      	bls.n	80055e4 <HAL_I2S_Init+0x134>
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	2bff      	cmp	r3, #255	@ 0xff
 80055e2:	d907      	bls.n	80055f4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e8:	f043 0210 	orr.w	r2, r3, #16
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e08f      	b.n	8005714 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	ea42 0103 	orr.w	r1, r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	69fa      	ldr	r2, [r7, #28]
 8005604:	430a      	orrs	r2, r1
 8005606:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	69db      	ldr	r3, [r3, #28]
 800560e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005612:	f023 030f 	bic.w	r3, r3, #15
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	6851      	ldr	r1, [r2, #4]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6892      	ldr	r2, [r2, #8]
 800561e:	4311      	orrs	r1, r2
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	68d2      	ldr	r2, [r2, #12]
 8005624:	4311      	orrs	r1, r2
 8005626:	687a      	ldr	r2, [r7, #4]
 8005628:	6992      	ldr	r2, [r2, #24]
 800562a:	430a      	orrs	r2, r1
 800562c:	431a      	orrs	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005636:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d161      	bne.n	8005704 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a38      	ldr	r2, [pc, #224]	@ (8005724 <HAL_I2S_Init+0x274>)
 8005644:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a37      	ldr	r2, [pc, #220]	@ (8005728 <HAL_I2S_Init+0x278>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d101      	bne.n	8005654 <HAL_I2S_Init+0x1a4>
 8005650:	4b36      	ldr	r3, [pc, #216]	@ (800572c <HAL_I2S_Init+0x27c>)
 8005652:	e001      	b.n	8005658 <HAL_I2S_Init+0x1a8>
 8005654:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005658:	69db      	ldr	r3, [r3, #28]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	6812      	ldr	r2, [r2, #0]
 800565e:	4932      	ldr	r1, [pc, #200]	@ (8005728 <HAL_I2S_Init+0x278>)
 8005660:	428a      	cmp	r2, r1
 8005662:	d101      	bne.n	8005668 <HAL_I2S_Init+0x1b8>
 8005664:	4a31      	ldr	r2, [pc, #196]	@ (800572c <HAL_I2S_Init+0x27c>)
 8005666:	e001      	b.n	800566c <HAL_I2S_Init+0x1bc>
 8005668:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800566c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005670:	f023 030f 	bic.w	r3, r3, #15
 8005674:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a2b      	ldr	r2, [pc, #172]	@ (8005728 <HAL_I2S_Init+0x278>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d101      	bne.n	8005684 <HAL_I2S_Init+0x1d4>
 8005680:	4b2a      	ldr	r3, [pc, #168]	@ (800572c <HAL_I2S_Init+0x27c>)
 8005682:	e001      	b.n	8005688 <HAL_I2S_Init+0x1d8>
 8005684:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005688:	2202      	movs	r2, #2
 800568a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a25      	ldr	r2, [pc, #148]	@ (8005728 <HAL_I2S_Init+0x278>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d101      	bne.n	800569a <HAL_I2S_Init+0x1ea>
 8005696:	4b25      	ldr	r3, [pc, #148]	@ (800572c <HAL_I2S_Init+0x27c>)
 8005698:	e001      	b.n	800569e <HAL_I2S_Init+0x1ee>
 800569a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800569e:	69db      	ldr	r3, [r3, #28]
 80056a0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056aa:	d003      	beq.n	80056b4 <HAL_I2S_Init+0x204>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d103      	bne.n	80056bc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80056b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	e001      	b.n	80056c0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80056bc:	2300      	movs	r3, #0
 80056be:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80056ca:	4313      	orrs	r3, r2
 80056cc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80056d4:	4313      	orrs	r3, r2
 80056d6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	699b      	ldr	r3, [r3, #24]
 80056dc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80056de:	4313      	orrs	r3, r2
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	897b      	ldrh	r3, [r7, #10]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80056ec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a0d      	ldr	r2, [pc, #52]	@ (8005728 <HAL_I2S_Init+0x278>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d101      	bne.n	80056fc <HAL_I2S_Init+0x24c>
 80056f8:	4b0c      	ldr	r3, [pc, #48]	@ (800572c <HAL_I2S_Init+0x27c>)
 80056fa:	e001      	b.n	8005700 <HAL_I2S_Init+0x250>
 80056fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005700:	897a      	ldrh	r2, [r7, #10]
 8005702:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3720      	adds	r7, #32
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	08005827 	.word	0x08005827
 8005720:	cccccccd 	.word	0xcccccccd
 8005724:	0800593d 	.word	0x0800593d
 8005728:	40003800 	.word	0x40003800
 800572c:	40003400 	.word	0x40003400

08005730 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005744:	b480      	push	{r7}
 8005746:	b083      	sub	sp, #12
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800574c:	bf00      	nop
 800574e:	370c      	adds	r7, #12
 8005750:	46bd      	mov	sp, r7
 8005752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005756:	4770      	bx	lr

08005758 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005778:	881a      	ldrh	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005784:	1c9a      	adds	r2, r3, #2
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800578e:	b29b      	uxth	r3, r3
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800579c:	b29b      	uxth	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10e      	bne.n	80057c0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685a      	ldr	r2, [r3, #4]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80057b0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7ff ffb8 	bl	8005730 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80057c0:	bf00      	nop
 80057c2:	3708      	adds	r7, #8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	b292      	uxth	r2, r2
 80057dc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e2:	1c9a      	adds	r2, r3, #2
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	3b01      	subs	r3, #1
 80057f0:	b29a      	uxth	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d10e      	bne.n	800581e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685a      	ldr	r2, [r3, #4]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800580e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff ff93 	bl	8005744 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800581e:	bf00      	nop
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}

08005826 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005826:	b580      	push	{r7, lr}
 8005828:	b086      	sub	sp, #24
 800582a:	af00      	add	r7, sp, #0
 800582c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b04      	cmp	r3, #4
 8005840:	d13a      	bne.n	80058b8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	2b01      	cmp	r3, #1
 800584a:	d109      	bne.n	8005860 <I2S_IRQHandler+0x3a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005856:	2b40      	cmp	r3, #64	@ 0x40
 8005858:	d102      	bne.n	8005860 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff ffb4 	bl	80057c8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005866:	2b40      	cmp	r3, #64	@ 0x40
 8005868:	d126      	bne.n	80058b8 <I2S_IRQHandler+0x92>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b20      	cmp	r3, #32
 8005876:	d11f      	bne.n	80058b8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685a      	ldr	r2, [r3, #4]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005886:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005888:	2300      	movs	r3, #0
 800588a:	613b      	str	r3, [r7, #16]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	613b      	str	r3, [r7, #16]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	613b      	str	r3, [r7, #16]
 800589c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2201      	movs	r2, #1
 80058a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058aa:	f043 0202 	orr.w	r2, r3, #2
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff ff50 	bl	8005758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058be:	b2db      	uxtb	r3, r3
 80058c0:	2b03      	cmp	r3, #3
 80058c2:	d136      	bne.n	8005932 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d109      	bne.n	80058e2 <I2S_IRQHandler+0xbc>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d8:	2b80      	cmp	r3, #128	@ 0x80
 80058da:	d102      	bne.n	80058e2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f7ff ff45 	bl	800576c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f003 0308 	and.w	r3, r3, #8
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d122      	bne.n	8005932 <I2S_IRQHandler+0x10c>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f003 0320 	and.w	r3, r3, #32
 80058f6:	2b20      	cmp	r3, #32
 80058f8:	d11b      	bne.n	8005932 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005908:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800590a:	2300      	movs	r3, #0
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	60fb      	str	r3, [r7, #12]
 8005916:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2201      	movs	r2, #1
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005924:	f043 0204 	orr.w	r2, r3, #4
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f7ff ff13 	bl	8005758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005932:	bf00      	nop
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
	...

0800593c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b088      	sub	sp, #32
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a92      	ldr	r2, [pc, #584]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d101      	bne.n	800595a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8005956:	4b92      	ldr	r3, [pc, #584]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005958:	e001      	b.n	800595e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800595a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a8b      	ldr	r2, [pc, #556]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d101      	bne.n	8005978 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005974:	4b8a      	ldr	r3, [pc, #552]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005976:	e001      	b.n	800597c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8005978:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005988:	d004      	beq.n	8005994 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	f040 8099 	bne.w	8005ac6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b02      	cmp	r3, #2
 800599c:	d107      	bne.n	80059ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d002      	beq.n	80059ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80059a8:	6878      	ldr	r0, [r7, #4]
 80059aa:	f000 f925 	bl	8005bf8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d107      	bne.n	80059c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d002      	beq.n	80059c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f9c8 	bl	8005d58 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ce:	2b40      	cmp	r3, #64	@ 0x40
 80059d0:	d13a      	bne.n	8005a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	f003 0320 	and.w	r3, r3, #32
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d035      	beq.n	8005a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a6e      	ldr	r2, [pc, #440]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80059e6:	4b6e      	ldr	r3, [pc, #440]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059e8:	e001      	b.n	80059ee <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80059ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80059ee:	685a      	ldr	r2, [r3, #4]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4969      	ldr	r1, [pc, #420]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059f6:	428b      	cmp	r3, r1
 80059f8:	d101      	bne.n	80059fe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80059fa:	4b69      	ldr	r3, [pc, #420]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059fc:	e001      	b.n	8005a02 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80059fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a06:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a16:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60fb      	str	r3, [r7, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	60fb      	str	r3, [r7, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3a:	f043 0202 	orr.w	r2, r3, #2
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f7ff fe88 	bl	8005758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b08      	cmp	r3, #8
 8005a50:	f040 80c3 	bne.w	8005bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 0320 	and.w	r3, r3, #32
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 80bd 	beq.w	8005bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005a6e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a49      	ldr	r2, [pc, #292]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d101      	bne.n	8005a7e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8005a7a:	4b49      	ldr	r3, [pc, #292]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a7c:	e001      	b.n	8005a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005a7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4944      	ldr	r1, [pc, #272]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005a8a:	428b      	cmp	r3, r1
 8005a8c:	d101      	bne.n	8005a92 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005a8e:	4b44      	ldr	r3, [pc, #272]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005a90:	e001      	b.n	8005a96 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005a92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005a96:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005a9a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	60bb      	str	r3, [r7, #8]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	60bb      	str	r3, [r7, #8]
 8005aa8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ab6:	f043 0204 	orr.w	r2, r3, #4
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7ff fe4a 	bl	8005758 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005ac4:	e089      	b.n	8005bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d107      	bne.n	8005ae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f000 f8be 	bl	8005c5c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d107      	bne.n	8005afa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d002      	beq.n	8005afa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f8fd 	bl	8005cf4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b00:	2b40      	cmp	r3, #64	@ 0x40
 8005b02:	d12f      	bne.n	8005b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f003 0320 	and.w	r3, r3, #32
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d02a      	beq.n	8005b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005b1c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a1e      	ldr	r2, [pc, #120]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d101      	bne.n	8005b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005b28:	4b1d      	ldr	r3, [pc, #116]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b2a:	e001      	b.n	8005b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005b2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4919      	ldr	r1, [pc, #100]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b38:	428b      	cmp	r3, r1
 8005b3a:	d101      	bne.n	8005b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005b3c:	4b18      	ldr	r3, [pc, #96]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b3e:	e001      	b.n	8005b44 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005b40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b48:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b56:	f043 0202 	orr.w	r2, r3, #2
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7ff fdfa 	bl	8005758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	f003 0308 	and.w	r3, r3, #8
 8005b6a:	2b08      	cmp	r3, #8
 8005b6c:	d136      	bne.n	8005bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	f003 0320 	and.w	r3, r3, #32
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d031      	beq.n	8005bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a07      	ldr	r2, [pc, #28]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d101      	bne.n	8005b86 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005b82:	4b07      	ldr	r3, [pc, #28]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b84:	e001      	b.n	8005b8a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8005b86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4902      	ldr	r1, [pc, #8]	@ (8005b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005b92:	428b      	cmp	r3, r1
 8005b94:	d106      	bne.n	8005ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8005b96:	4b02      	ldr	r3, [pc, #8]	@ (8005ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005b98:	e006      	b.n	8005ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8005b9a:	bf00      	nop
 8005b9c:	40003800 	.word	0x40003800
 8005ba0:	40003400 	.word	0x40003400
 8005ba4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005ba8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005bac:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005bbc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bca:	f043 0204 	orr.w	r2, r3, #4
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7ff fdc0 	bl	8005758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005bd8:	e000      	b.n	8005bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005bda:	bf00      	nop
}
 8005bdc:	bf00      	nop
 8005bde:	3720      	adds	r7, #32
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bd80      	pop	{r7, pc}

08005be4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c04:	1c99      	adds	r1, r3, #2
 8005c06:	687a      	ldr	r2, [r7, #4]
 8005c08:	6251      	str	r1, [r2, #36]	@ 0x24
 8005c0a:	881a      	ldrh	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d113      	bne.n	8005c52 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005c38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d106      	bne.n	8005c52 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f7ff ffc9 	bl	8005be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c52:	bf00      	nop
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
	...

08005c5c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c68:	1c99      	adds	r1, r3, #2
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	6251      	str	r1, [r2, #36]	@ 0x24
 8005c6e:	8819      	ldrh	r1, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1d      	ldr	r2, [pc, #116]	@ (8005cec <I2SEx_TxISR_I2SExt+0x90>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d101      	bne.n	8005c7e <I2SEx_TxISR_I2SExt+0x22>
 8005c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8005cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8005c7c:	e001      	b.n	8005c82 <I2SEx_TxISR_I2SExt+0x26>
 8005c7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005c82:	460a      	mov	r2, r1
 8005c84:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d121      	bne.n	8005ce2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a12      	ldr	r2, [pc, #72]	@ (8005cec <I2SEx_TxISR_I2SExt+0x90>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d101      	bne.n	8005cac <I2SEx_TxISR_I2SExt+0x50>
 8005ca8:	4b11      	ldr	r3, [pc, #68]	@ (8005cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8005caa:	e001      	b.n	8005cb0 <I2SEx_TxISR_I2SExt+0x54>
 8005cac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cb0:	685a      	ldr	r2, [r3, #4]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	490d      	ldr	r1, [pc, #52]	@ (8005cec <I2SEx_TxISR_I2SExt+0x90>)
 8005cb8:	428b      	cmp	r3, r1
 8005cba:	d101      	bne.n	8005cc0 <I2SEx_TxISR_I2SExt+0x64>
 8005cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8005cbe:	e001      	b.n	8005cc4 <I2SEx_TxISR_I2SExt+0x68>
 8005cc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005cc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005cc8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d106      	bne.n	8005ce2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7ff ff81 	bl	8005be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ce2:	bf00      	nop
 8005ce4:	3708      	adds	r7, #8
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	40003800 	.word	0x40003800
 8005cf0:	40003400 	.word	0x40003400

08005cf4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b082      	sub	sp, #8
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68d8      	ldr	r0, [r3, #12]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d06:	1c99      	adds	r1, r3, #2
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005d0c:	b282      	uxth	r2, r0
 8005d0e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d113      	bne.n	8005d50 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	685a      	ldr	r2, [r3, #4]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005d36:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d106      	bne.n	8005d50 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f7ff ff4a 	bl	8005be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005d50:	bf00      	nop
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b082      	sub	sp, #8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a20      	ldr	r2, [pc, #128]	@ (8005de8 <I2SEx_RxISR_I2SExt+0x90>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d101      	bne.n	8005d6e <I2SEx_RxISR_I2SExt+0x16>
 8005d6a:	4b20      	ldr	r3, [pc, #128]	@ (8005dec <I2SEx_RxISR_I2SExt+0x94>)
 8005d6c:	e001      	b.n	8005d72 <I2SEx_RxISR_I2SExt+0x1a>
 8005d6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d72:	68d8      	ldr	r0, [r3, #12]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d78:	1c99      	adds	r1, r3, #2
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005d7e:	b282      	uxth	r2, r0
 8005d80:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29a      	uxth	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d121      	bne.n	8005dde <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a12      	ldr	r2, [pc, #72]	@ (8005de8 <I2SEx_RxISR_I2SExt+0x90>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d101      	bne.n	8005da8 <I2SEx_RxISR_I2SExt+0x50>
 8005da4:	4b11      	ldr	r3, [pc, #68]	@ (8005dec <I2SEx_RxISR_I2SExt+0x94>)
 8005da6:	e001      	b.n	8005dac <I2SEx_RxISR_I2SExt+0x54>
 8005da8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	490d      	ldr	r1, [pc, #52]	@ (8005de8 <I2SEx_RxISR_I2SExt+0x90>)
 8005db4:	428b      	cmp	r3, r1
 8005db6:	d101      	bne.n	8005dbc <I2SEx_RxISR_I2SExt+0x64>
 8005db8:	4b0c      	ldr	r3, [pc, #48]	@ (8005dec <I2SEx_RxISR_I2SExt+0x94>)
 8005dba:	e001      	b.n	8005dc0 <I2SEx_RxISR_I2SExt+0x68>
 8005dbc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dc0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005dc4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d106      	bne.n	8005dde <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff ff03 	bl	8005be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005dde:	bf00      	nop
 8005de0:	3708      	adds	r7, #8
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	40003800 	.word	0x40003800
 8005dec:	40003400 	.word	0x40003400

08005df0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e267      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d075      	beq.n	8005efa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e0e:	4b88      	ldr	r3, [pc, #544]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	f003 030c 	and.w	r3, r3, #12
 8005e16:	2b04      	cmp	r3, #4
 8005e18:	d00c      	beq.n	8005e34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e1a:	4b85      	ldr	r3, [pc, #532]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	d112      	bne.n	8005e4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e26:	4b82      	ldr	r3, [pc, #520]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e32:	d10b      	bne.n	8005e4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e34:	4b7e      	ldr	r3, [pc, #504]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d05b      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x108>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d157      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e242      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e54:	d106      	bne.n	8005e64 <HAL_RCC_OscConfig+0x74>
 8005e56:	4b76      	ldr	r3, [pc, #472]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a75      	ldr	r2, [pc, #468]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	e01d      	b.n	8005ea0 <HAL_RCC_OscConfig+0xb0>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e6c:	d10c      	bne.n	8005e88 <HAL_RCC_OscConfig+0x98>
 8005e6e:	4b70      	ldr	r3, [pc, #448]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a6f      	ldr	r2, [pc, #444]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e78:	6013      	str	r3, [r2, #0]
 8005e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a6c      	ldr	r2, [pc, #432]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	e00b      	b.n	8005ea0 <HAL_RCC_OscConfig+0xb0>
 8005e88:	4b69      	ldr	r3, [pc, #420]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a68      	ldr	r2, [pc, #416]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e92:	6013      	str	r3, [r2, #0]
 8005e94:	4b66      	ldr	r3, [pc, #408]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a65      	ldr	r2, [pc, #404]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d013      	beq.n	8005ed0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ea8:	f7fb fe36 	bl	8001b18 <HAL_GetTick>
 8005eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eae:	e008      	b.n	8005ec2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb0:	f7fb fe32 	bl	8001b18 <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	2b64      	cmp	r3, #100	@ 0x64
 8005ebc:	d901      	bls.n	8005ec2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e207      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d0f0      	beq.n	8005eb0 <HAL_RCC_OscConfig+0xc0>
 8005ece:	e014      	b.n	8005efa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed0:	f7fb fe22 	bl	8001b18 <HAL_GetTick>
 8005ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ed8:	f7fb fe1e 	bl	8001b18 <HAL_GetTick>
 8005edc:	4602      	mov	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b64      	cmp	r3, #100	@ 0x64
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e1f3      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005eea:	4b51      	ldr	r3, [pc, #324]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0xe8>
 8005ef6:	e000      	b.n	8005efa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 0302 	and.w	r3, r3, #2
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d063      	beq.n	8005fce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f06:	4b4a      	ldr	r3, [pc, #296]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 030c 	and.w	r3, r3, #12
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00b      	beq.n	8005f2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f12:	4b47      	ldr	r3, [pc, #284]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005f1a:	2b08      	cmp	r3, #8
 8005f1c:	d11c      	bne.n	8005f58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f1e:	4b44      	ldr	r3, [pc, #272]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d116      	bne.n	8005f58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f2a:	4b41      	ldr	r3, [pc, #260]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0302 	and.w	r3, r3, #2
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <HAL_RCC_OscConfig+0x152>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	2b01      	cmp	r3, #1
 8005f3c:	d001      	beq.n	8005f42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e1c7      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f42:	4b3b      	ldr	r3, [pc, #236]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	00db      	lsls	r3, r3, #3
 8005f50:	4937      	ldr	r1, [pc, #220]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f56:	e03a      	b.n	8005fce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d020      	beq.n	8005fa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f60:	4b34      	ldr	r3, [pc, #208]	@ (8006034 <HAL_RCC_OscConfig+0x244>)
 8005f62:	2201      	movs	r2, #1
 8005f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f66:	f7fb fdd7 	bl	8001b18 <HAL_GetTick>
 8005f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f6e:	f7fb fdd3 	bl	8001b18 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e1a8      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f80:	4b2b      	ldr	r3, [pc, #172]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d0f0      	beq.n	8005f6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f8c:	4b28      	ldr	r3, [pc, #160]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	00db      	lsls	r3, r3, #3
 8005f9a:	4925      	ldr	r1, [pc, #148]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	600b      	str	r3, [r1, #0]
 8005fa0:	e015      	b.n	8005fce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fa2:	4b24      	ldr	r3, [pc, #144]	@ (8006034 <HAL_RCC_OscConfig+0x244>)
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa8:	f7fb fdb6 	bl	8001b18 <HAL_GetTick>
 8005fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fae:	e008      	b.n	8005fc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fb0:	f7fb fdb2 	bl	8001b18 <HAL_GetTick>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	1ad3      	subs	r3, r2, r3
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e187      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1f0      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d036      	beq.n	8006048 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	695b      	ldr	r3, [r3, #20]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d016      	beq.n	8006010 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fe2:	4b15      	ldr	r3, [pc, #84]	@ (8006038 <HAL_RCC_OscConfig+0x248>)
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe8:	f7fb fd96 	bl	8001b18 <HAL_GetTick>
 8005fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fee:	e008      	b.n	8006002 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ff0:	f7fb fd92 	bl	8001b18 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e167      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006002:	4b0b      	ldr	r3, [pc, #44]	@ (8006030 <HAL_RCC_OscConfig+0x240>)
 8006004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d0f0      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x200>
 800600e:	e01b      	b.n	8006048 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006010:	4b09      	ldr	r3, [pc, #36]	@ (8006038 <HAL_RCC_OscConfig+0x248>)
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006016:	f7fb fd7f 	bl	8001b18 <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800601c:	e00e      	b.n	800603c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800601e:	f7fb fd7b 	bl	8001b18 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d907      	bls.n	800603c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e150      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
 8006030:	40023800 	.word	0x40023800
 8006034:	42470000 	.word	0x42470000
 8006038:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800603c:	4b88      	ldr	r3, [pc, #544]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800603e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006040:	f003 0302 	and.w	r3, r3, #2
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1ea      	bne.n	800601e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	f000 8097 	beq.w	8006184 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006056:	2300      	movs	r3, #0
 8006058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800605a:	4b81      	ldr	r3, [pc, #516]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800605c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800605e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10f      	bne.n	8006086 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006066:	2300      	movs	r3, #0
 8006068:	60bb      	str	r3, [r7, #8]
 800606a:	4b7d      	ldr	r3, [pc, #500]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800606c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606e:	4a7c      	ldr	r2, [pc, #496]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006074:	6413      	str	r3, [r2, #64]	@ 0x40
 8006076:	4b7a      	ldr	r3, [pc, #488]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800607e:	60bb      	str	r3, [r7, #8]
 8006080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006082:	2301      	movs	r3, #1
 8006084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006086:	4b77      	ldr	r3, [pc, #476]	@ (8006264 <HAL_RCC_OscConfig+0x474>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800608e:	2b00      	cmp	r3, #0
 8006090:	d118      	bne.n	80060c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006092:	4b74      	ldr	r3, [pc, #464]	@ (8006264 <HAL_RCC_OscConfig+0x474>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a73      	ldr	r2, [pc, #460]	@ (8006264 <HAL_RCC_OscConfig+0x474>)
 8006098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800609c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800609e:	f7fb fd3b 	bl	8001b18 <HAL_GetTick>
 80060a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a4:	e008      	b.n	80060b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060a6:	f7fb fd37 	bl	8001b18 <HAL_GetTick>
 80060aa:	4602      	mov	r2, r0
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d901      	bls.n	80060b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80060b4:	2303      	movs	r3, #3
 80060b6:	e10c      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060b8:	4b6a      	ldr	r3, [pc, #424]	@ (8006264 <HAL_RCC_OscConfig+0x474>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d0f0      	beq.n	80060a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d106      	bne.n	80060da <HAL_RCC_OscConfig+0x2ea>
 80060cc:	4b64      	ldr	r3, [pc, #400]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d0:	4a63      	ldr	r2, [pc, #396]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060d2:	f043 0301 	orr.w	r3, r3, #1
 80060d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80060d8:	e01c      	b.n	8006114 <HAL_RCC_OscConfig+0x324>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	2b05      	cmp	r3, #5
 80060e0:	d10c      	bne.n	80060fc <HAL_RCC_OscConfig+0x30c>
 80060e2:	4b5f      	ldr	r3, [pc, #380]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e6:	4a5e      	ldr	r2, [pc, #376]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060e8:	f043 0304 	orr.w	r3, r3, #4
 80060ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80060ee:	4b5c      	ldr	r3, [pc, #368]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f2:	4a5b      	ldr	r2, [pc, #364]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060f4:	f043 0301 	orr.w	r3, r3, #1
 80060f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80060fa:	e00b      	b.n	8006114 <HAL_RCC_OscConfig+0x324>
 80060fc:	4b58      	ldr	r3, [pc, #352]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80060fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006100:	4a57      	ldr	r2, [pc, #348]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006102:	f023 0301 	bic.w	r3, r3, #1
 8006106:	6713      	str	r3, [r2, #112]	@ 0x70
 8006108:	4b55      	ldr	r3, [pc, #340]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800610a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800610c:	4a54      	ldr	r2, [pc, #336]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800610e:	f023 0304 	bic.w	r3, r3, #4
 8006112:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	689b      	ldr	r3, [r3, #8]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d015      	beq.n	8006148 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800611c:	f7fb fcfc 	bl	8001b18 <HAL_GetTick>
 8006120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006122:	e00a      	b.n	800613a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006124:	f7fb fcf8 	bl	8001b18 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006132:	4293      	cmp	r3, r2
 8006134:	d901      	bls.n	800613a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e0cb      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800613a:	4b49      	ldr	r3, [pc, #292]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800613c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d0ee      	beq.n	8006124 <HAL_RCC_OscConfig+0x334>
 8006146:	e014      	b.n	8006172 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006148:	f7fb fce6 	bl	8001b18 <HAL_GetTick>
 800614c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800614e:	e00a      	b.n	8006166 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006150:	f7fb fce2 	bl	8001b18 <HAL_GetTick>
 8006154:	4602      	mov	r2, r0
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	1ad3      	subs	r3, r2, r3
 800615a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800615e:	4293      	cmp	r3, r2
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e0b5      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006166:	4b3e      	ldr	r3, [pc, #248]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800616a:	f003 0302 	and.w	r3, r3, #2
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1ee      	bne.n	8006150 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006172:	7dfb      	ldrb	r3, [r7, #23]
 8006174:	2b01      	cmp	r3, #1
 8006176:	d105      	bne.n	8006184 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006178:	4b39      	ldr	r3, [pc, #228]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800617a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800617c:	4a38      	ldr	r2, [pc, #224]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800617e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006182:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	699b      	ldr	r3, [r3, #24]
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80a1 	beq.w	80062d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800618e:	4b34      	ldr	r3, [pc, #208]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 030c 	and.w	r3, r3, #12
 8006196:	2b08      	cmp	r3, #8
 8006198:	d05c      	beq.n	8006254 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d141      	bne.n	8006226 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061a2:	4b31      	ldr	r3, [pc, #196]	@ (8006268 <HAL_RCC_OscConfig+0x478>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a8:	f7fb fcb6 	bl	8001b18 <HAL_GetTick>
 80061ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061ae:	e008      	b.n	80061c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b0:	f7fb fcb2 	bl	8001b18 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	2b02      	cmp	r3, #2
 80061bc:	d901      	bls.n	80061c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e087      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061c2:	4b27      	ldr	r3, [pc, #156]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1f0      	bne.n	80061b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	69da      	ldr	r2, [r3, #28]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6a1b      	ldr	r3, [r3, #32]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061dc:	019b      	lsls	r3, r3, #6
 80061de:	431a      	orrs	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e4:	085b      	lsrs	r3, r3, #1
 80061e6:	3b01      	subs	r3, #1
 80061e8:	041b      	lsls	r3, r3, #16
 80061ea:	431a      	orrs	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f0:	061b      	lsls	r3, r3, #24
 80061f2:	491b      	ldr	r1, [pc, #108]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006268 <HAL_RCC_OscConfig+0x478>)
 80061fa:	2201      	movs	r2, #1
 80061fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fe:	f7fb fc8b 	bl	8001b18 <HAL_GetTick>
 8006202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006204:	e008      	b.n	8006218 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006206:	f7fb fc87 	bl	8001b18 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d901      	bls.n	8006218 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e05c      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006218:	4b11      	ldr	r3, [pc, #68]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0f0      	beq.n	8006206 <HAL_RCC_OscConfig+0x416>
 8006224:	e054      	b.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006226:	4b10      	ldr	r3, [pc, #64]	@ (8006268 <HAL_RCC_OscConfig+0x478>)
 8006228:	2200      	movs	r2, #0
 800622a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800622c:	f7fb fc74 	bl	8001b18 <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006234:	f7fb fc70 	bl	8001b18 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e045      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006246:	4b06      	ldr	r3, [pc, #24]	@ (8006260 <HAL_RCC_OscConfig+0x470>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f0      	bne.n	8006234 <HAL_RCC_OscConfig+0x444>
 8006252:	e03d      	b.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	699b      	ldr	r3, [r3, #24]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d107      	bne.n	800626c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e038      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
 8006260:	40023800 	.word	0x40023800
 8006264:	40007000 	.word	0x40007000
 8006268:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800626c:	4b1b      	ldr	r3, [pc, #108]	@ (80062dc <HAL_RCC_OscConfig+0x4ec>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d028      	beq.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006284:	429a      	cmp	r2, r3
 8006286:	d121      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006292:	429a      	cmp	r2, r3
 8006294:	d11a      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006296:	68fa      	ldr	r2, [r7, #12]
 8006298:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800629c:	4013      	ands	r3, r2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80062a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d111      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b2:	085b      	lsrs	r3, r3, #1
 80062b4:	3b01      	subs	r3, #1
 80062b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d107      	bne.n	80062cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d001      	beq.n	80062d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e000      	b.n	80062d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3718      	adds	r7, #24
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023800 	.word	0x40023800

080062e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e0cc      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80062f4:	4b68      	ldr	r3, [pc, #416]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f003 0307 	and.w	r3, r3, #7
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d90c      	bls.n	800631c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006302:	4b65      	ldr	r3, [pc, #404]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800630a:	4b63      	ldr	r3, [pc, #396]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0307 	and.w	r3, r3, #7
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	429a      	cmp	r2, r3
 8006316:	d001      	beq.n	800631c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0b8      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0302 	and.w	r3, r3, #2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d020      	beq.n	800636a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006334:	4b59      	ldr	r3, [pc, #356]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	4a58      	ldr	r2, [pc, #352]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800633a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800633e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0308 	and.w	r3, r3, #8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d005      	beq.n	8006358 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800634c:	4b53      	ldr	r3, [pc, #332]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	4a52      	ldr	r2, [pc, #328]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006352:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006356:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006358:	4b50      	ldr	r3, [pc, #320]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689b      	ldr	r3, [r3, #8]
 8006364:	494d      	ldr	r1, [pc, #308]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006366:	4313      	orrs	r3, r2
 8006368:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d044      	beq.n	8006400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	2b01      	cmp	r3, #1
 800637c:	d107      	bne.n	800638e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800637e:	4b47      	ldr	r3, [pc, #284]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d119      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e07f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	2b02      	cmp	r3, #2
 8006394:	d003      	beq.n	800639e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800639a:	2b03      	cmp	r3, #3
 800639c:	d107      	bne.n	80063ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800639e:	4b3f      	ldr	r3, [pc, #252]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e06f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ae:	4b3b      	ldr	r3, [pc, #236]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0302 	and.w	r3, r3, #2
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d101      	bne.n	80063be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e067      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063be:	4b37      	ldr	r3, [pc, #220]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f023 0203 	bic.w	r2, r3, #3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	4934      	ldr	r1, [pc, #208]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063cc:	4313      	orrs	r3, r2
 80063ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80063d0:	f7fb fba2 	bl	8001b18 <HAL_GetTick>
 80063d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063d6:	e00a      	b.n	80063ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80063d8:	f7fb fb9e 	bl	8001b18 <HAL_GetTick>
 80063dc:	4602      	mov	r2, r0
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	1ad3      	subs	r3, r2, r3
 80063e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e04f      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80063ee:	4b2b      	ldr	r3, [pc, #172]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	f003 020c 	and.w	r2, r3, #12
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d1eb      	bne.n	80063d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006400:	4b25      	ldr	r3, [pc, #148]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0307 	and.w	r3, r3, #7
 8006408:	683a      	ldr	r2, [r7, #0]
 800640a:	429a      	cmp	r2, r3
 800640c:	d20c      	bcs.n	8006428 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800640e:	4b22      	ldr	r3, [pc, #136]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006410:	683a      	ldr	r2, [r7, #0]
 8006412:	b2d2      	uxtb	r2, r2
 8006414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006416:	4b20      	ldr	r3, [pc, #128]	@ (8006498 <HAL_RCC_ClockConfig+0x1b8>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0307 	and.w	r3, r3, #7
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	429a      	cmp	r2, r3
 8006422:	d001      	beq.n	8006428 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e032      	b.n	800648e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f003 0304 	and.w	r3, r3, #4
 8006430:	2b00      	cmp	r3, #0
 8006432:	d008      	beq.n	8006446 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006434:	4b19      	ldr	r3, [pc, #100]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	4916      	ldr	r1, [pc, #88]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006442:	4313      	orrs	r3, r2
 8006444:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f003 0308 	and.w	r3, r3, #8
 800644e:	2b00      	cmp	r3, #0
 8006450:	d009      	beq.n	8006466 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006452:	4b12      	ldr	r3, [pc, #72]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	490e      	ldr	r1, [pc, #56]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 8006462:	4313      	orrs	r3, r2
 8006464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006466:	f000 f821 	bl	80064ac <HAL_RCC_GetSysClockFreq>
 800646a:	4602      	mov	r2, r0
 800646c:	4b0b      	ldr	r3, [pc, #44]	@ (800649c <HAL_RCC_ClockConfig+0x1bc>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	091b      	lsrs	r3, r3, #4
 8006472:	f003 030f 	and.w	r3, r3, #15
 8006476:	490a      	ldr	r1, [pc, #40]	@ (80064a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006478:	5ccb      	ldrb	r3, [r1, r3]
 800647a:	fa22 f303 	lsr.w	r3, r2, r3
 800647e:	4a09      	ldr	r2, [pc, #36]	@ (80064a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006482:	4b09      	ldr	r3, [pc, #36]	@ (80064a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4618      	mov	r0, r3
 8006488:	f7fb fb02 	bl	8001a90 <HAL_InitTick>

  return HAL_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	3710      	adds	r7, #16
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop
 8006498:	40023c00 	.word	0x40023c00
 800649c:	40023800 	.word	0x40023800
 80064a0:	0800ba84 	.word	0x0800ba84
 80064a4:	20000000 	.word	0x20000000
 80064a8:	20000004 	.word	0x20000004

080064ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80064ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80064b0:	b094      	sub	sp, #80	@ 0x50
 80064b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80064b8:	2300      	movs	r3, #0
 80064ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80064c4:	4b79      	ldr	r3, [pc, #484]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f003 030c 	and.w	r3, r3, #12
 80064cc:	2b08      	cmp	r3, #8
 80064ce:	d00d      	beq.n	80064ec <HAL_RCC_GetSysClockFreq+0x40>
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	f200 80e1 	bhi.w	8006698 <HAL_RCC_GetSysClockFreq+0x1ec>
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <HAL_RCC_GetSysClockFreq+0x34>
 80064da:	2b04      	cmp	r3, #4
 80064dc:	d003      	beq.n	80064e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80064de:	e0db      	b.n	8006698 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80064e0:	4b73      	ldr	r3, [pc, #460]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80064e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064e4:	e0db      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80064e6:	4b73      	ldr	r3, [pc, #460]	@ (80066b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80064e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80064ea:	e0d8      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80064ec:	4b6f      	ldr	r3, [pc, #444]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80064f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80064f6:	4b6d      	ldr	r3, [pc, #436]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d063      	beq.n	80065ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006502:	4b6a      	ldr	r3, [pc, #424]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	099b      	lsrs	r3, r3, #6
 8006508:	2200      	movs	r2, #0
 800650a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800650c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800650e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006514:	633b      	str	r3, [r7, #48]	@ 0x30
 8006516:	2300      	movs	r3, #0
 8006518:	637b      	str	r3, [r7, #52]	@ 0x34
 800651a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800651e:	4622      	mov	r2, r4
 8006520:	462b      	mov	r3, r5
 8006522:	f04f 0000 	mov.w	r0, #0
 8006526:	f04f 0100 	mov.w	r1, #0
 800652a:	0159      	lsls	r1, r3, #5
 800652c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006530:	0150      	lsls	r0, r2, #5
 8006532:	4602      	mov	r2, r0
 8006534:	460b      	mov	r3, r1
 8006536:	4621      	mov	r1, r4
 8006538:	1a51      	subs	r1, r2, r1
 800653a:	6139      	str	r1, [r7, #16]
 800653c:	4629      	mov	r1, r5
 800653e:	eb63 0301 	sbc.w	r3, r3, r1
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	f04f 0200 	mov.w	r2, #0
 8006548:	f04f 0300 	mov.w	r3, #0
 800654c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006550:	4659      	mov	r1, fp
 8006552:	018b      	lsls	r3, r1, #6
 8006554:	4651      	mov	r1, sl
 8006556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800655a:	4651      	mov	r1, sl
 800655c:	018a      	lsls	r2, r1, #6
 800655e:	4651      	mov	r1, sl
 8006560:	ebb2 0801 	subs.w	r8, r2, r1
 8006564:	4659      	mov	r1, fp
 8006566:	eb63 0901 	sbc.w	r9, r3, r1
 800656a:	f04f 0200 	mov.w	r2, #0
 800656e:	f04f 0300 	mov.w	r3, #0
 8006572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800657a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800657e:	4690      	mov	r8, r2
 8006580:	4699      	mov	r9, r3
 8006582:	4623      	mov	r3, r4
 8006584:	eb18 0303 	adds.w	r3, r8, r3
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	462b      	mov	r3, r5
 800658c:	eb49 0303 	adc.w	r3, r9, r3
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	f04f 0300 	mov.w	r3, #0
 800659a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800659e:	4629      	mov	r1, r5
 80065a0:	024b      	lsls	r3, r1, #9
 80065a2:	4621      	mov	r1, r4
 80065a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80065a8:	4621      	mov	r1, r4
 80065aa:	024a      	lsls	r2, r1, #9
 80065ac:	4610      	mov	r0, r2
 80065ae:	4619      	mov	r1, r3
 80065b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065b2:	2200      	movs	r2, #0
 80065b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065bc:	f7f9 fe60 	bl	8000280 <__aeabi_uldivmod>
 80065c0:	4602      	mov	r2, r0
 80065c2:	460b      	mov	r3, r1
 80065c4:	4613      	mov	r3, r2
 80065c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065c8:	e058      	b.n	800667c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80065ca:	4b38      	ldr	r3, [pc, #224]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 80065cc:	685b      	ldr	r3, [r3, #4]
 80065ce:	099b      	lsrs	r3, r3, #6
 80065d0:	2200      	movs	r2, #0
 80065d2:	4618      	mov	r0, r3
 80065d4:	4611      	mov	r1, r2
 80065d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80065da:	623b      	str	r3, [r7, #32]
 80065dc:	2300      	movs	r3, #0
 80065de:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	f04f 0000 	mov.w	r0, #0
 80065ec:	f04f 0100 	mov.w	r1, #0
 80065f0:	0159      	lsls	r1, r3, #5
 80065f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80065f6:	0150      	lsls	r0, r2, #5
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4641      	mov	r1, r8
 80065fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006602:	4649      	mov	r1, r9
 8006604:	eb63 0b01 	sbc.w	fp, r3, r1
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	f04f 0300 	mov.w	r3, #0
 8006610:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006614:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006618:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800661c:	ebb2 040a 	subs.w	r4, r2, sl
 8006620:	eb63 050b 	sbc.w	r5, r3, fp
 8006624:	f04f 0200 	mov.w	r2, #0
 8006628:	f04f 0300 	mov.w	r3, #0
 800662c:	00eb      	lsls	r3, r5, #3
 800662e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006632:	00e2      	lsls	r2, r4, #3
 8006634:	4614      	mov	r4, r2
 8006636:	461d      	mov	r5, r3
 8006638:	4643      	mov	r3, r8
 800663a:	18e3      	adds	r3, r4, r3
 800663c:	603b      	str	r3, [r7, #0]
 800663e:	464b      	mov	r3, r9
 8006640:	eb45 0303 	adc.w	r3, r5, r3
 8006644:	607b      	str	r3, [r7, #4]
 8006646:	f04f 0200 	mov.w	r2, #0
 800664a:	f04f 0300 	mov.w	r3, #0
 800664e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006652:	4629      	mov	r1, r5
 8006654:	028b      	lsls	r3, r1, #10
 8006656:	4621      	mov	r1, r4
 8006658:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800665c:	4621      	mov	r1, r4
 800665e:	028a      	lsls	r2, r1, #10
 8006660:	4610      	mov	r0, r2
 8006662:	4619      	mov	r1, r3
 8006664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006666:	2200      	movs	r2, #0
 8006668:	61bb      	str	r3, [r7, #24]
 800666a:	61fa      	str	r2, [r7, #28]
 800666c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006670:	f7f9 fe06 	bl	8000280 <__aeabi_uldivmod>
 8006674:	4602      	mov	r2, r0
 8006676:	460b      	mov	r3, r1
 8006678:	4613      	mov	r3, r2
 800667a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800667c:	4b0b      	ldr	r3, [pc, #44]	@ (80066ac <HAL_RCC_GetSysClockFreq+0x200>)
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	0c1b      	lsrs	r3, r3, #16
 8006682:	f003 0303 	and.w	r3, r3, #3
 8006686:	3301      	adds	r3, #1
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800668c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800668e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006690:	fbb2 f3f3 	udiv	r3, r2, r3
 8006694:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006696:	e002      	b.n	800669e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006698:	4b05      	ldr	r3, [pc, #20]	@ (80066b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800669a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800669c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800669e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3750      	adds	r7, #80	@ 0x50
 80066a4:	46bd      	mov	sp, r7
 80066a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066aa:	bf00      	nop
 80066ac:	40023800 	.word	0x40023800
 80066b0:	00f42400 	.word	0x00f42400
 80066b4:	007a1200 	.word	0x007a1200

080066b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066b8:	b480      	push	{r7}
 80066ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066bc:	4b03      	ldr	r3, [pc, #12]	@ (80066cc <HAL_RCC_GetHCLKFreq+0x14>)
 80066be:	681b      	ldr	r3, [r3, #0]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	20000000 	.word	0x20000000

080066d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066d4:	f7ff fff0 	bl	80066b8 <HAL_RCC_GetHCLKFreq>
 80066d8:	4602      	mov	r2, r0
 80066da:	4b05      	ldr	r3, [pc, #20]	@ (80066f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80066dc:	689b      	ldr	r3, [r3, #8]
 80066de:	0a9b      	lsrs	r3, r3, #10
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	4903      	ldr	r1, [pc, #12]	@ (80066f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80066e6:	5ccb      	ldrb	r3, [r1, r3]
 80066e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	40023800 	.word	0x40023800
 80066f4:	0800ba94 	.word	0x0800ba94

080066f8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b086      	sub	sp, #24
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006700:	2300      	movs	r3, #0
 8006702:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006704:	2300      	movs	r3, #0
 8006706:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0301 	and.w	r3, r3, #1
 8006710:	2b00      	cmp	r3, #0
 8006712:	d105      	bne.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800671c:	2b00      	cmp	r3, #0
 800671e:	d038      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006720:	4b68      	ldr	r3, [pc, #416]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006722:	2200      	movs	r2, #0
 8006724:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006726:	f7fb f9f7 	bl	8001b18 <HAL_GetTick>
 800672a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800672c:	e008      	b.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800672e:	f7fb f9f3 	bl	8001b18 <HAL_GetTick>
 8006732:	4602      	mov	r2, r0
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	1ad3      	subs	r3, r2, r3
 8006738:	2b02      	cmp	r3, #2
 800673a:	d901      	bls.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800673c:	2303      	movs	r3, #3
 800673e:	e0bd      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006740:	4b61      	ldr	r3, [pc, #388]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1f0      	bne.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	019b      	lsls	r3, r3, #6
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	071b      	lsls	r3, r3, #28
 800675e:	495a      	ldr	r1, [pc, #360]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006760:	4313      	orrs	r3, r2
 8006762:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006766:	4b57      	ldr	r3, [pc, #348]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800676c:	f7fb f9d4 	bl	8001b18 <HAL_GetTick>
 8006770:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006772:	e008      	b.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006774:	f7fb f9d0 	bl	8001b18 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d901      	bls.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e09a      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006786:	4b50      	ldr	r3, [pc, #320]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0f0      	beq.n	8006774 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0302 	and.w	r3, r3, #2
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 8083 	beq.w	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067a0:	2300      	movs	r3, #0
 80067a2:	60fb      	str	r3, [r7, #12]
 80067a4:	4b48      	ldr	r3, [pc, #288]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a8:	4a47      	ldr	r2, [pc, #284]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80067b0:	4b45      	ldr	r3, [pc, #276]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067b8:	60fb      	str	r3, [r7, #12]
 80067ba:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80067bc:	4b43      	ldr	r3, [pc, #268]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a42      	ldr	r2, [pc, #264]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067c6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80067c8:	f7fb f9a6 	bl	8001b18 <HAL_GetTick>
 80067cc:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067d0:	f7fb f9a2 	bl	8001b18 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e06c      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80067e2:	4b3a      	ldr	r3, [pc, #232]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0f0      	beq.n	80067d0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067ee:	4b36      	ldr	r3, [pc, #216]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80067f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067f6:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d02f      	beq.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006806:	693a      	ldr	r2, [r7, #16]
 8006808:	429a      	cmp	r2, r3
 800680a:	d028      	beq.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800680c:	4b2e      	ldr	r3, [pc, #184]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800680e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006810:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006814:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006816:	4b2e      	ldr	r3, [pc, #184]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006818:	2201      	movs	r2, #1
 800681a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800681c:	4b2c      	ldr	r3, [pc, #176]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800681e:	2200      	movs	r2, #0
 8006820:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006822:	4a29      	ldr	r2, [pc, #164]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006828:	4b27      	ldr	r3, [pc, #156]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800682a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b01      	cmp	r3, #1
 8006832:	d114      	bne.n	800685e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006834:	f7fb f970 	bl	8001b18 <HAL_GetTick>
 8006838:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800683a:	e00a      	b.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800683c:	f7fb f96c 	bl	8001b18 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800684a:	4293      	cmp	r3, r2
 800684c:	d901      	bls.n	8006852 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800684e:	2303      	movs	r3, #3
 8006850:	e034      	b.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006852:	4b1d      	ldr	r3, [pc, #116]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006856:	f003 0302 	and.w	r3, r3, #2
 800685a:	2b00      	cmp	r3, #0
 800685c:	d0ee      	beq.n	800683c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	691b      	ldr	r3, [r3, #16]
 8006862:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006866:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800686a:	d10d      	bne.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800686c:	4b16      	ldr	r3, [pc, #88]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800687c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006880:	4911      	ldr	r1, [pc, #68]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006882:	4313      	orrs	r3, r2
 8006884:	608b      	str	r3, [r1, #8]
 8006886:	e005      	b.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8006888:	4b0f      	ldr	r3, [pc, #60]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4a0e      	ldr	r2, [pc, #56]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800688e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006892:	6093      	str	r3, [r2, #8]
 8006894:	4b0c      	ldr	r3, [pc, #48]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006896:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068a0:	4909      	ldr	r1, [pc, #36]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068a2:	4313      	orrs	r3, r2
 80068a4:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0308 	and.w	r3, r3, #8
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	7d1a      	ldrb	r2, [r3, #20]
 80068b6:	4b07      	ldr	r3, [pc, #28]	@ (80068d4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80068b8:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80068ba:	2300      	movs	r3, #0
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	42470068 	.word	0x42470068
 80068c8:	40023800 	.word	0x40023800
 80068cc:	40007000 	.word	0x40007000
 80068d0:	42470e40 	.word	0x42470e40
 80068d4:	424711e0 	.word	0x424711e0

080068d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80068d8:	b480      	push	{r7}
 80068da:	b087      	sub	sp, #28
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80068e8:	2300      	movs	r3, #0
 80068ea:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d141      	bne.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80068f6:	4b25      	ldr	r3, [pc, #148]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068fe:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d006      	beq.n	8006914 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800690c:	d131      	bne.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800690e:	4b20      	ldr	r3, [pc, #128]	@ (8006990 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006910:	617b      	str	r3, [r7, #20]
          break;
 8006912:	e031      	b.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006914:	4b1d      	ldr	r3, [pc, #116]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800691c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006920:	d109      	bne.n	8006936 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006922:	4b1a      	ldr	r3, [pc, #104]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800692c:	4a19      	ldr	r2, [pc, #100]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800692e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	e008      	b.n	8006948 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8006936:	4b15      	ldr	r3, [pc, #84]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800693c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006940:	4a15      	ldr	r2, [pc, #84]	@ (8006998 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8006942:	fbb2 f3f3 	udiv	r3, r2, r3
 8006946:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006948:	4b10      	ldr	r3, [pc, #64]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800694a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800694e:	099b      	lsrs	r3, r3, #6
 8006950:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	fb02 f303 	mul.w	r3, r2, r3
 800695a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800695c:	4b0b      	ldr	r3, [pc, #44]	@ (800698c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800695e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006962:	0f1b      	lsrs	r3, r3, #28
 8006964:	f003 0307 	and.w	r3, r3, #7
 8006968:	68ba      	ldr	r2, [r7, #8]
 800696a:	fbb2 f3f3 	udiv	r3, r2, r3
 800696e:	617b      	str	r3, [r7, #20]
          break;
 8006970:	e002      	b.n	8006978 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8006972:	2300      	movs	r3, #0
 8006974:	617b      	str	r3, [r7, #20]
          break;
 8006976:	bf00      	nop
        }
      }
      break;
 8006978:	e000      	b.n	800697c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800697a:	bf00      	nop
    }
  }
  return frequency;
 800697c:	697b      	ldr	r3, [r7, #20]
}
 800697e:	4618      	mov	r0, r3
 8006980:	371c      	adds	r7, #28
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40023800 	.word	0x40023800
 8006990:	00bb8000 	.word	0x00bb8000
 8006994:	007a1200 	.word	0x007a1200
 8006998:	00f42400 	.word	0x00f42400

0800699c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e07b      	b.n	8006aa6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d108      	bne.n	80069c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80069be:	d009      	beq.n	80069d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	61da      	str	r2, [r3, #28]
 80069c6:	e005      	b.n	80069d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d106      	bne.n	80069f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7fa fed0 	bl	8001794 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	685b      	ldr	r3, [r3, #4]
 8006a10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006a1c:	431a      	orrs	r2, r3
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a26:	431a      	orrs	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	f003 0302 	and.w	r3, r3, #2
 8006a30:	431a      	orrs	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	f003 0301 	and.w	r3, r3, #1
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6a1b      	ldr	r3, [r3, #32]
 8006a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a58:	ea42 0103 	orr.w	r1, r2, r3
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a60:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	0c1b      	lsrs	r3, r3, #16
 8006a72:	f003 0104 	and.w	r1, r3, #4
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7a:	f003 0210 	and.w	r2, r3, #16
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	430a      	orrs	r2, r1
 8006a84:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69da      	ldr	r2, [r3, #28]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a94:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006aa4:	2300      	movs	r3, #0
}
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	3708      	adds	r7, #8
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd80      	pop	{r7, pc}

08006aae <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b082      	sub	sp, #8
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d101      	bne.n	8006ac0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e041      	b.n	8006b44 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d106      	bne.n	8006ada <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f7fa fea5 	bl	8001824 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2202      	movs	r2, #2
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	4619      	mov	r1, r3
 8006aec:	4610      	mov	r0, r2
 8006aee:	f000 fb25 	bl	800713c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2201      	movs	r2, #1
 8006b06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3708      	adds	r7, #8
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e041      	b.n	8006be2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d106      	bne.n	8006b78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f839 	bl	8006bea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	3304      	adds	r3, #4
 8006b88:	4619      	mov	r1, r3
 8006b8a:	4610      	mov	r0, r2
 8006b8c:	f000 fad6 	bl	800713c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2201      	movs	r2, #1
 8006bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3708      	adds	r7, #8
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006bf2:	bf00      	nop
 8006bf4:	370c      	adds	r7, #12
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfc:	4770      	bx	lr
	...

08006c00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
 8006c08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d109      	bne.n	8006c24 <HAL_TIM_PWM_Start+0x24>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	bf14      	ite	ne
 8006c1c:	2301      	movne	r3, #1
 8006c1e:	2300      	moveq	r3, #0
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	e022      	b.n	8006c6a <HAL_TIM_PWM_Start+0x6a>
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	2b04      	cmp	r3, #4
 8006c28:	d109      	bne.n	8006c3e <HAL_TIM_PWM_Start+0x3e>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	2b01      	cmp	r3, #1
 8006c34:	bf14      	ite	ne
 8006c36:	2301      	movne	r3, #1
 8006c38:	2300      	moveq	r3, #0
 8006c3a:	b2db      	uxtb	r3, r3
 8006c3c:	e015      	b.n	8006c6a <HAL_TIM_PWM_Start+0x6a>
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	2b08      	cmp	r3, #8
 8006c42:	d109      	bne.n	8006c58 <HAL_TIM_PWM_Start+0x58>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	bf14      	ite	ne
 8006c50:	2301      	movne	r3, #1
 8006c52:	2300      	moveq	r3, #0
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	e008      	b.n	8006c6a <HAL_TIM_PWM_Start+0x6a>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	bf14      	ite	ne
 8006c64:	2301      	movne	r3, #1
 8006c66:	2300      	moveq	r3, #0
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d001      	beq.n	8006c72 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e068      	b.n	8006d44 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d104      	bne.n	8006c82 <HAL_TIM_PWM_Start+0x82>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c80:	e013      	b.n	8006caa <HAL_TIM_PWM_Start+0xaa>
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d104      	bne.n	8006c92 <HAL_TIM_PWM_Start+0x92>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2202      	movs	r2, #2
 8006c8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c90:	e00b      	b.n	8006caa <HAL_TIM_PWM_Start+0xaa>
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	2b08      	cmp	r3, #8
 8006c96:	d104      	bne.n	8006ca2 <HAL_TIM_PWM_Start+0xa2>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2202      	movs	r2, #2
 8006c9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ca0:	e003      	b.n	8006caa <HAL_TIM_PWM_Start+0xaa>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2202      	movs	r2, #2
 8006ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	6839      	ldr	r1, [r7, #0]
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 fcee 	bl	8007694 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a23      	ldr	r2, [pc, #140]	@ (8006d4c <HAL_TIM_PWM_Start+0x14c>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d107      	bne.n	8006cd2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006cd0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d4c <HAL_TIM_PWM_Start+0x14c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d018      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x10e>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ce4:	d013      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x10e>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a19      	ldr	r2, [pc, #100]	@ (8006d50 <HAL_TIM_PWM_Start+0x150>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d00e      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x10e>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a17      	ldr	r2, [pc, #92]	@ (8006d54 <HAL_TIM_PWM_Start+0x154>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d009      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x10e>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a16      	ldr	r2, [pc, #88]	@ (8006d58 <HAL_TIM_PWM_Start+0x158>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d004      	beq.n	8006d0e <HAL_TIM_PWM_Start+0x10e>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a14      	ldr	r2, [pc, #80]	@ (8006d5c <HAL_TIM_PWM_Start+0x15c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d111      	bne.n	8006d32 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f003 0307 	and.w	r3, r3, #7
 8006d18:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2b06      	cmp	r3, #6
 8006d1e:	d010      	beq.n	8006d42 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f042 0201 	orr.w	r2, r2, #1
 8006d2e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d30:	e007      	b.n	8006d42 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f042 0201 	orr.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40000400 	.word	0x40000400
 8006d54:	40000800 	.word	0x40000800
 8006d58:	40000c00 	.word	0x40000c00
 8006d5c:	40014000 	.word	0x40014000

08006d60 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	6839      	ldr	r1, [r7, #0]
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 fc8e 	bl	8007694 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a29      	ldr	r2, [pc, #164]	@ (8006e24 <HAL_TIM_PWM_Stop+0xc4>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d117      	bne.n	8006db2 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	6a1a      	ldr	r2, [r3, #32]
 8006d88:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006d8c:	4013      	ands	r3, r2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10f      	bne.n	8006db2 <HAL_TIM_PWM_Stop+0x52>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6a1a      	ldr	r2, [r3, #32]
 8006d98:	f240 4344 	movw	r3, #1092	@ 0x444
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d107      	bne.n	8006db2 <HAL_TIM_PWM_Stop+0x52>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006db0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6a1a      	ldr	r2, [r3, #32]
 8006db8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10f      	bne.n	8006de2 <HAL_TIM_PWM_Stop+0x82>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	6a1a      	ldr	r2, [r3, #32]
 8006dc8:	f240 4344 	movw	r3, #1092	@ 0x444
 8006dcc:	4013      	ands	r3, r2
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d107      	bne.n	8006de2 <HAL_TIM_PWM_Stop+0x82>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f022 0201 	bic.w	r2, r2, #1
 8006de0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d104      	bne.n	8006df2 <HAL_TIM_PWM_Stop+0x92>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006df0:	e013      	b.n	8006e1a <HAL_TIM_PWM_Stop+0xba>
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	d104      	bne.n	8006e02 <HAL_TIM_PWM_Stop+0xa2>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e00:	e00b      	b.n	8006e1a <HAL_TIM_PWM_Stop+0xba>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b08      	cmp	r3, #8
 8006e06:	d104      	bne.n	8006e12 <HAL_TIM_PWM_Stop+0xb2>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e10:	e003      	b.n	8006e1a <HAL_TIM_PWM_Stop+0xba>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3708      	adds	r7, #8
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	40010000 	.word	0x40010000

08006e28 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e34:	2300      	movs	r3, #0
 8006e36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d101      	bne.n	8006e46 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e42:	2302      	movs	r3, #2
 8006e44:	e0ae      	b.n	8006fa4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	2201      	movs	r2, #1
 8006e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2b0c      	cmp	r3, #12
 8006e52:	f200 809f 	bhi.w	8006f94 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006e56:	a201      	add	r2, pc, #4	@ (adr r2, 8006e5c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e5c:	08006e91 	.word	0x08006e91
 8006e60:	08006f95 	.word	0x08006f95
 8006e64:	08006f95 	.word	0x08006f95
 8006e68:	08006f95 	.word	0x08006f95
 8006e6c:	08006ed1 	.word	0x08006ed1
 8006e70:	08006f95 	.word	0x08006f95
 8006e74:	08006f95 	.word	0x08006f95
 8006e78:	08006f95 	.word	0x08006f95
 8006e7c:	08006f13 	.word	0x08006f13
 8006e80:	08006f95 	.word	0x08006f95
 8006e84:	08006f95 	.word	0x08006f95
 8006e88:	08006f95 	.word	0x08006f95
 8006e8c:	08006f53 	.word	0x08006f53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68b9      	ldr	r1, [r7, #8]
 8006e96:	4618      	mov	r0, r3
 8006e98:	f000 f9d6 	bl	8007248 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699a      	ldr	r2, [r3, #24]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f042 0208 	orr.w	r2, r2, #8
 8006eaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	699a      	ldr	r2, [r3, #24]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f022 0204 	bic.w	r2, r2, #4
 8006eba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6999      	ldr	r1, [r3, #24]
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	691a      	ldr	r2, [r3, #16]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	619a      	str	r2, [r3, #24]
      break;
 8006ece:	e064      	b.n	8006f9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68b9      	ldr	r1, [r7, #8]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fa1c 	bl	8007314 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	699a      	ldr	r2, [r3, #24]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006eea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	699a      	ldr	r2, [r3, #24]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006efa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6999      	ldr	r1, [r3, #24]
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	021a      	lsls	r2, r3, #8
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	430a      	orrs	r2, r1
 8006f0e:	619a      	str	r2, [r3, #24]
      break;
 8006f10:	e043      	b.n	8006f9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68b9      	ldr	r1, [r7, #8]
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 fa67 	bl	80073ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	69da      	ldr	r2, [r3, #28]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f042 0208 	orr.w	r2, r2, #8
 8006f2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	69da      	ldr	r2, [r3, #28]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f022 0204 	bic.w	r2, r2, #4
 8006f3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	69d9      	ldr	r1, [r3, #28]
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	691a      	ldr	r2, [r3, #16]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	430a      	orrs	r2, r1
 8006f4e:	61da      	str	r2, [r3, #28]
      break;
 8006f50:	e023      	b.n	8006f9a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68b9      	ldr	r1, [r7, #8]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 fab1 	bl	80074c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	69da      	ldr	r2, [r3, #28]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	69da      	ldr	r2, [r3, #28]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	69d9      	ldr	r1, [r3, #28]
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	021a      	lsls	r2, r3, #8
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	61da      	str	r2, [r3, #28]
      break;
 8006f92:	e002      	b.n	8006f9a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	75fb      	strb	r3, [r7, #23]
      break;
 8006f98:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006fa2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
 8006fb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d101      	bne.n	8006fc8 <HAL_TIM_ConfigClockSource+0x1c>
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	e0b4      	b.n	8007132 <HAL_TIM_ConfigClockSource+0x186>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006fe6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68ba      	ldr	r2, [r7, #8]
 8006ff6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007000:	d03e      	beq.n	8007080 <HAL_TIM_ConfigClockSource+0xd4>
 8007002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007006:	f200 8087 	bhi.w	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 800700a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800700e:	f000 8086 	beq.w	800711e <HAL_TIM_ConfigClockSource+0x172>
 8007012:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007016:	d87f      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007018:	2b70      	cmp	r3, #112	@ 0x70
 800701a:	d01a      	beq.n	8007052 <HAL_TIM_ConfigClockSource+0xa6>
 800701c:	2b70      	cmp	r3, #112	@ 0x70
 800701e:	d87b      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007020:	2b60      	cmp	r3, #96	@ 0x60
 8007022:	d050      	beq.n	80070c6 <HAL_TIM_ConfigClockSource+0x11a>
 8007024:	2b60      	cmp	r3, #96	@ 0x60
 8007026:	d877      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007028:	2b50      	cmp	r3, #80	@ 0x50
 800702a:	d03c      	beq.n	80070a6 <HAL_TIM_ConfigClockSource+0xfa>
 800702c:	2b50      	cmp	r3, #80	@ 0x50
 800702e:	d873      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007030:	2b40      	cmp	r3, #64	@ 0x40
 8007032:	d058      	beq.n	80070e6 <HAL_TIM_ConfigClockSource+0x13a>
 8007034:	2b40      	cmp	r3, #64	@ 0x40
 8007036:	d86f      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007038:	2b30      	cmp	r3, #48	@ 0x30
 800703a:	d064      	beq.n	8007106 <HAL_TIM_ConfigClockSource+0x15a>
 800703c:	2b30      	cmp	r3, #48	@ 0x30
 800703e:	d86b      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007040:	2b20      	cmp	r3, #32
 8007042:	d060      	beq.n	8007106 <HAL_TIM_ConfigClockSource+0x15a>
 8007044:	2b20      	cmp	r3, #32
 8007046:	d867      	bhi.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
 8007048:	2b00      	cmp	r3, #0
 800704a:	d05c      	beq.n	8007106 <HAL_TIM_ConfigClockSource+0x15a>
 800704c:	2b10      	cmp	r3, #16
 800704e:	d05a      	beq.n	8007106 <HAL_TIM_ConfigClockSource+0x15a>
 8007050:	e062      	b.n	8007118 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800705e:	683b      	ldr	r3, [r7, #0]
 8007060:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007062:	f000 faf7 	bl	8007654 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007074:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	609a      	str	r2, [r3, #8]
      break;
 800707e:	e04f      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007090:	f000 fae0 	bl	8007654 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689a      	ldr	r2, [r3, #8]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80070a2:	609a      	str	r2, [r3, #8]
      break;
 80070a4:	e03c      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070b2:	461a      	mov	r2, r3
 80070b4:	f000 fa54 	bl	8007560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2150      	movs	r1, #80	@ 0x50
 80070be:	4618      	mov	r0, r3
 80070c0:	f000 faad 	bl	800761e <TIM_ITRx_SetConfig>
      break;
 80070c4:	e02c      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070d2:	461a      	mov	r2, r3
 80070d4:	f000 fa73 	bl	80075be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	2160      	movs	r1, #96	@ 0x60
 80070de:	4618      	mov	r0, r3
 80070e0:	f000 fa9d 	bl	800761e <TIM_ITRx_SetConfig>
      break;
 80070e4:	e01c      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070f2:	461a      	mov	r2, r3
 80070f4:	f000 fa34 	bl	8007560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2140      	movs	r1, #64	@ 0x40
 80070fe:	4618      	mov	r0, r3
 8007100:	f000 fa8d 	bl	800761e <TIM_ITRx_SetConfig>
      break;
 8007104:	e00c      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4619      	mov	r1, r3
 8007110:	4610      	mov	r0, r2
 8007112:	f000 fa84 	bl	800761e <TIM_ITRx_SetConfig>
      break;
 8007116:	e003      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007118:	2301      	movs	r3, #1
 800711a:	73fb      	strb	r3, [r7, #15]
      break;
 800711c:	e000      	b.n	8007120 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800711e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007130:	7bfb      	ldrb	r3, [r7, #15]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
	...

0800713c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800713c:	b480      	push	{r7}
 800713e:	b085      	sub	sp, #20
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
 8007144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a37      	ldr	r2, [pc, #220]	@ (800722c <TIM_Base_SetConfig+0xf0>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d00f      	beq.n	8007174 <TIM_Base_SetConfig+0x38>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800715a:	d00b      	beq.n	8007174 <TIM_Base_SetConfig+0x38>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a34      	ldr	r2, [pc, #208]	@ (8007230 <TIM_Base_SetConfig+0xf4>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d007      	beq.n	8007174 <TIM_Base_SetConfig+0x38>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a33      	ldr	r2, [pc, #204]	@ (8007234 <TIM_Base_SetConfig+0xf8>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d003      	beq.n	8007174 <TIM_Base_SetConfig+0x38>
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a32      	ldr	r2, [pc, #200]	@ (8007238 <TIM_Base_SetConfig+0xfc>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d108      	bne.n	8007186 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800717a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	4313      	orrs	r3, r2
 8007184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a28      	ldr	r2, [pc, #160]	@ (800722c <TIM_Base_SetConfig+0xf0>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d01b      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007194:	d017      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a25      	ldr	r2, [pc, #148]	@ (8007230 <TIM_Base_SetConfig+0xf4>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d013      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a24      	ldr	r2, [pc, #144]	@ (8007234 <TIM_Base_SetConfig+0xf8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00f      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a23      	ldr	r2, [pc, #140]	@ (8007238 <TIM_Base_SetConfig+0xfc>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d00b      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a22      	ldr	r2, [pc, #136]	@ (800723c <TIM_Base_SetConfig+0x100>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d007      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a21      	ldr	r2, [pc, #132]	@ (8007240 <TIM_Base_SetConfig+0x104>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d003      	beq.n	80071c6 <TIM_Base_SetConfig+0x8a>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a20      	ldr	r2, [pc, #128]	@ (8007244 <TIM_Base_SetConfig+0x108>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d108      	bne.n	80071d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80071cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	68db      	ldr	r3, [r3, #12]
 80071d2:	68fa      	ldr	r2, [r7, #12]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	689a      	ldr	r2, [r3, #8]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a0c      	ldr	r2, [pc, #48]	@ (800722c <TIM_Base_SetConfig+0xf0>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d103      	bne.n	8007206 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	691a      	ldr	r2, [r3, #16]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f043 0204 	orr.w	r2, r3, #4
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2201      	movs	r2, #1
 8007216:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	601a      	str	r2, [r3, #0]
}
 800721e:	bf00      	nop
 8007220:	3714      	adds	r7, #20
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40010000 	.word	0x40010000
 8007230:	40000400 	.word	0x40000400
 8007234:	40000800 	.word	0x40000800
 8007238:	40000c00 	.word	0x40000c00
 800723c:	40014000 	.word	0x40014000
 8007240:	40014400 	.word	0x40014400
 8007244:	40014800 	.word	0x40014800

08007248 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007248:	b480      	push	{r7}
 800724a:	b087      	sub	sp, #28
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a1b      	ldr	r3, [r3, #32]
 8007256:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a1b      	ldr	r3, [r3, #32]
 800725c:	f023 0201 	bic.w	r2, r3, #1
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	685b      	ldr	r3, [r3, #4]
 8007268:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f023 0303 	bic.w	r3, r3, #3
 800727e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	f023 0302 	bic.w	r3, r3, #2
 8007290:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	4313      	orrs	r3, r2
 800729a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	4a1c      	ldr	r2, [pc, #112]	@ (8007310 <TIM_OC1_SetConfig+0xc8>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d10c      	bne.n	80072be <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	f023 0308 	bic.w	r3, r3, #8
 80072aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	697a      	ldr	r2, [r7, #20]
 80072b2:	4313      	orrs	r3, r2
 80072b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072b6:	697b      	ldr	r3, [r7, #20]
 80072b8:	f023 0304 	bic.w	r3, r3, #4
 80072bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a13      	ldr	r2, [pc, #76]	@ (8007310 <TIM_OC1_SetConfig+0xc8>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d111      	bne.n	80072ea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80072d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	695b      	ldr	r3, [r3, #20]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	4313      	orrs	r3, r2
 80072de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	693a      	ldr	r2, [r7, #16]
 80072ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68fa      	ldr	r2, [r7, #12]
 80072f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	685a      	ldr	r2, [r3, #4]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	621a      	str	r2, [r3, #32]
}
 8007304:	bf00      	nop
 8007306:	371c      	adds	r7, #28
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	40010000 	.word	0x40010000

08007314 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007314:	b480      	push	{r7}
 8007316:	b087      	sub	sp, #28
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a1b      	ldr	r3, [r3, #32]
 8007322:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a1b      	ldr	r3, [r3, #32]
 8007328:	f023 0210 	bic.w	r2, r3, #16
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	699b      	ldr	r3, [r3, #24]
 800733a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007342:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800734a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	021b      	lsls	r3, r3, #8
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	4313      	orrs	r3, r2
 8007356:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007358:	697b      	ldr	r3, [r7, #20]
 800735a:	f023 0320 	bic.w	r3, r3, #32
 800735e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	011b      	lsls	r3, r3, #4
 8007366:	697a      	ldr	r2, [r7, #20]
 8007368:	4313      	orrs	r3, r2
 800736a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a1e      	ldr	r2, [pc, #120]	@ (80073e8 <TIM_OC2_SetConfig+0xd4>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d10d      	bne.n	8007390 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800737a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	011b      	lsls	r3, r3, #4
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800738e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a15      	ldr	r2, [pc, #84]	@ (80073e8 <TIM_OC2_SetConfig+0xd4>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d113      	bne.n	80073c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800739e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80073a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	695b      	ldr	r3, [r3, #20]
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	693a      	ldr	r2, [r7, #16]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	693a      	ldr	r2, [r7, #16]
 80073bc:	4313      	orrs	r3, r2
 80073be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	697a      	ldr	r2, [r7, #20]
 80073d8:	621a      	str	r2, [r3, #32]
}
 80073da:	bf00      	nop
 80073dc:	371c      	adds	r7, #28
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	40010000 	.word	0x40010000

080073ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b087      	sub	sp, #28
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
 80073f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a1b      	ldr	r3, [r3, #32]
 80073fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	69db      	ldr	r3, [r3, #28]
 8007412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800741a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	f023 0303 	bic.w	r3, r3, #3
 8007422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	68fa      	ldr	r2, [r7, #12]
 800742a:	4313      	orrs	r3, r2
 800742c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007434:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	021b      	lsls	r3, r3, #8
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	4313      	orrs	r3, r2
 8007440:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a1d      	ldr	r2, [pc, #116]	@ (80074bc <TIM_OC3_SetConfig+0xd0>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d10d      	bne.n	8007466 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800744a:	697b      	ldr	r3, [r7, #20]
 800744c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007450:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	021b      	lsls	r3, r3, #8
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a14      	ldr	r2, [pc, #80]	@ (80074bc <TIM_OC3_SetConfig+0xd0>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d113      	bne.n	8007496 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007474:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800747c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	695b      	ldr	r3, [r3, #20]
 8007482:	011b      	lsls	r3, r3, #4
 8007484:	693a      	ldr	r2, [r7, #16]
 8007486:	4313      	orrs	r3, r2
 8007488:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	011b      	lsls	r3, r3, #4
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	4313      	orrs	r3, r2
 8007494:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	693a      	ldr	r2, [r7, #16]
 800749a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	68fa      	ldr	r2, [r7, #12]
 80074a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	685a      	ldr	r2, [r3, #4]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	621a      	str	r2, [r3, #32]
}
 80074b0:	bf00      	nop
 80074b2:	371c      	adds	r7, #28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr
 80074bc:	40010000 	.word	0x40010000

080074c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b087      	sub	sp, #28
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
 80074c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a1b      	ldr	r3, [r3, #32]
 80074ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	021b      	lsls	r3, r3, #8
 80074fe:	68fa      	ldr	r2, [r7, #12]
 8007500:	4313      	orrs	r3, r2
 8007502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800750a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	031b      	lsls	r3, r3, #12
 8007512:	693a      	ldr	r2, [r7, #16]
 8007514:	4313      	orrs	r3, r2
 8007516:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	4a10      	ldr	r2, [pc, #64]	@ (800755c <TIM_OC4_SetConfig+0x9c>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d109      	bne.n	8007534 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007520:	697b      	ldr	r3, [r7, #20]
 8007522:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007526:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	019b      	lsls	r3, r3, #6
 800752e:	697a      	ldr	r2, [r7, #20]
 8007530:	4313      	orrs	r3, r2
 8007532:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68fa      	ldr	r2, [r7, #12]
 800753e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	693a      	ldr	r2, [r7, #16]
 800754c:	621a      	str	r2, [r3, #32]
}
 800754e:	bf00      	nop
 8007550:	371c      	adds	r7, #28
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	40010000 	.word	0x40010000

08007560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007560:	b480      	push	{r7}
 8007562:	b087      	sub	sp, #28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6a1b      	ldr	r3, [r3, #32]
 8007570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	f023 0201 	bic.w	r2, r3, #1
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800758a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	011b      	lsls	r3, r3, #4
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	4313      	orrs	r3, r2
 8007594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	f023 030a 	bic.w	r3, r3, #10
 800759c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800759e:	697a      	ldr	r2, [r7, #20]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	4313      	orrs	r3, r2
 80075a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	693a      	ldr	r2, [r7, #16]
 80075aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	621a      	str	r2, [r3, #32]
}
 80075b2:	bf00      	nop
 80075b4:	371c      	adds	r7, #28
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr

080075be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075be:	b480      	push	{r7}
 80075c0:	b087      	sub	sp, #28
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	60f8      	str	r0, [r7, #12]
 80075c6:	60b9      	str	r1, [r7, #8]
 80075c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6a1b      	ldr	r3, [r3, #32]
 80075ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a1b      	ldr	r3, [r3, #32]
 80075d4:	f023 0210 	bic.w	r2, r3, #16
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80075e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	031b      	lsls	r3, r3, #12
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075f4:	697b      	ldr	r3, [r7, #20]
 80075f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80075fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	011b      	lsls	r3, r3, #4
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	4313      	orrs	r3, r2
 8007604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	693a      	ldr	r2, [r7, #16]
 800760a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	621a      	str	r2, [r3, #32]
}
 8007612:	bf00      	nop
 8007614:	371c      	adds	r7, #28
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800761e:	b480      	push	{r7}
 8007620:	b085      	sub	sp, #20
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007634:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	4313      	orrs	r3, r2
 800763c:	f043 0307 	orr.w	r3, r3, #7
 8007640:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	609a      	str	r2, [r3, #8]
}
 8007648:	bf00      	nop
 800764a:	3714      	adds	r7, #20
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007654:	b480      	push	{r7}
 8007656:	b087      	sub	sp, #28
 8007658:	af00      	add	r7, sp, #0
 800765a:	60f8      	str	r0, [r7, #12]
 800765c:	60b9      	str	r1, [r7, #8]
 800765e:	607a      	str	r2, [r7, #4]
 8007660:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800766e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	021a      	lsls	r2, r3, #8
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	431a      	orrs	r2, r3
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	4313      	orrs	r3, r2
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	4313      	orrs	r3, r2
 8007680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	609a      	str	r2, [r3, #8]
}
 8007688:	bf00      	nop
 800768a:	371c      	adds	r7, #28
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr

08007694 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007694:	b480      	push	{r7}
 8007696:	b087      	sub	sp, #28
 8007698:	af00      	add	r7, sp, #0
 800769a:	60f8      	str	r0, [r7, #12]
 800769c:	60b9      	str	r1, [r7, #8]
 800769e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f003 031f 	and.w	r3, r3, #31
 80076a6:	2201      	movs	r2, #1
 80076a8:	fa02 f303 	lsl.w	r3, r2, r3
 80076ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a1a      	ldr	r2, [r3, #32]
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	43db      	mvns	r3, r3
 80076b6:	401a      	ands	r2, r3
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	6a1a      	ldr	r2, [r3, #32]
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	f003 031f 	and.w	r3, r3, #31
 80076c6:	6879      	ldr	r1, [r7, #4]
 80076c8:	fa01 f303 	lsl.w	r3, r1, r3
 80076cc:	431a      	orrs	r2, r3
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	621a      	str	r2, [r3, #32]
}
 80076d2:	bf00      	nop
 80076d4:	371c      	adds	r7, #28
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
	...

080076e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076f0:	2b01      	cmp	r3, #1
 80076f2:	d101      	bne.n	80076f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80076f4:	2302      	movs	r3, #2
 80076f6:	e050      	b.n	800779a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2202      	movs	r2, #2
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800771e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	4313      	orrs	r3, r2
 8007728:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a1c      	ldr	r2, [pc, #112]	@ (80077a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d018      	beq.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007744:	d013      	beq.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a18      	ldr	r2, [pc, #96]	@ (80077ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d00e      	beq.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a16      	ldr	r2, [pc, #88]	@ (80077b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d009      	beq.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a15      	ldr	r2, [pc, #84]	@ (80077b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d004      	beq.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a13      	ldr	r2, [pc, #76]	@ (80077b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d10c      	bne.n	8007788 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800776e:	68bb      	ldr	r3, [r7, #8]
 8007770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007774:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	68ba      	ldr	r2, [r7, #8]
 800777c:	4313      	orrs	r3, r2
 800777e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3714      	adds	r7, #20
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	40010000 	.word	0x40010000
 80077ac:	40000400 	.word	0x40000400
 80077b0:	40000800 	.word	0x40000800
 80077b4:	40000c00 	.word	0x40000c00
 80077b8:	40014000 	.word	0x40014000

080077bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077bc:	b084      	sub	sp, #16
 80077be:	b580      	push	{r7, lr}
 80077c0:	b084      	sub	sp, #16
 80077c2:	af00      	add	r7, sp, #0
 80077c4:	6078      	str	r0, [r7, #4]
 80077c6:	f107 001c 	add.w	r0, r7, #28
 80077ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077ce:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d123      	bne.n	800781e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077da:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80077ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68db      	ldr	r3, [r3, #12]
 80077f6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80077fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007802:	2b01      	cmp	r3, #1
 8007804:	d105      	bne.n	8007812 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f9dc 	bl	8007bd0 <USB_CoreReset>
 8007818:	4603      	mov	r3, r0
 800781a:	73fb      	strb	r3, [r7, #15]
 800781c:	e01b      	b.n	8007856 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68db      	ldr	r3, [r3, #12]
 8007822:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f9d0 	bl	8007bd0 <USB_CoreReset>
 8007830:	4603      	mov	r3, r0
 8007832:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007834:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007838:	2b00      	cmp	r3, #0
 800783a:	d106      	bne.n	800784a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007840:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	639a      	str	r2, [r3, #56]	@ 0x38
 8007848:	e005      	b.n	8007856 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800784e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007856:	7fbb      	ldrb	r3, [r7, #30]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d10b      	bne.n	8007874 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f043 0206 	orr.w	r2, r3, #6
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	689b      	ldr	r3, [r3, #8]
 800786c:	f043 0220 	orr.w	r2, r3, #32
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007874:	7bfb      	ldrb	r3, [r7, #15]
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007880:	b004      	add	sp, #16
 8007882:	4770      	bx	lr

08007884 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f043 0201 	orr.w	r2, r3, #1
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	370c      	adds	r7, #12
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr

080078a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80078a6:	b480      	push	{r7}
 80078a8:	b083      	sub	sp, #12
 80078aa:	af00      	add	r7, sp, #0
 80078ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	f023 0201 	bic.w	r2, r3, #1
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	370c      	adds	r7, #12
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80078e4:	78fb      	ldrb	r3, [r7, #3]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d115      	bne.n	8007916 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078f6:	200a      	movs	r0, #10
 80078f8:	f7fa f91a 	bl	8001b30 <HAL_Delay>
      ms += 10U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	330a      	adds	r3, #10
 8007900:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f956 	bl	8007bb4 <USB_GetMode>
 8007908:	4603      	mov	r3, r0
 800790a:	2b01      	cmp	r3, #1
 800790c:	d01e      	beq.n	800794c <USB_SetCurrentMode+0x84>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2bc7      	cmp	r3, #199	@ 0xc7
 8007912:	d9f0      	bls.n	80078f6 <USB_SetCurrentMode+0x2e>
 8007914:	e01a      	b.n	800794c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007916:	78fb      	ldrb	r3, [r7, #3]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d115      	bne.n	8007948 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	68db      	ldr	r3, [r3, #12]
 8007920:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007928:	200a      	movs	r0, #10
 800792a:	f7fa f901 	bl	8001b30 <HAL_Delay>
      ms += 10U;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	330a      	adds	r3, #10
 8007932:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f93d 	bl	8007bb4 <USB_GetMode>
 800793a:	4603      	mov	r3, r0
 800793c:	2b00      	cmp	r3, #0
 800793e:	d005      	beq.n	800794c <USB_SetCurrentMode+0x84>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2bc7      	cmp	r3, #199	@ 0xc7
 8007944:	d9f0      	bls.n	8007928 <USB_SetCurrentMode+0x60>
 8007946:	e001      	b.n	800794c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	e005      	b.n	8007958 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2bc8      	cmp	r3, #200	@ 0xc8
 8007950:	d101      	bne.n	8007956 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e000      	b.n	8007958 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007960:	b480      	push	{r7}
 8007962:	b085      	sub	sp, #20
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800796a:	2300      	movs	r3, #0
 800796c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	3301      	adds	r3, #1
 8007972:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800797a:	d901      	bls.n	8007980 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800797c:	2303      	movs	r3, #3
 800797e:	e01b      	b.n	80079b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	691b      	ldr	r3, [r3, #16]
 8007984:	2b00      	cmp	r3, #0
 8007986:	daf2      	bge.n	800796e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	019b      	lsls	r3, r3, #6
 8007990:	f043 0220 	orr.w	r2, r3, #32
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	3301      	adds	r3, #1
 800799c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079a4:	d901      	bls.n	80079aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e006      	b.n	80079b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	f003 0320 	and.w	r3, r3, #32
 80079b2:	2b20      	cmp	r3, #32
 80079b4:	d0f0      	beq.n	8007998 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	3714      	adds	r7, #20
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b085      	sub	sp, #20
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	3301      	adds	r3, #1
 80079d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80079dc:	d901      	bls.n	80079e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e018      	b.n	8007a14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	daf2      	bge.n	80079d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80079ea:	2300      	movs	r3, #0
 80079ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2210      	movs	r2, #16
 80079f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	3301      	adds	r3, #1
 80079f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007a00:	d901      	bls.n	8007a06 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e006      	b.n	8007a14 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	691b      	ldr	r3, [r3, #16]
 8007a0a:	f003 0310 	and.w	r3, r3, #16
 8007a0e:	2b10      	cmp	r3, #16
 8007a10:	d0f0      	beq.n	80079f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b089      	sub	sp, #36	@ 0x24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	4611      	mov	r1, r2
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	460b      	mov	r3, r1
 8007a30:	71fb      	strb	r3, [r7, #7]
 8007a32:	4613      	mov	r3, r2
 8007a34:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007a3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d123      	bne.n	8007a8e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007a46:	88bb      	ldrh	r3, [r7, #4]
 8007a48:	3303      	adds	r3, #3
 8007a4a:	089b      	lsrs	r3, r3, #2
 8007a4c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007a4e:	2300      	movs	r3, #0
 8007a50:	61bb      	str	r3, [r7, #24]
 8007a52:	e018      	b.n	8007a86 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007a54:	79fb      	ldrb	r3, [r7, #7]
 8007a56:	031a      	lsls	r2, r3, #12
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a60:	461a      	mov	r2, r3
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	3301      	adds	r3, #1
 8007a72:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	3301      	adds	r3, #1
 8007a78:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007a7a:	69fb      	ldr	r3, [r7, #28]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	3301      	adds	r3, #1
 8007a84:	61bb      	str	r3, [r7, #24]
 8007a86:	69ba      	ldr	r2, [r7, #24]
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d3e2      	bcc.n	8007a54 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3724      	adds	r7, #36	@ 0x24
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b08b      	sub	sp, #44	@ 0x2c
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007ab2:	88fb      	ldrh	r3, [r7, #6]
 8007ab4:	089b      	lsrs	r3, r3, #2
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007aba:	88fb      	ldrh	r3, [r7, #6]
 8007abc:	f003 0303 	and.w	r3, r3, #3
 8007ac0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	623b      	str	r3, [r7, #32]
 8007ac6:	e014      	b.n	8007af2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007ac8:	69bb      	ldr	r3, [r7, #24]
 8007aca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad2:	601a      	str	r2, [r3, #0]
    pDest++;
 8007ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007adc:	3301      	adds	r3, #1
 8007ade:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ae8:	3301      	adds	r3, #1
 8007aea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	3301      	adds	r3, #1
 8007af0:	623b      	str	r3, [r7, #32]
 8007af2:	6a3a      	ldr	r2, [r7, #32]
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d3e6      	bcc.n	8007ac8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007afa:	8bfb      	ldrh	r3, [r7, #30]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d01e      	beq.n	8007b3e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007b00:	2300      	movs	r3, #0
 8007b02:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007b04:	69bb      	ldr	r3, [r7, #24]
 8007b06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b0a:	461a      	mov	r2, r3
 8007b0c:	f107 0310 	add.w	r3, r7, #16
 8007b10:	6812      	ldr	r2, [r2, #0]
 8007b12:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	6a3b      	ldr	r3, [r7, #32]
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8007b20:	b2da      	uxtb	r2, r3
 8007b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b24:	701a      	strb	r2, [r3, #0]
      i++;
 8007b26:	6a3b      	ldr	r3, [r7, #32]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	623b      	str	r3, [r7, #32]
      pDest++;
 8007b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2e:	3301      	adds	r3, #1
 8007b30:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007b32:	8bfb      	ldrh	r3, [r7, #30]
 8007b34:	3b01      	subs	r3, #1
 8007b36:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007b38:	8bfb      	ldrh	r3, [r7, #30]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d1ea      	bne.n	8007b14 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	372c      	adds	r7, #44	@ 0x2c
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	699b      	ldr	r3, [r3, #24]
 8007b5e:	68fa      	ldr	r2, [r7, #12]
 8007b60:	4013      	ands	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007b64:	68fb      	ldr	r3, [r7, #12]
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3714      	adds	r7, #20
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b085      	sub	sp, #20
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8007b82:	78fb      	ldrb	r3, [r7, #3]
 8007b84:	015a      	lsls	r2, r3, #5
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	4413      	add	r3, r2
 8007b8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8007b92:	78fb      	ldrb	r3, [r7, #3]
 8007b94:	015a      	lsls	r2, r3, #5
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	4413      	add	r3, r2
 8007b9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	4013      	ands	r3, r2
 8007ba4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ba6:	68bb      	ldr	r3, [r7, #8]
}
 8007ba8:	4618      	mov	r0, r3
 8007baa:	3714      	adds	r7, #20
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b083      	sub	sp, #12
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	695b      	ldr	r3, [r3, #20]
 8007bc0:	f003 0301 	and.w	r3, r3, #1
}
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	370c      	adds	r7, #12
 8007bc8:	46bd      	mov	sp, r7
 8007bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bce:	4770      	bx	lr

08007bd0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	3301      	adds	r3, #1
 8007be0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007be8:	d901      	bls.n	8007bee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007bea:	2303      	movs	r3, #3
 8007bec:	e022      	b.n	8007c34 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	daf2      	bge.n	8007bdc <USB_CoreReset+0xc>

  count = 10U;
 8007bf6:	230a      	movs	r3, #10
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007bfa:	e002      	b.n	8007c02 <USB_CoreReset+0x32>
  {
    count--;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d1f9      	bne.n	8007bfc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	691b      	ldr	r3, [r3, #16]
 8007c0c:	f043 0201 	orr.w	r2, r3, #1
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	3301      	adds	r3, #1
 8007c18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c20:	d901      	bls.n	8007c26 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007c22:	2303      	movs	r3, #3
 8007c24:	e006      	b.n	8007c34 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	f003 0301 	and.w	r3, r3, #1
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d0f0      	beq.n	8007c14 <USB_CoreReset+0x44>

  return HAL_OK;
 8007c32:	2300      	movs	r3, #0
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3714      	adds	r7, #20
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3e:	4770      	bx	lr

08007c40 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c40:	b084      	sub	sp, #16
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007c4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c60:	461a      	mov	r2, r3
 8007c62:	2300      	movs	r3, #0
 8007c64:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c76:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c82:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d119      	bne.n	8007cca <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007c96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c9a:	2b01      	cmp	r3, #1
 8007c9c:	d10a      	bne.n	8007cb4 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68fa      	ldr	r2, [r7, #12]
 8007ca8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007cac:	f043 0304 	orr.w	r3, r3, #4
 8007cb0:	6013      	str	r3, [r2, #0]
 8007cb2:	e014      	b.n	8007cde <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007cc2:	f023 0304 	bic.w	r3, r3, #4
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	e009      	b.n	8007cde <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007cd8:	f023 0304 	bic.w	r3, r3, #4
 8007cdc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cde:	2110      	movs	r1, #16
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f7ff fe3d 	bl	8007960 <USB_FlushTxFifo>
 8007ce6:	4603      	mov	r3, r0
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d001      	beq.n	8007cf0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7ff fe67 	bl	80079c4 <USB_FlushRxFifo>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d001      	beq.n	8007d00 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007d00:	2300      	movs	r3, #0
 8007d02:	613b      	str	r3, [r7, #16]
 8007d04:	e015      	b.n	8007d32 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d12:	461a      	mov	r2, r3
 8007d14:	f04f 33ff 	mov.w	r3, #4294967295
 8007d18:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	015a      	lsls	r2, r3, #5
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	4413      	add	r3, r2
 8007d22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d26:	461a      	mov	r2, r3
 8007d28:	2300      	movs	r3, #0
 8007d2a:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	3301      	adds	r3, #1
 8007d30:	613b      	str	r3, [r7, #16]
 8007d32:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007d36:	461a      	mov	r2, r3
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d3e3      	bcc.n	8007d06 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f04f 32ff 	mov.w	r2, #4294967295
 8007d4a:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2280      	movs	r2, #128	@ 0x80
 8007d50:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a0e      	ldr	r2, [pc, #56]	@ (8007d90 <USB_HostInit+0x150>)
 8007d56:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8007d94 <USB_HostInit+0x154>)
 8007d5c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007d60:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d105      	bne.n	8007d74 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	699b      	ldr	r3, [r3, #24]
 8007d6c:	f043 0210 	orr.w	r2, r3, #16
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	699a      	ldr	r2, [r3, #24]
 8007d78:	4b07      	ldr	r3, [pc, #28]	@ (8007d98 <USB_HostInit+0x158>)
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3718      	adds	r7, #24
 8007d86:	46bd      	mov	sp, r7
 8007d88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d8c:	b004      	add	sp, #16
 8007d8e:	4770      	bx	lr
 8007d90:	00600080 	.word	0x00600080
 8007d94:	004000e0 	.word	0x004000e0
 8007d98:	a3200008 	.word	0xa3200008

08007d9c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	460b      	mov	r3, r1
 8007da6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007dba:	f023 0303 	bic.w	r3, r3, #3
 8007dbe:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	78fb      	ldrb	r3, [r7, #3]
 8007dca:	f003 0303 	and.w	r3, r3, #3
 8007dce:	68f9      	ldr	r1, [r7, #12]
 8007dd0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007dd4:	4313      	orrs	r3, r2
 8007dd6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007dd8:	78fb      	ldrb	r3, [r7, #3]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d107      	bne.n	8007dee <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007de4:	461a      	mov	r2, r3
 8007de6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007dea:	6053      	str	r3, [r2, #4]
 8007dec:	e00c      	b.n	8007e08 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007dee:	78fb      	ldrb	r3, [r7, #3]
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	d107      	bne.n	8007e04 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007e00:	6053      	str	r3, [r2, #4]
 8007e02:	e001      	b.n	8007e08 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8007e04:	2301      	movs	r3, #1
 8007e06:	e000      	b.n	8007e0a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007e08:	2300      	movs	r3, #0
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3714      	adds	r7, #20
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr

08007e16 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b084      	sub	sp, #16
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007e22:	2300      	movs	r3, #0
 8007e24:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007e36:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007e40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e44:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007e46:	2064      	movs	r0, #100	@ 0x64
 8007e48:	f7f9 fe72 	bl	8001b30 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e58:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007e5a:	200a      	movs	r0, #10
 8007e5c:	f7f9 fe68 	bl	8001b30 <HAL_Delay>

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3710      	adds	r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007e6a:	b480      	push	{r7}
 8007e6c:	b085      	sub	sp, #20
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	6078      	str	r0, [r7, #4]
 8007e72:	460b      	mov	r3, r1
 8007e74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8007e8e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d109      	bne.n	8007eae <USB_DriveVbus+0x44>
 8007e9a:	78fb      	ldrb	r3, [r7, #3]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d106      	bne.n	8007eae <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	68fa      	ldr	r2, [r7, #12]
 8007ea4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007ea8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007eac:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eb8:	d109      	bne.n	8007ece <USB_DriveVbus+0x64>
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d106      	bne.n	8007ece <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007ec8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ecc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	0c5b      	lsrs	r3, r3, #17
 8007efa:	f003 0303 	and.w	r3, r3, #3
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3714      	adds	r7, #20
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr

08007f0a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007f0a:	b480      	push	{r7}
 8007f0c:	b085      	sub	sp, #20
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007f1c:	689b      	ldr	r3, [r3, #8]
 8007f1e:	b29b      	uxth	r3, r3
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b088      	sub	sp, #32
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	4608      	mov	r0, r1
 8007f36:	4611      	mov	r1, r2
 8007f38:	461a      	mov	r2, r3
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	70fb      	strb	r3, [r7, #3]
 8007f3e:	460b      	mov	r3, r1
 8007f40:	70bb      	strb	r3, [r7, #2]
 8007f42:	4613      	mov	r3, r2
 8007f44:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007f46:	2300      	movs	r3, #0
 8007f48:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007f4e:	78fb      	ldrb	r3, [r7, #3]
 8007f50:	015a      	lsls	r2, r3, #5
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	4413      	add	r3, r2
 8007f56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f60:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007f62:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d867      	bhi.n	800803a <USB_HC_Init+0x10e>
 8007f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f70 <USB_HC_Init+0x44>)
 8007f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f70:	08007f81 	.word	0x08007f81
 8007f74:	08007ffd 	.word	0x08007ffd
 8007f78:	08007f81 	.word	0x08007f81
 8007f7c:	08007fbf 	.word	0x08007fbf
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007f80:	78fb      	ldrb	r3, [r7, #3]
 8007f82:	015a      	lsls	r2, r3, #5
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007f92:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007f94:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	da51      	bge.n	8008040 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007f9c:	78fb      	ldrb	r3, [r7, #3]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	78fa      	ldrb	r2, [r7, #3]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	693a      	ldr	r2, [r7, #16]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fba:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8007fbc:	e040      	b.n	8008040 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007fbe:	78fb      	ldrb	r3, [r7, #3]
 8007fc0:	015a      	lsls	r2, r3, #5
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fca:	461a      	mov	r2, r3
 8007fcc:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007fd0:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007fd2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	da34      	bge.n	8008044 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007fda:	78fb      	ldrb	r3, [r7, #3]
 8007fdc:	015a      	lsls	r2, r3, #5
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	78fa      	ldrb	r2, [r7, #3]
 8007fea:	0151      	lsls	r1, r2, #5
 8007fec:	693a      	ldr	r2, [r7, #16]
 8007fee:	440a      	add	r2, r1
 8007ff0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ff8:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007ffa:	e023      	b.n	8008044 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007ffc:	78fb      	ldrb	r3, [r7, #3]
 8007ffe:	015a      	lsls	r2, r3, #5
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	4413      	add	r3, r2
 8008004:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008008:	461a      	mov	r2, r3
 800800a:	f240 2325 	movw	r3, #549	@ 0x225
 800800e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008010:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008014:	2b00      	cmp	r3, #0
 8008016:	da17      	bge.n	8008048 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008018:	78fb      	ldrb	r3, [r7, #3]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	693b      	ldr	r3, [r7, #16]
 800801e:	4413      	add	r3, r2
 8008020:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008024:	68db      	ldr	r3, [r3, #12]
 8008026:	78fa      	ldrb	r2, [r7, #3]
 8008028:	0151      	lsls	r1, r2, #5
 800802a:	693a      	ldr	r2, [r7, #16]
 800802c:	440a      	add	r2, r1
 800802e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008032:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008036:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008038:	e006      	b.n	8008048 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800803a:	2301      	movs	r3, #1
 800803c:	77fb      	strb	r3, [r7, #31]
      break;
 800803e:	e004      	b.n	800804a <USB_HC_Init+0x11e>
      break;
 8008040:	bf00      	nop
 8008042:	e002      	b.n	800804a <USB_HC_Init+0x11e>
      break;
 8008044:	bf00      	nop
 8008046:	e000      	b.n	800804a <USB_HC_Init+0x11e>
      break;
 8008048:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800804a:	78fb      	ldrb	r3, [r7, #3]
 800804c:	015a      	lsls	r2, r3, #5
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	4413      	add	r3, r2
 8008052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008056:	461a      	mov	r2, r3
 8008058:	2300      	movs	r3, #0
 800805a:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800805c:	78fb      	ldrb	r3, [r7, #3]
 800805e:	015a      	lsls	r2, r3, #5
 8008060:	693b      	ldr	r3, [r7, #16]
 8008062:	4413      	add	r3, r2
 8008064:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	78fa      	ldrb	r2, [r7, #3]
 800806c:	0151      	lsls	r1, r2, #5
 800806e:	693a      	ldr	r2, [r7, #16]
 8008070:	440a      	add	r2, r1
 8008072:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008076:	f043 0302 	orr.w	r3, r3, #2
 800807a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008082:	699a      	ldr	r2, [r3, #24]
 8008084:	78fb      	ldrb	r3, [r7, #3]
 8008086:	f003 030f 	and.w	r3, r3, #15
 800808a:	2101      	movs	r1, #1
 800808c:	fa01 f303 	lsl.w	r3, r1, r3
 8008090:	6939      	ldr	r1, [r7, #16]
 8008092:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008096:	4313      	orrs	r3, r2
 8008098:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	699b      	ldr	r3, [r3, #24]
 800809e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80080a6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	da03      	bge.n	80080b6 <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80080ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080b2:	61bb      	str	r3, [r7, #24]
 80080b4:	e001      	b.n	80080ba <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 80080b6:	2300      	movs	r3, #0
 80080b8:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7ff ff0e 	bl	8007edc <USB_GetHostSpeed>
 80080c0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80080c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80080c6:	2b02      	cmp	r3, #2
 80080c8:	d106      	bne.n	80080d8 <USB_HC_Init+0x1ac>
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2b02      	cmp	r3, #2
 80080ce:	d003      	beq.n	80080d8 <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80080d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80080d4:	617b      	str	r3, [r7, #20]
 80080d6:	e001      	b.n	80080dc <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80080d8:	2300      	movs	r3, #0
 80080da:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080dc:	787b      	ldrb	r3, [r7, #1]
 80080de:	059b      	lsls	r3, r3, #22
 80080e0:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80080e4:	78bb      	ldrb	r3, [r7, #2]
 80080e6:	02db      	lsls	r3, r3, #11
 80080e8:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80080ec:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80080ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80080f2:	049b      	lsls	r3, r3, #18
 80080f4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80080f8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80080fa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80080fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008100:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	431a      	orrs	r2, r3
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800810a:	78fa      	ldrb	r2, [r7, #3]
 800810c:	0151      	lsls	r1, r2, #5
 800810e:	693a      	ldr	r2, [r7, #16]
 8008110:	440a      	add	r2, r1
 8008112:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800811a:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800811c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008120:	2b03      	cmp	r3, #3
 8008122:	d003      	beq.n	800812c <USB_HC_Init+0x200>
 8008124:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008128:	2b01      	cmp	r3, #1
 800812a:	d10f      	bne.n	800814c <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800812c:	78fb      	ldrb	r3, [r7, #3]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	4413      	add	r3, r2
 8008134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	78fa      	ldrb	r2, [r7, #3]
 800813c:	0151      	lsls	r1, r2, #5
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	440a      	add	r2, r1
 8008142:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008146:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800814a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800814c:	7ffb      	ldrb	r3, [r7, #31]
}
 800814e:	4618      	mov	r0, r3
 8008150:	3720      	adds	r7, #32
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop

08008158 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b08c      	sub	sp, #48	@ 0x30
 800815c:	af02      	add	r7, sp, #8
 800815e:	60f8      	str	r0, [r7, #12]
 8008160:	60b9      	str	r1, [r7, #8]
 8008162:	4613      	mov	r3, r2
 8008164:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	785b      	ldrb	r3, [r3, #1]
 800816e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008170:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008174:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	799b      	ldrb	r3, [r3, #6]
 800817a:	2b01      	cmp	r3, #1
 800817c:	d158      	bne.n	8008230 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800817e:	2301      	movs	r3, #1
 8008180:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	78db      	ldrb	r3, [r3, #3]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d007      	beq.n	800819a <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800818a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	8a92      	ldrh	r2, [r2, #20]
 8008190:	fb03 f202 	mul.w	r2, r3, r2
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	61da      	str	r2, [r3, #28]
 8008198:	e079      	b.n	800828e <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	7c9b      	ldrb	r3, [r3, #18]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d130      	bne.n	8008204 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	2bbc      	cmp	r3, #188	@ 0xbc
 80081a8:	d918      	bls.n	80081dc <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	8a9b      	ldrh	r3, [r3, #20]
 80081ae:	461a      	mov	r2, r3
 80081b0:	68bb      	ldr	r3, [r7, #8]
 80081b2:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	69da      	ldr	r2, [r3, #28]
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	68db      	ldr	r3, [r3, #12]
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d003      	beq.n	80081cc <USB_HC_StartXfer+0x74>
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d103      	bne.n	80081d4 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	2202      	movs	r2, #2
 80081d0:	60da      	str	r2, [r3, #12]
 80081d2:	e05c      	b.n	800828e <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	2201      	movs	r2, #1
 80081d8:	60da      	str	r2, [r3, #12]
 80081da:	e058      	b.n	800828e <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	6a1a      	ldr	r2, [r3, #32]
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d007      	beq.n	80081fc <USB_HC_StartXfer+0xa4>
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d003      	beq.n	80081fc <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2204      	movs	r2, #4
 80081f8:	60da      	str	r2, [r3, #12]
 80081fa:	e048      	b.n	800828e <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	2203      	movs	r2, #3
 8008200:	60da      	str	r2, [r3, #12]
 8008202:	e044      	b.n	800828e <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008204:	79fb      	ldrb	r3, [r7, #7]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d10d      	bne.n	8008226 <USB_HC_StartXfer+0xce>
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	6a1b      	ldr	r3, [r3, #32]
 800820e:	68ba      	ldr	r2, [r7, #8]
 8008210:	8a92      	ldrh	r2, [r2, #20]
 8008212:	4293      	cmp	r3, r2
 8008214:	d907      	bls.n	8008226 <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008216:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008218:	68ba      	ldr	r2, [r7, #8]
 800821a:	8a92      	ldrh	r2, [r2, #20]
 800821c:	fb03 f202 	mul.w	r2, r3, r2
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	61da      	str	r2, [r3, #28]
 8008224:	e033      	b.n	800828e <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	6a1a      	ldr	r2, [r3, #32]
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	61da      	str	r2, [r3, #28]
 800822e:	e02e      	b.n	800828e <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d018      	beq.n	800826a <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	6a1b      	ldr	r3, [r3, #32]
 800823c:	68ba      	ldr	r2, [r7, #8]
 800823e:	8a92      	ldrh	r2, [r2, #20]
 8008240:	4413      	add	r3, r2
 8008242:	3b01      	subs	r3, #1
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	8a92      	ldrh	r2, [r2, #20]
 8008248:	fbb3 f3f2 	udiv	r3, r3, r2
 800824c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800824e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008250:	8b7b      	ldrh	r3, [r7, #26]
 8008252:	429a      	cmp	r2, r3
 8008254:	d90b      	bls.n	800826e <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 8008256:	8b7b      	ldrh	r3, [r7, #26]
 8008258:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800825a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800825c:	68ba      	ldr	r2, [r7, #8]
 800825e:	8a92      	ldrh	r2, [r2, #20]
 8008260:	fb03 f202 	mul.w	r2, r3, r2
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	61da      	str	r2, [r3, #28]
 8008268:	e001      	b.n	800826e <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 800826a:	2301      	movs	r3, #1
 800826c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	78db      	ldrb	r3, [r3, #3]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d007      	beq.n	8008286 <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008276:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008278:	68ba      	ldr	r2, [r7, #8]
 800827a:	8a92      	ldrh	r2, [r2, #20]
 800827c:	fb03 f202 	mul.w	r2, r3, r2
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	61da      	str	r2, [r3, #28]
 8008284:	e003      	b.n	800828e <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	6a1a      	ldr	r2, [r3, #32]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	69db      	ldr	r3, [r3, #28]
 8008292:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008296:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008298:	04d9      	lsls	r1, r3, #19
 800829a:	4ba4      	ldr	r3, [pc, #656]	@ (800852c <USB_HC_StartXfer+0x3d4>)
 800829c:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800829e:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	7d9b      	ldrb	r3, [r3, #22]
 80082a4:	075b      	lsls	r3, r3, #29
 80082a6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80082aa:	69f9      	ldr	r1, [r7, #28]
 80082ac:	0148      	lsls	r0, r1, #5
 80082ae:	6a39      	ldr	r1, [r7, #32]
 80082b0:	4401      	add	r1, r0
 80082b2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80082b6:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80082b8:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 80082ba:	79fb      	ldrb	r3, [r7, #7]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d009      	beq.n	80082d4 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	6999      	ldr	r1, [r3, #24]
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082d0:	460a      	mov	r2, r1
 80082d2:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 80082d4:	6a3b      	ldr	r3, [r7, #32]
 80082d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	f003 0301 	and.w	r3, r3, #1
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	bf0c      	ite	eq
 80082e4:	2301      	moveq	r3, #1
 80082e6:	2300      	movne	r3, #0
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80082ec:	69fb      	ldr	r3, [r7, #28]
 80082ee:	015a      	lsls	r2, r3, #5
 80082f0:	6a3b      	ldr	r3, [r7, #32]
 80082f2:	4413      	add	r3, r2
 80082f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	69fa      	ldr	r2, [r7, #28]
 80082fc:	0151      	lsls	r1, r2, #5
 80082fe:	6a3a      	ldr	r2, [r7, #32]
 8008300:	440a      	add	r2, r1
 8008302:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008306:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800830a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	015a      	lsls	r2, r3, #5
 8008310:	6a3b      	ldr	r3, [r7, #32]
 8008312:	4413      	add	r3, r2
 8008314:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	7e7b      	ldrb	r3, [r7, #25]
 800831c:	075b      	lsls	r3, r3, #29
 800831e:	69f9      	ldr	r1, [r7, #28]
 8008320:	0148      	lsls	r0, r1, #5
 8008322:	6a39      	ldr	r1, [r7, #32]
 8008324:	4401      	add	r1, r0
 8008326:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800832a:	4313      	orrs	r3, r2
 800832c:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	799b      	ldrb	r3, [r3, #6]
 8008332:	2b01      	cmp	r3, #1
 8008334:	f040 80c4 	bne.w	80084c0 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	7c5b      	ldrb	r3, [r3, #17]
 800833c:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800833e:	68ba      	ldr	r2, [r7, #8]
 8008340:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008342:	4313      	orrs	r3, r2
 8008344:	69fa      	ldr	r2, [r7, #28]
 8008346:	0151      	lsls	r1, r2, #5
 8008348:	6a3a      	ldr	r2, [r7, #32]
 800834a:	440a      	add	r2, r1
 800834c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008350:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008354:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008356:	69fb      	ldr	r3, [r7, #28]
 8008358:	015a      	lsls	r2, r3, #5
 800835a:	6a3b      	ldr	r3, [r7, #32]
 800835c:	4413      	add	r3, r2
 800835e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	69fa      	ldr	r2, [r7, #28]
 8008366:	0151      	lsls	r1, r2, #5
 8008368:	6a3a      	ldr	r2, [r7, #32]
 800836a:	440a      	add	r2, r1
 800836c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008370:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008374:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	79db      	ldrb	r3, [r3, #7]
 800837a:	2b01      	cmp	r3, #1
 800837c:	d123      	bne.n	80083c6 <USB_HC_StartXfer+0x26e>
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	78db      	ldrb	r3, [r3, #3]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d11f      	bne.n	80083c6 <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	015a      	lsls	r2, r3, #5
 800838a:	6a3b      	ldr	r3, [r7, #32]
 800838c:	4413      	add	r3, r2
 800838e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	69fa      	ldr	r2, [r7, #28]
 8008396:	0151      	lsls	r1, r2, #5
 8008398:	6a3a      	ldr	r2, [r7, #32]
 800839a:	440a      	add	r2, r1
 800839c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083a4:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	015a      	lsls	r2, r3, #5
 80083aa:	6a3b      	ldr	r3, [r7, #32]
 80083ac:	4413      	add	r3, r2
 80083ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	69fa      	ldr	r2, [r7, #28]
 80083b6:	0151      	lsls	r1, r2, #5
 80083b8:	6a3a      	ldr	r2, [r7, #32]
 80083ba:	440a      	add	r2, r1
 80083bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80083c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083c4:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	7c9b      	ldrb	r3, [r3, #18]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d003      	beq.n	80083d6 <USB_HC_StartXfer+0x27e>
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	7c9b      	ldrb	r3, [r3, #18]
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	d117      	bne.n	8008406 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80083d6:	68bb      	ldr	r3, [r7, #8]
 80083d8:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80083da:	2b01      	cmp	r3, #1
 80083dc:	d113      	bne.n	8008406 <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	78db      	ldrb	r3, [r3, #3]
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d10f      	bne.n	8008406 <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	015a      	lsls	r2, r3, #5
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	4413      	add	r3, r2
 80083ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	69fa      	ldr	r2, [r7, #28]
 80083f6:	0151      	lsls	r1, r2, #5
 80083f8:	6a3a      	ldr	r2, [r7, #32]
 80083fa:	440a      	add	r2, r1
 80083fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008400:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008404:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	7c9b      	ldrb	r3, [r3, #18]
 800840a:	2b01      	cmp	r3, #1
 800840c:	d163      	bne.n	80084d6 <USB_HC_StartXfer+0x37e>
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	78db      	ldrb	r3, [r3, #3]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d15f      	bne.n	80084d6 <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008416:	68bb      	ldr	r3, [r7, #8]
 8008418:	68db      	ldr	r3, [r3, #12]
 800841a:	3b01      	subs	r3, #1
 800841c:	2b03      	cmp	r3, #3
 800841e:	d859      	bhi.n	80084d4 <USB_HC_StartXfer+0x37c>
 8008420:	a201      	add	r2, pc, #4	@ (adr r2, 8008428 <USB_HC_StartXfer+0x2d0>)
 8008422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008426:	bf00      	nop
 8008428:	08008439 	.word	0x08008439
 800842c:	0800845b 	.word	0x0800845b
 8008430:	0800847d 	.word	0x0800847d
 8008434:	0800849f 	.word	0x0800849f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	015a      	lsls	r2, r3, #5
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	4413      	add	r3, r2
 8008440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	69fa      	ldr	r2, [r7, #28]
 8008448:	0151      	lsls	r1, r2, #5
 800844a:	6a3a      	ldr	r2, [r7, #32]
 800844c:	440a      	add	r2, r1
 800844e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008452:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008456:	6053      	str	r3, [r2, #4]
          break;
 8008458:	e03d      	b.n	80084d6 <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	6a3b      	ldr	r3, [r7, #32]
 8008460:	4413      	add	r3, r2
 8008462:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	0151      	lsls	r1, r2, #5
 800846c:	6a3a      	ldr	r2, [r7, #32]
 800846e:	440a      	add	r2, r1
 8008470:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008474:	f043 030e 	orr.w	r3, r3, #14
 8008478:	6053      	str	r3, [r2, #4]
          break;
 800847a:	e02c      	b.n	80084d6 <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	015a      	lsls	r2, r3, #5
 8008480:	6a3b      	ldr	r3, [r7, #32]
 8008482:	4413      	add	r3, r2
 8008484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	69fa      	ldr	r2, [r7, #28]
 800848c:	0151      	lsls	r1, r2, #5
 800848e:	6a3a      	ldr	r2, [r7, #32]
 8008490:	440a      	add	r2, r1
 8008492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008496:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800849a:	6053      	str	r3, [r2, #4]
          break;
 800849c:	e01b      	b.n	80084d6 <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	015a      	lsls	r2, r3, #5
 80084a2:	6a3b      	ldr	r3, [r7, #32]
 80084a4:	4413      	add	r3, r2
 80084a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	69fa      	ldr	r2, [r7, #28]
 80084ae:	0151      	lsls	r1, r2, #5
 80084b0:	6a3a      	ldr	r2, [r7, #32]
 80084b2:	440a      	add	r2, r1
 80084b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084bc:	6053      	str	r3, [r2, #4]
          break;
 80084be:	e00a      	b.n	80084d6 <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	015a      	lsls	r2, r3, #5
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	4413      	add	r3, r2
 80084c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084cc:	461a      	mov	r2, r3
 80084ce:	2300      	movs	r3, #0
 80084d0:	6053      	str	r3, [r2, #4]
 80084d2:	e000      	b.n	80084d6 <USB_HC_StartXfer+0x37e>
          break;
 80084d4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	015a      	lsls	r2, r3, #5
 80084da:	6a3b      	ldr	r3, [r7, #32]
 80084dc:	4413      	add	r3, r2
 80084de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80084ec:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	78db      	ldrb	r3, [r3, #3]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d004      	beq.n	8008500 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084fc:	613b      	str	r3, [r7, #16]
 80084fe:	e003      	b.n	8008508 <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008506:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800850e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008510:	69fb      	ldr	r3, [r7, #28]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	6a3b      	ldr	r3, [r7, #32]
 8008516:	4413      	add	r3, r2
 8008518:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800851c:	461a      	mov	r2, r3
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008522:	79fb      	ldrb	r3, [r7, #7]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d003      	beq.n	8008530 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8008528:	2300      	movs	r3, #0
 800852a:	e055      	b.n	80085d8 <USB_HC_StartXfer+0x480>
 800852c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	78db      	ldrb	r3, [r3, #3]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d14e      	bne.n	80085d6 <USB_HC_StartXfer+0x47e>
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	6a1b      	ldr	r3, [r3, #32]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d04a      	beq.n	80085d6 <USB_HC_StartXfer+0x47e>
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	79db      	ldrb	r3, [r3, #7]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d146      	bne.n	80085d6 <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	7c9b      	ldrb	r3, [r3, #18]
 800854c:	2b03      	cmp	r3, #3
 800854e:	d831      	bhi.n	80085b4 <USB_HC_StartXfer+0x45c>
 8008550:	a201      	add	r2, pc, #4	@ (adr r2, 8008558 <USB_HC_StartXfer+0x400>)
 8008552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008556:	bf00      	nop
 8008558:	08008569 	.word	0x08008569
 800855c:	0800858d 	.word	0x0800858d
 8008560:	08008569 	.word	0x08008569
 8008564:	0800858d 	.word	0x0800858d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	6a1b      	ldr	r3, [r3, #32]
 800856c:	3303      	adds	r3, #3
 800856e:	089b      	lsrs	r3, r3, #2
 8008570:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008572:	8afa      	ldrh	r2, [r7, #22]
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008578:	b29b      	uxth	r3, r3
 800857a:	429a      	cmp	r2, r3
 800857c:	d91c      	bls.n	80085b8 <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	699b      	ldr	r3, [r3, #24]
 8008582:	f043 0220 	orr.w	r2, r3, #32
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	619a      	str	r2, [r3, #24]
        }
        break;
 800858a:	e015      	b.n	80085b8 <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	6a1b      	ldr	r3, [r3, #32]
 8008590:	3303      	adds	r3, #3
 8008592:	089b      	lsrs	r3, r3, #2
 8008594:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008596:	8afa      	ldrh	r2, [r7, #22]
 8008598:	6a3b      	ldr	r3, [r7, #32]
 800859a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d90a      	bls.n	80085bc <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	619a      	str	r2, [r3, #24]
        }
        break;
 80085b2:	e003      	b.n	80085bc <USB_HC_StartXfer+0x464>

      default:
        break;
 80085b4:	bf00      	nop
 80085b6:	e002      	b.n	80085be <USB_HC_StartXfer+0x466>
        break;
 80085b8:	bf00      	nop
 80085ba:	e000      	b.n	80085be <USB_HC_StartXfer+0x466>
        break;
 80085bc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	6999      	ldr	r1, [r3, #24]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	785a      	ldrb	r2, [r3, #1]
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	6a1b      	ldr	r3, [r3, #32]
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	2000      	movs	r0, #0
 80085ce:	9000      	str	r0, [sp, #0]
 80085d0:	68f8      	ldr	r0, [r7, #12]
 80085d2:	f7ff fa25 	bl	8007a20 <USB_WritePacket>
  }

  return HAL_OK;
 80085d6:	2300      	movs	r3, #0
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3728      	adds	r7, #40	@ 0x28
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085f2:	695b      	ldr	r3, [r3, #20]
 80085f4:	b29b      	uxth	r3, r3
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008602:	b480      	push	{r7}
 8008604:	b089      	sub	sp, #36	@ 0x24
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	460b      	mov	r3, r1
 800860c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008612:	78fb      	ldrb	r3, [r7, #3]
 8008614:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008616:	2300      	movs	r3, #0
 8008618:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	015a      	lsls	r2, r3, #5
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	4413      	add	r3, r2
 8008622:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	0c9b      	lsrs	r3, r3, #18
 800862a:	f003 0303 	and.w	r3, r3, #3
 800862e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008630:	69bb      	ldr	r3, [r7, #24]
 8008632:	015a      	lsls	r2, r3, #5
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	4413      	add	r3, r2
 8008638:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	0fdb      	lsrs	r3, r3, #31
 8008640:	f003 0301 	and.w	r3, r3, #1
 8008644:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	015a      	lsls	r2, r3, #5
 800864a:	69fb      	ldr	r3, [r7, #28]
 800864c:	4413      	add	r3, r2
 800864e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	0fdb      	lsrs	r3, r3, #31
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	f003 0320 	and.w	r3, r3, #32
 8008664:	2b20      	cmp	r3, #32
 8008666:	d10d      	bne.n	8008684 <USB_HC_Halt+0x82>
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10a      	bne.n	8008684 <USB_HC_Halt+0x82>
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d005      	beq.n	8008680 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	2b01      	cmp	r3, #1
 8008678:	d002      	beq.n	8008680 <USB_HC_Halt+0x7e>
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	2b03      	cmp	r3, #3
 800867e:	d101      	bne.n	8008684 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008680:	2300      	movs	r3, #0
 8008682:	e0d8      	b.n	8008836 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d002      	beq.n	8008690 <USB_HC_Halt+0x8e>
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	2b02      	cmp	r3, #2
 800868e:	d173      	bne.n	8008778 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	4413      	add	r3, r2
 8008698:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	0151      	lsls	r1, r2, #5
 80086a2:	69fa      	ldr	r2, [r7, #28]
 80086a4:	440a      	add	r2, r1
 80086a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80086ae:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	689b      	ldr	r3, [r3, #8]
 80086b4:	f003 0320 	and.w	r3, r3, #32
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d14a      	bne.n	8008752 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d133      	bne.n	8008730 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80086c8:	69bb      	ldr	r3, [r7, #24]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	69ba      	ldr	r2, [r7, #24]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80086e6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	69ba      	ldr	r2, [r7, #24]
 80086f8:	0151      	lsls	r1, r2, #5
 80086fa:	69fa      	ldr	r2, [r7, #28]
 80086fc:	440a      	add	r2, r1
 80086fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008702:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008706:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	3301      	adds	r3, #1
 800870c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008714:	d82e      	bhi.n	8008774 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	4413      	add	r3, r2
 800871e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008728:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800872c:	d0ec      	beq.n	8008708 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800872e:	e081      	b.n	8008834 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008730:	69bb      	ldr	r3, [r7, #24]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	4413      	add	r3, r2
 8008738:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	69ba      	ldr	r2, [r7, #24]
 8008740:	0151      	lsls	r1, r2, #5
 8008742:	69fa      	ldr	r2, [r7, #28]
 8008744:	440a      	add	r2, r1
 8008746:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800874a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800874e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008750:	e070      	b.n	8008834 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	015a      	lsls	r2, r3, #5
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	4413      	add	r3, r2
 800875a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	69ba      	ldr	r2, [r7, #24]
 8008762:	0151      	lsls	r1, r2, #5
 8008764:	69fa      	ldr	r2, [r7, #28]
 8008766:	440a      	add	r2, r1
 8008768:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800876c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008770:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008772:	e05f      	b.n	8008834 <USB_HC_Halt+0x232>
            break;
 8008774:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008776:	e05d      	b.n	8008834 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008778:	69bb      	ldr	r3, [r7, #24]
 800877a:	015a      	lsls	r2, r3, #5
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	4413      	add	r3, r2
 8008780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	69ba      	ldr	r2, [r7, #24]
 8008788:	0151      	lsls	r1, r2, #5
 800878a:	69fa      	ldr	r2, [r7, #28]
 800878c:	440a      	add	r2, r1
 800878e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008792:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008796:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d133      	bne.n	8008810 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	015a      	lsls	r2, r3, #5
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	4413      	add	r3, r2
 80087b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	69ba      	ldr	r2, [r7, #24]
 80087b8:	0151      	lsls	r1, r2, #5
 80087ba:	69fa      	ldr	r2, [r7, #28]
 80087bc:	440a      	add	r2, r1
 80087be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80087c6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	015a      	lsls	r2, r3, #5
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	4413      	add	r3, r2
 80087d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	69ba      	ldr	r2, [r7, #24]
 80087d8:	0151      	lsls	r1, r2, #5
 80087da:	69fa      	ldr	r2, [r7, #28]
 80087dc:	440a      	add	r2, r1
 80087de:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80087e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80087e6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	3301      	adds	r3, #1
 80087ec:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80087f4:	d81d      	bhi.n	8008832 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	015a      	lsls	r2, r3, #5
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	4413      	add	r3, r2
 80087fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008808:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800880c:	d0ec      	beq.n	80087e8 <USB_HC_Halt+0x1e6>
 800880e:	e011      	b.n	8008834 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	015a      	lsls	r2, r3, #5
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	4413      	add	r3, r2
 8008818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	69ba      	ldr	r2, [r7, #24]
 8008820:	0151      	lsls	r1, r2, #5
 8008822:	69fa      	ldr	r2, [r7, #28]
 8008824:	440a      	add	r2, r1
 8008826:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800882a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800882e:	6013      	str	r3, [r2, #0]
 8008830:	e000      	b.n	8008834 <USB_HC_Halt+0x232>
          break;
 8008832:	bf00      	nop
    }
  }

  return HAL_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3724      	adds	r7, #36	@ 0x24
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr

08008842 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008842:	b580      	push	{r7, lr}
 8008844:	b088      	sub	sp, #32
 8008846:	af00      	add	r7, sp, #0
 8008848:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800884a:	2300      	movs	r3, #0
 800884c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008852:	2300      	movs	r3, #0
 8008854:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f7ff f825 	bl	80078a6 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800885c:	2110      	movs	r1, #16
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f7ff f87e 	bl	8007960 <USB_FlushTxFifo>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d001      	beq.n	800886e <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800886a:	2301      	movs	r3, #1
 800886c:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7ff f8a8 	bl	80079c4 <USB_FlushRxFifo>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d001      	beq.n	800887e <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800887a:	2301      	movs	r3, #1
 800887c:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800887e:	2300      	movs	r3, #0
 8008880:	61bb      	str	r3, [r7, #24]
 8008882:	e01f      	b.n	80088c4 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008884:	69bb      	ldr	r3, [r7, #24]
 8008886:	015a      	lsls	r2, r3, #5
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	4413      	add	r3, r2
 800888c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008894:	693b      	ldr	r3, [r7, #16]
 8008896:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800889a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800889c:	693b      	ldr	r3, [r7, #16]
 800889e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80088a2:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80088aa:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80088ac:	69bb      	ldr	r3, [r7, #24]
 80088ae:	015a      	lsls	r2, r3, #5
 80088b0:	697b      	ldr	r3, [r7, #20]
 80088b2:	4413      	add	r3, r2
 80088b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b8:	461a      	mov	r2, r3
 80088ba:	693b      	ldr	r3, [r7, #16]
 80088bc:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	3301      	adds	r3, #1
 80088c2:	61bb      	str	r3, [r7, #24]
 80088c4:	69bb      	ldr	r3, [r7, #24]
 80088c6:	2b0f      	cmp	r3, #15
 80088c8:	d9dc      	bls.n	8008884 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80088ca:	2300      	movs	r3, #0
 80088cc:	61bb      	str	r3, [r7, #24]
 80088ce:	e034      	b.n	800893a <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	015a      	lsls	r2, r3, #5
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	4413      	add	r3, r2
 80088d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80088e6:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088ee:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80088f0:	693b      	ldr	r3, [r7, #16]
 80088f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80088f6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	015a      	lsls	r2, r3, #5
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	4413      	add	r3, r2
 8008900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008904:	461a      	mov	r2, r3
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3301      	adds	r3, #1
 800890e:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008916:	d80c      	bhi.n	8008932 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	015a      	lsls	r2, r3, #5
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	4413      	add	r3, r2
 8008920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800892a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800892e:	d0ec      	beq.n	800890a <USB_StopHost+0xc8>
 8008930:	e000      	b.n	8008934 <USB_StopHost+0xf2>
        break;
 8008932:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	3301      	adds	r3, #1
 8008938:	61bb      	str	r3, [r7, #24]
 800893a:	69bb      	ldr	r3, [r7, #24]
 800893c:	2b0f      	cmp	r3, #15
 800893e:	d9c7      	bls.n	80088d0 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008946:	461a      	mov	r2, r3
 8008948:	f04f 33ff 	mov.w	r3, #4294967295
 800894c:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f04f 32ff 	mov.w	r2, #4294967295
 8008954:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f7fe ff94 	bl	8007884 <USB_EnableGlobalInt>

  return ret;
 800895c:	7ffb      	ldrb	r3, [r7, #31]
}
 800895e:	4618      	mov	r0, r3
 8008960:	3720      	adds	r7, #32
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008966:	b590      	push	{r4, r7, lr}
 8008968:	b089      	sub	sp, #36	@ 0x24
 800896a:	af04      	add	r7, sp, #16
 800896c:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800896e:	2301      	movs	r3, #1
 8008970:	2202      	movs	r2, #2
 8008972:	2102      	movs	r1, #2
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 fc84 	bl	8009282 <USBH_FindInterface>
 800897a:	4603      	mov	r3, r0
 800897c:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800897e:	7bfb      	ldrb	r3, [r7, #15]
 8008980:	2bff      	cmp	r3, #255	@ 0xff
 8008982:	d002      	beq.n	800898a <USBH_CDC_InterfaceInit+0x24>
 8008984:	7bfb      	ldrb	r3, [r7, #15]
 8008986:	2b01      	cmp	r3, #1
 8008988:	d901      	bls.n	800898e <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800898a:	2302      	movs	r3, #2
 800898c:	e13d      	b.n	8008c0a <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800898e:	7bfb      	ldrb	r3, [r7, #15]
 8008990:	4619      	mov	r1, r3
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 fc59 	bl	800924a <USBH_SelectInterface>
 8008998:	4603      	mov	r3, r0
 800899a:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800899c:	7bbb      	ldrb	r3, [r7, #14]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d001      	beq.n	80089a6 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80089a2:	2302      	movs	r3, #2
 80089a4:	e131      	b.n	8008c0a <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80089ac:	2050      	movs	r0, #80	@ 0x50
 80089ae:	f002 fb35 	bl	800b01c <malloc>
 80089b2:	4603      	mov	r3, r0
 80089b4:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80089bc:	69db      	ldr	r3, [r3, #28]
 80089be:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80089c6:	2302      	movs	r3, #2
 80089c8:	e11f      	b.n	8008c0a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80089ca:	2250      	movs	r2, #80	@ 0x50
 80089cc:	2100      	movs	r1, #0
 80089ce:	68b8      	ldr	r0, [r7, #8]
 80089d0:	f002 fc04 	bl	800b1dc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80089d4:	7bfb      	ldrb	r3, [r7, #15]
 80089d6:	687a      	ldr	r2, [r7, #4]
 80089d8:	211a      	movs	r1, #26
 80089da:	fb01 f303 	mul.w	r3, r1, r3
 80089de:	4413      	add	r3, r2
 80089e0:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80089e4:	781b      	ldrb	r3, [r3, #0]
 80089e6:	b25b      	sxtb	r3, r3
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	da15      	bge.n	8008a18 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80089ec:	7bfb      	ldrb	r3, [r7, #15]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	211a      	movs	r1, #26
 80089f2:	fb01 f303 	mul.w	r3, r1, r3
 80089f6:	4413      	add	r3, r2
 80089f8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80089fc:	781a      	ldrb	r2, [r3, #0]
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008a02:	7bfb      	ldrb	r3, [r7, #15]
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	211a      	movs	r1, #26
 8008a08:	fb01 f303 	mul.w	r3, r1, r3
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008a12:	881a      	ldrh	r2, [r3, #0]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	785b      	ldrb	r3, [r3, #1]
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f001 ffc5 	bl	800a9ae <USBH_AllocPipe>
 8008a24:	4603      	mov	r3, r0
 8008a26:	461a      	mov	r2, r3
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	7819      	ldrb	r1, [r3, #0]
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	7858      	ldrb	r0, [r3, #1]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	8952      	ldrh	r2, [r2, #10]
 8008a44:	9202      	str	r2, [sp, #8]
 8008a46:	2203      	movs	r2, #3
 8008a48:	9201      	str	r2, [sp, #4]
 8008a4a:	9300      	str	r3, [sp, #0]
 8008a4c:	4623      	mov	r3, r4
 8008a4e:	4602      	mov	r2, r0
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f001 ff7d 	bl	800a950 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	4619      	mov	r1, r3
 8008a5e:	6878      	ldr	r0, [r7, #4]
 8008a60:	f002 fa71 	bl	800af46 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008a64:	2300      	movs	r3, #0
 8008a66:	2200      	movs	r2, #0
 8008a68:	210a      	movs	r1, #10
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 fc09 	bl	8009282 <USBH_FindInterface>
 8008a70:	4603      	mov	r3, r0
 8008a72:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008a74:	7bfb      	ldrb	r3, [r7, #15]
 8008a76:	2bff      	cmp	r3, #255	@ 0xff
 8008a78:	d002      	beq.n	8008a80 <USBH_CDC_InterfaceInit+0x11a>
 8008a7a:	7bfb      	ldrb	r3, [r7, #15]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d901      	bls.n	8008a84 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008a80:	2302      	movs	r3, #2
 8008a82:	e0c2      	b.n	8008c0a <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008a84:	7bfb      	ldrb	r3, [r7, #15]
 8008a86:	687a      	ldr	r2, [r7, #4]
 8008a88:	211a      	movs	r1, #26
 8008a8a:	fb01 f303 	mul.w	r3, r1, r3
 8008a8e:	4413      	add	r3, r2
 8008a90:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	b25b      	sxtb	r3, r3
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	da16      	bge.n	8008aca <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008a9c:	7bfb      	ldrb	r3, [r7, #15]
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	211a      	movs	r1, #26
 8008aa2:	fb01 f303 	mul.w	r3, r1, r3
 8008aa6:	4413      	add	r3, r2
 8008aa8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008aac:	781a      	ldrb	r2, [r3, #0]
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008ab2:	7bfb      	ldrb	r3, [r7, #15]
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	211a      	movs	r1, #26
 8008ab8:	fb01 f303 	mul.w	r3, r1, r3
 8008abc:	4413      	add	r3, r2
 8008abe:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008ac2:	881a      	ldrh	r2, [r3, #0]
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	835a      	strh	r2, [r3, #26]
 8008ac8:	e015      	b.n	8008af6 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008aca:	7bfb      	ldrb	r3, [r7, #15]
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	211a      	movs	r1, #26
 8008ad0:	fb01 f303 	mul.w	r3, r1, r3
 8008ad4:	4413      	add	r3, r2
 8008ad6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008ada:	781a      	ldrb	r2, [r3, #0]
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008ae0:	7bfb      	ldrb	r3, [r7, #15]
 8008ae2:	687a      	ldr	r2, [r7, #4]
 8008ae4:	211a      	movs	r1, #26
 8008ae6:	fb01 f303 	mul.w	r3, r1, r3
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8008af0:	881a      	ldrh	r2, [r3, #0]
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008af6:	7bfb      	ldrb	r3, [r7, #15]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	211a      	movs	r1, #26
 8008afc:	fb01 f303 	mul.w	r3, r1, r3
 8008b00:	4413      	add	r3, r2
 8008b02:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	b25b      	sxtb	r3, r3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	da16      	bge.n	8008b3c <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b0e:	7bfb      	ldrb	r3, [r7, #15]
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	211a      	movs	r1, #26
 8008b14:	fb01 f303 	mul.w	r3, r1, r3
 8008b18:	4413      	add	r3, r2
 8008b1a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008b1e:	781a      	ldrb	r2, [r3, #0]
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b24:	7bfb      	ldrb	r3, [r7, #15]
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	211a      	movs	r1, #26
 8008b2a:	fb01 f303 	mul.w	r3, r1, r3
 8008b2e:	4413      	add	r3, r2
 8008b30:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008b34:	881a      	ldrh	r2, [r3, #0]
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	835a      	strh	r2, [r3, #26]
 8008b3a:	e015      	b.n	8008b68 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008b3c:	7bfb      	ldrb	r3, [r7, #15]
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	211a      	movs	r1, #26
 8008b42:	fb01 f303 	mul.w	r3, r1, r3
 8008b46:	4413      	add	r3, r2
 8008b48:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008b4c:	781a      	ldrb	r2, [r3, #0]
 8008b4e:	68bb      	ldr	r3, [r7, #8]
 8008b50:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	211a      	movs	r1, #26
 8008b58:	fb01 f303 	mul.w	r3, r1, r3
 8008b5c:	4413      	add	r3, r2
 8008b5e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008b62:	881a      	ldrh	r2, [r3, #0]
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	7b9b      	ldrb	r3, [r3, #14]
 8008b6c:	4619      	mov	r1, r3
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f001 ff1d 	bl	800a9ae <USBH_AllocPipe>
 8008b74:	4603      	mov	r3, r0
 8008b76:	461a      	mov	r2, r3
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	7bdb      	ldrb	r3, [r3, #15]
 8008b80:	4619      	mov	r1, r3
 8008b82:	6878      	ldr	r0, [r7, #4]
 8008b84:	f001 ff13 	bl	800a9ae <USBH_AllocPipe>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	7b59      	ldrb	r1, [r3, #13]
 8008b94:	68bb      	ldr	r3, [r7, #8]
 8008b96:	7b98      	ldrb	r0, [r3, #14]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ba4:	68ba      	ldr	r2, [r7, #8]
 8008ba6:	8b12      	ldrh	r2, [r2, #24]
 8008ba8:	9202      	str	r2, [sp, #8]
 8008baa:	2202      	movs	r2, #2
 8008bac:	9201      	str	r2, [sp, #4]
 8008bae:	9300      	str	r3, [sp, #0]
 8008bb0:	4623      	mov	r3, r4
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f001 fecb 	bl	800a950 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	7b19      	ldrb	r1, [r3, #12]
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	7bd8      	ldrb	r0, [r3, #15]
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bce:	68ba      	ldr	r2, [r7, #8]
 8008bd0:	8b52      	ldrh	r2, [r2, #26]
 8008bd2:	9202      	str	r2, [sp, #8]
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	9201      	str	r2, [sp, #4]
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	4623      	mov	r3, r4
 8008bdc:	4602      	mov	r2, r0
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f001 feb6 	bl	800a950 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	7b5b      	ldrb	r3, [r3, #13]
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	4619      	mov	r1, r3
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f002 f9a6 	bl	800af46 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	7b1b      	ldrb	r3, [r3, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4619      	mov	r1, r3
 8008c02:	6878      	ldr	r0, [r7, #4]
 8008c04:	f002 f99f 	bl	800af46 <USBH_LL_SetToggle>

  return USBH_OK;
 8008c08:	2300      	movs	r3, #0
}
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	3714      	adds	r7, #20
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd90      	pop	{r4, r7, pc}

08008c12 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c20:	69db      	ldr	r3, [r3, #28]
 8008c22:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	781b      	ldrb	r3, [r3, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00e      	beq.n	8008c4a <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	4619      	mov	r1, r3
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f001 feab 	bl	800a98e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f001 fed6 	bl	800a9f0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	2200      	movs	r2, #0
 8008c48:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	7b1b      	ldrb	r3, [r3, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00e      	beq.n	8008c70 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	7b1b      	ldrb	r3, [r3, #12]
 8008c56:	4619      	mov	r1, r3
 8008c58:	6878      	ldr	r0, [r7, #4]
 8008c5a:	f001 fe98 	bl	800a98e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	7b1b      	ldrb	r3, [r3, #12]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 fec3 	bl	800a9f0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	7b5b      	ldrb	r3, [r3, #13]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00e      	beq.n	8008c96 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	7b5b      	ldrb	r3, [r3, #13]
 8008c7c:	4619      	mov	r1, r3
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f001 fe85 	bl	800a98e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	7b5b      	ldrb	r3, [r3, #13]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f001 feb0 	bl	800a9f0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	2200      	movs	r2, #0
 8008c94:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008c9c:	69db      	ldr	r3, [r3, #28]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ca8:	69db      	ldr	r3, [r3, #28]
 8008caa:	4618      	mov	r0, r3
 8008cac:	f002 f9be 	bl	800b02c <free>
    phost->pActiveClass->pData = 0U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	3340      	adds	r3, #64	@ 0x40
 8008cda:	4619      	mov	r1, r3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f8b2 	bl	8008e46 <GetLineCoding>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008ce6:	7afb      	ldrb	r3, [r7, #11]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d105      	bne.n	8008cf8 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008cf2:	2102      	movs	r1, #2
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008cf8:	7afb      	ldrb	r3, [r7, #11]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
	...

08008d04 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008d10:	2300      	movs	r3, #0
 8008d12:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008d1a:	69db      	ldr	r3, [r3, #28]
 8008d1c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008d24:	2b04      	cmp	r3, #4
 8008d26:	d877      	bhi.n	8008e18 <USBH_CDC_Process+0x114>
 8008d28:	a201      	add	r2, pc, #4	@ (adr r2, 8008d30 <USBH_CDC_Process+0x2c>)
 8008d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d2e:	bf00      	nop
 8008d30:	08008d45 	.word	0x08008d45
 8008d34:	08008d4b 	.word	0x08008d4b
 8008d38:	08008d7b 	.word	0x08008d7b
 8008d3c:	08008def 	.word	0x08008def
 8008d40:	08008dfd 	.word	0x08008dfd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008d44:	2300      	movs	r3, #0
 8008d46:	73fb      	strb	r3, [r7, #15]
      break;
 8008d48:	e06d      	b.n	8008e26 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d4e:	4619      	mov	r1, r3
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 f897 	bl	8008e84 <SetLineCoding>
 8008d56:	4603      	mov	r3, r0
 8008d58:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008d5a:	7bbb      	ldrb	r3, [r7, #14]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d104      	bne.n	8008d6a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	2202      	movs	r2, #2
 8008d64:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008d68:	e058      	b.n	8008e1c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8008d6a:	7bbb      	ldrb	r3, [r7, #14]
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d055      	beq.n	8008e1c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	2204      	movs	r2, #4
 8008d74:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008d78:	e050      	b.n	8008e1c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	3340      	adds	r3, #64	@ 0x40
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f860 	bl	8008e46 <GetLineCoding>
 8008d86:	4603      	mov	r3, r0
 8008d88:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008d8a:	7bbb      	ldrb	r3, [r7, #14]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d126      	bne.n	8008dde <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2200      	movs	r2, #0
 8008d94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008da2:	791b      	ldrb	r3, [r3, #4]
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d13b      	bne.n	8008e20 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008db2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d133      	bne.n	8008e20 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dc2:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d12b      	bne.n	8008e20 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008dd2:	429a      	cmp	r2, r3
 8008dd4:	d124      	bne.n	8008e20 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 f958 	bl	800908c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008ddc:	e020      	b.n	8008e20 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008dde:	7bbb      	ldrb	r3, [r7, #14]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d01d      	beq.n	8008e20 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	2204      	movs	r2, #4
 8008de8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008dec:	e018      	b.n	8008e20 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f000 f867 	bl	8008ec2 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 f8da 	bl	8008fae <CDC_ProcessReception>
      break;
 8008dfa:	e014      	b.n	8008e26 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f001 f81e 	bl	8009e40 <USBH_ClrFeature>
 8008e04:	4603      	mov	r3, r0
 8008e06:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008e08:	7bbb      	ldrb	r3, [r7, #14]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10a      	bne.n	8008e24 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	2200      	movs	r2, #0
 8008e12:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8008e16:	e005      	b.n	8008e24 <USBH_CDC_Process+0x120>

    default:
      break;
 8008e18:	bf00      	nop
 8008e1a:	e004      	b.n	8008e26 <USBH_CDC_Process+0x122>
      break;
 8008e1c:	bf00      	nop
 8008e1e:	e002      	b.n	8008e26 <USBH_CDC_Process+0x122>
      break;
 8008e20:	bf00      	nop
 8008e22:	e000      	b.n	8008e26 <USBH_CDC_Process+0x122>
      break;
 8008e24:	bf00      	nop

  }

  return status;
 8008e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	3710      	adds	r7, #16
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	bd80      	pop	{r7, pc}

08008e30 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	370c      	adds	r7, #12
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e44:	4770      	bx	lr

08008e46 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b082      	sub	sp, #8
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
 8008e4e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	22a1      	movs	r2, #161	@ 0xa1
 8008e54:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2221      	movs	r2, #33	@ 0x21
 8008e5a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2207      	movs	r2, #7
 8008e6c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2207      	movs	r2, #7
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f001 fb17 	bl	800a4a8 <USBH_CtlReq>
 8008e7a:	4603      	mov	r3, r0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3708      	adds	r7, #8
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b082      	sub	sp, #8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2221      	movs	r2, #33	@ 0x21
 8008e92:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2220      	movs	r2, #32
 8008e98:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2207      	movs	r2, #7
 8008eaa:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	2207      	movs	r2, #7
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f001 faf8 	bl	800a4a8 <USBH_CtlReq>
 8008eb8:	4603      	mov	r3, r0
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	3708      	adds	r7, #8
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}

08008ec2 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008ec2:	b580      	push	{r7, lr}
 8008ec4:	b086      	sub	sp, #24
 8008ec6:	af02      	add	r7, sp, #8
 8008ec8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d002      	beq.n	8008ee8 <CDC_ProcessTransmission+0x26>
 8008ee2:	2b02      	cmp	r3, #2
 8008ee4:	d023      	beq.n	8008f2e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8008ee6:	e05e      	b.n	8008fa6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	8b12      	ldrh	r2, [r2, #24]
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d90b      	bls.n	8008f0c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	69d9      	ldr	r1, [r3, #28]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	8b1a      	ldrh	r2, [r3, #24]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	7b5b      	ldrb	r3, [r3, #13]
 8008f00:	2001      	movs	r0, #1
 8008f02:	9000      	str	r0, [sp, #0]
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f001 fce0 	bl	800a8ca <USBH_BulkSendData>
 8008f0a:	e00b      	b.n	8008f24 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8008f14:	b29a      	uxth	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	7b5b      	ldrb	r3, [r3, #13]
 8008f1a:	2001      	movs	r0, #1
 8008f1c:	9000      	str	r0, [sp, #0]
 8008f1e:	6878      	ldr	r0, [r7, #4]
 8008f20:	f001 fcd3 	bl	800a8ca <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2202      	movs	r2, #2
 8008f28:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008f2c:	e03b      	b.n	8008fa6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	7b5b      	ldrb	r3, [r3, #13]
 8008f32:	4619      	mov	r1, r3
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f001 ffe5 	bl	800af04 <USBH_LL_GetURBState>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008f3e:	7afb      	ldrb	r3, [r7, #11]
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d128      	bne.n	8008f96 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	8b12      	ldrh	r2, [r2, #24]
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d90e      	bls.n	8008f6e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	8b12      	ldrh	r2, [r2, #24]
 8008f58:	1a9a      	subs	r2, r3, r2
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	8b12      	ldrh	r2, [r2, #24]
 8008f66:	441a      	add	r2, r3
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	61da      	str	r2, [r3, #28]
 8008f6c:	e002      	b.n	8008f74 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2200      	movs	r2, #0
 8008f72:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d004      	beq.n	8008f86 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008f84:	e00e      	b.n	8008fa4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 f868 	bl	8009064 <USBH_CDC_TransmitCallback>
      break;
 8008f94:	e006      	b.n	8008fa4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008f96:	7afb      	ldrb	r3, [r7, #11]
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d103      	bne.n	8008fa4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008fa4:	bf00      	nop
  }
}
 8008fa6:	bf00      	nop
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b086      	sub	sp, #24
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fbc:	69db      	ldr	r3, [r3, #28]
 8008fbe:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008fc0:	2300      	movs	r3, #0
 8008fc2:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008fca:	2b03      	cmp	r3, #3
 8008fcc:	d002      	beq.n	8008fd4 <CDC_ProcessReception+0x26>
 8008fce:	2b04      	cmp	r3, #4
 8008fd0:	d00e      	beq.n	8008ff0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8008fd2:	e043      	b.n	800905c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	6a19      	ldr	r1, [r3, #32]
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	8b5a      	ldrh	r2, [r3, #26]
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	7b1b      	ldrb	r3, [r3, #12]
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f001 fc97 	bl	800a914 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	2204      	movs	r2, #4
 8008fea:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008fee:	e035      	b.n	800905c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	7b1b      	ldrb	r3, [r3, #12]
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f001 ff84 	bl	800af04 <USBH_LL_GetURBState>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009000:	7cfb      	ldrb	r3, [r7, #19]
 8009002:	2b01      	cmp	r3, #1
 8009004:	d129      	bne.n	800905a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	7b1b      	ldrb	r3, [r3, #12]
 800900a:	4619      	mov	r1, r3
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f001 fef9 	bl	800ae04 <USBH_LL_GetLastXferSize>
 8009012:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	429a      	cmp	r2, r3
 800901c:	d016      	beq.n	800904c <CDC_ProcessReception+0x9e>
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	8b5b      	ldrh	r3, [r3, #26]
 8009022:	461a      	mov	r2, r3
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	4293      	cmp	r3, r2
 8009028:	d110      	bne.n	800904c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	1ad2      	subs	r2, r2, r3
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	6a1a      	ldr	r2, [r3, #32]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	441a      	add	r2, r3
 800903e:	697b      	ldr	r3, [r7, #20]
 8009040:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	2203      	movs	r2, #3
 8009046:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800904a:	e006      	b.n	800905a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f000 f80f 	bl	8009078 <USBH_CDC_ReceiveCallback>
      break;
 800905a:	bf00      	nop
  }
}
 800905c:	bf00      	nop
 800905e:	3718      	adds	r7, #24
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009064:	b480      	push	{r7}
 8009066:	b083      	sub	sp, #12
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800906c:	bf00      	nop
 800906e:	370c      	adds	r7, #12
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr

08009078 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009080:	bf00      	nop
 8009082:	370c      	adds	r7, #12
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr

0800908c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009094:	bf00      	nop
 8009096:	370c      	adds	r7, #12
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr

080090a0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b084      	sub	sp, #16
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	4613      	mov	r3, r2
 80090ac:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d101      	bne.n	80090b8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80090b4:	2302      	movs	r3, #2
 80090b6:	e029      	b.n	800910c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	79fa      	ldrb	r2, [r7, #7]
 80090bc:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 f81f 	bl	8009114 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2200      	movs	r2, #0
 80090e2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d003      	beq.n	8009104 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	68ba      	ldr	r2, [r7, #8]
 8009100:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f001 fdc9 	bl	800ac9c <USBH_LL_Init>

  return USBH_OK;
 800910a:	2300      	movs	r3, #0
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800911c:	2300      	movs	r3, #0
 800911e:	60fb      	str	r3, [r7, #12]
 8009120:	e009      	b.n	8009136 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	33e0      	adds	r3, #224	@ 0xe0
 8009128:	009b      	lsls	r3, r3, #2
 800912a:	4413      	add	r3, r2
 800912c:	2200      	movs	r2, #0
 800912e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	3301      	adds	r3, #1
 8009134:	60fb      	str	r3, [r7, #12]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2b0f      	cmp	r3, #15
 800913a:	d9f2      	bls.n	8009122 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800913c:	2300      	movs	r3, #0
 800913e:	60fb      	str	r3, [r7, #12]
 8009140:	e009      	b.n	8009156 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009142:	687a      	ldr	r2, [r7, #4]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	4413      	add	r3, r2
 8009148:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800914c:	2200      	movs	r2, #0
 800914e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	3301      	adds	r3, #1
 8009154:	60fb      	str	r3, [r7, #12]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800915c:	d3f1      	bcc.n	8009142 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2200      	movs	r2, #0
 8009162:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2200      	movs	r2, #0
 8009168:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2201      	movs	r2, #1
 800916e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2240      	movs	r2, #64	@ 0x40
 8009182:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2201      	movs	r2, #1
 8009196:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2200      	movs	r2, #0
 800919e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	331c      	adds	r3, #28
 80091ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80091b2:	2100      	movs	r1, #0
 80091b4:	4618      	mov	r0, r3
 80091b6:	f002 f811 	bl	800b1dc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80091c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091c4:	2100      	movs	r1, #0
 80091c6:	4618      	mov	r0, r3
 80091c8:	f002 f808 	bl	800b1dc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80091d2:	2212      	movs	r2, #18
 80091d4:	2100      	movs	r1, #0
 80091d6:	4618      	mov	r0, r3
 80091d8:	f002 f800 	bl	800b1dc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80091e2:	223e      	movs	r2, #62	@ 0x3e
 80091e4:	2100      	movs	r1, #0
 80091e6:	4618      	mov	r0, r3
 80091e8:	f001 fff8 	bl	800b1dc <memset>

  return USBH_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b085      	sub	sp, #20
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009200:	2300      	movs	r3, #0
 8009202:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d016      	beq.n	8009238 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009210:	2b00      	cmp	r3, #0
 8009212:	d10e      	bne.n	8009232 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800921a:	1c59      	adds	r1, r3, #1
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009222:	687a      	ldr	r2, [r7, #4]
 8009224:	33de      	adds	r3, #222	@ 0xde
 8009226:	6839      	ldr	r1, [r7, #0]
 8009228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800922c:	2300      	movs	r3, #0
 800922e:	73fb      	strb	r3, [r7, #15]
 8009230:	e004      	b.n	800923c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009232:	2302      	movs	r3, #2
 8009234:	73fb      	strb	r3, [r7, #15]
 8009236:	e001      	b.n	800923c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009238:	2302      	movs	r3, #2
 800923a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800923c:	7bfb      	ldrb	r3, [r7, #15]
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800924a:	b480      	push	{r7}
 800924c:	b085      	sub	sp, #20
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
 8009252:	460b      	mov	r3, r1
 8009254:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009260:	78fa      	ldrb	r2, [r7, #3]
 8009262:	429a      	cmp	r2, r3
 8009264:	d204      	bcs.n	8009270 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	78fa      	ldrb	r2, [r7, #3]
 800926a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800926e:	e001      	b.n	8009274 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009270:	2302      	movs	r3, #2
 8009272:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009274:	7bfb      	ldrb	r3, [r7, #15]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3714      	adds	r7, #20
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr

08009282 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009282:	b480      	push	{r7}
 8009284:	b087      	sub	sp, #28
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	4608      	mov	r0, r1
 800928c:	4611      	mov	r1, r2
 800928e:	461a      	mov	r2, r3
 8009290:	4603      	mov	r3, r0
 8009292:	70fb      	strb	r3, [r7, #3]
 8009294:	460b      	mov	r3, r1
 8009296:	70bb      	strb	r3, [r7, #2]
 8009298:	4613      	mov	r3, r2
 800929a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800929c:	2300      	movs	r3, #0
 800929e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80092a0:	2300      	movs	r3, #0
 80092a2:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80092aa:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80092ac:	e025      	b.n	80092fa <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80092ae:	7dfb      	ldrb	r3, [r7, #23]
 80092b0:	221a      	movs	r2, #26
 80092b2:	fb02 f303 	mul.w	r3, r2, r3
 80092b6:	3308      	adds	r3, #8
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	4413      	add	r3, r2
 80092bc:	3302      	adds	r3, #2
 80092be:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	795b      	ldrb	r3, [r3, #5]
 80092c4:	78fa      	ldrb	r2, [r7, #3]
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d002      	beq.n	80092d0 <USBH_FindInterface+0x4e>
 80092ca:	78fb      	ldrb	r3, [r7, #3]
 80092cc:	2bff      	cmp	r3, #255	@ 0xff
 80092ce:	d111      	bne.n	80092f4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80092d4:	78ba      	ldrb	r2, [r7, #2]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d002      	beq.n	80092e0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092da:	78bb      	ldrb	r3, [r7, #2]
 80092dc:	2bff      	cmp	r3, #255	@ 0xff
 80092de:	d109      	bne.n	80092f4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80092e4:	787a      	ldrb	r2, [r7, #1]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d002      	beq.n	80092f0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80092ea:	787b      	ldrb	r3, [r7, #1]
 80092ec:	2bff      	cmp	r3, #255	@ 0xff
 80092ee:	d101      	bne.n	80092f4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80092f0:	7dfb      	ldrb	r3, [r7, #23]
 80092f2:	e006      	b.n	8009302 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80092f4:	7dfb      	ldrb	r3, [r7, #23]
 80092f6:	3301      	adds	r3, #1
 80092f8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80092fa:	7dfb      	ldrb	r3, [r7, #23]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d9d6      	bls.n	80092ae <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009300:	23ff      	movs	r3, #255	@ 0xff
}
 8009302:	4618      	mov	r0, r3
 8009304:	371c      	adds	r7, #28
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800930e:	b580      	push	{r7, lr}
 8009310:	b082      	sub	sp, #8
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 fcfc 	bl	800ad14 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800931c:	2101      	movs	r1, #1
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f001 fe03 	bl	800af2a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	3708      	adds	r7, #8
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
	...

08009330 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b088      	sub	sp, #32
 8009334:	af04      	add	r7, sp, #16
 8009336:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009338:	2302      	movs	r3, #2
 800933a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800933c:	2300      	movs	r3, #0
 800933e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009346:	b2db      	uxtb	r3, r3
 8009348:	2b01      	cmp	r3, #1
 800934a:	d102      	bne.n	8009352 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2203      	movs	r2, #3
 8009350:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	781b      	ldrb	r3, [r3, #0]
 8009356:	b2db      	uxtb	r3, r3
 8009358:	2b0b      	cmp	r3, #11
 800935a:	f200 81bc 	bhi.w	80096d6 <USBH_Process+0x3a6>
 800935e:	a201      	add	r2, pc, #4	@ (adr r2, 8009364 <USBH_Process+0x34>)
 8009360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009364:	08009395 	.word	0x08009395
 8009368:	080093c7 	.word	0x080093c7
 800936c:	08009431 	.word	0x08009431
 8009370:	08009671 	.word	0x08009671
 8009374:	080096d7 	.word	0x080096d7
 8009378:	080094d1 	.word	0x080094d1
 800937c:	08009617 	.word	0x08009617
 8009380:	08009507 	.word	0x08009507
 8009384:	08009527 	.word	0x08009527
 8009388:	08009545 	.word	0x08009545
 800938c:	08009589 	.word	0x08009589
 8009390:	08009659 	.word	0x08009659
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800939a:	b2db      	uxtb	r3, r3
 800939c:	2b00      	cmp	r3, #0
 800939e:	f000 819c 	beq.w	80096da <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2201      	movs	r2, #1
 80093a6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80093a8:	20c8      	movs	r0, #200	@ 0xc8
 80093aa:	f001 fdff 	bl	800afac <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f001 fd0d 	bl	800adce <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80093c4:	e189      	b.n	80096da <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80093cc:	b2db      	uxtb	r3, r3
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d107      	bne.n	80093e2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2202      	movs	r2, #2
 80093de:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80093e0:	e18a      	b.n	80096f8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80093e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80093ec:	d914      	bls.n	8009418 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80093f4:	3301      	adds	r3, #1
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009404:	2b03      	cmp	r3, #3
 8009406:	d903      	bls.n	8009410 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	220d      	movs	r2, #13
 800940c:	701a      	strb	r2, [r3, #0]
      break;
 800940e:	e173      	b.n	80096f8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2200      	movs	r2, #0
 8009414:	701a      	strb	r2, [r3, #0]
      break;
 8009416:	e16f      	b.n	80096f8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800941e:	f103 020a 	add.w	r2, r3, #10
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009428:	200a      	movs	r0, #10
 800942a:	f001 fdbf 	bl	800afac <USBH_Delay>
      break;
 800942e:	e163      	b.n	80096f8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009436:	2b00      	cmp	r3, #0
 8009438:	d005      	beq.n	8009446 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009440:	2104      	movs	r1, #4
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009446:	2064      	movs	r0, #100	@ 0x64
 8009448:	f001 fdb0 	bl	800afac <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800944c:	6878      	ldr	r0, [r7, #4]
 800944e:	f001 fc97 	bl	800ad80 <USBH_LL_GetSpeed>
 8009452:	4603      	mov	r3, r0
 8009454:	461a      	mov	r2, r3
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2205      	movs	r2, #5
 8009460:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009462:	2100      	movs	r1, #0
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f001 faa2 	bl	800a9ae <USBH_AllocPipe>
 800946a:	4603      	mov	r3, r0
 800946c:	461a      	mov	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009472:	2180      	movs	r1, #128	@ 0x80
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f001 fa9a 	bl	800a9ae <USBH_AllocPipe>
 800947a:	4603      	mov	r3, r0
 800947c:	461a      	mov	r2, r3
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	7919      	ldrb	r1, [r3, #4]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009496:	9202      	str	r2, [sp, #8]
 8009498:	2200      	movs	r2, #0
 800949a:	9201      	str	r2, [sp, #4]
 800949c:	9300      	str	r3, [sp, #0]
 800949e:	4603      	mov	r3, r0
 80094a0:	2280      	movs	r2, #128	@ 0x80
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f001 fa54 	bl	800a950 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	7959      	ldrb	r1, [r3, #5]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80094b8:	687a      	ldr	r2, [r7, #4]
 80094ba:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80094bc:	9202      	str	r2, [sp, #8]
 80094be:	2200      	movs	r2, #0
 80094c0:	9201      	str	r2, [sp, #4]
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	4603      	mov	r3, r0
 80094c6:	2200      	movs	r2, #0
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f001 fa41 	bl	800a950 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80094ce:	e113      	b.n	80096f8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f000 f917 	bl	8009704 <USBH_HandleEnum>
 80094d6:	4603      	mov	r3, r0
 80094d8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	f040 80fd 	bne.w	80096de <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d103      	bne.n	80094fe <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2208      	movs	r2, #8
 80094fa:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80094fc:	e0ef      	b.n	80096de <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2207      	movs	r2, #7
 8009502:	701a      	strb	r2, [r3, #0]
      break;
 8009504:	e0eb      	b.n	80096de <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800950c:	2b00      	cmp	r3, #0
 800950e:	f000 80e8 	beq.w	80096e2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009518:	2101      	movs	r1, #1
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2208      	movs	r2, #8
 8009522:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8009524:	e0dd      	b.n	80096e2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800952c:	4619      	mov	r1, r3
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f000 fc3f 	bl	8009db2 <USBH_SetCfg>
 8009534:	4603      	mov	r3, r0
 8009536:	2b00      	cmp	r3, #0
 8009538:	f040 80d5 	bne.w	80096e6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2209      	movs	r2, #9
 8009540:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009542:	e0d0      	b.n	80096e6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800954a:	f003 0320 	and.w	r3, r3, #32
 800954e:	2b00      	cmp	r3, #0
 8009550:	d016      	beq.n	8009580 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009552:	2101      	movs	r1, #1
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fc4f 	bl	8009df8 <USBH_SetFeature>
 800955a:	4603      	mov	r3, r0
 800955c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800955e:	7bbb      	ldrb	r3, [r7, #14]
 8009560:	b2db      	uxtb	r3, r3
 8009562:	2b00      	cmp	r3, #0
 8009564:	d103      	bne.n	800956e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	220a      	movs	r2, #10
 800956a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800956c:	e0bd      	b.n	80096ea <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800956e:	7bbb      	ldrb	r3, [r7, #14]
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b03      	cmp	r3, #3
 8009574:	f040 80b9 	bne.w	80096ea <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	220a      	movs	r2, #10
 800957c:	701a      	strb	r2, [r3, #0]
      break;
 800957e:	e0b4      	b.n	80096ea <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	220a      	movs	r2, #10
 8009584:	701a      	strb	r2, [r3, #0]
      break;
 8009586:	e0b0      	b.n	80096ea <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800958e:	2b00      	cmp	r3, #0
 8009590:	f000 80ad 	beq.w	80096ee <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2200      	movs	r2, #0
 8009598:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800959c:	2300      	movs	r3, #0
 800959e:	73fb      	strb	r3, [r7, #15]
 80095a0:	e016      	b.n	80095d0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80095a2:	7bfa      	ldrb	r2, [r7, #15]
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	32de      	adds	r2, #222	@ 0xde
 80095a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095ac:	791a      	ldrb	r2, [r3, #4]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d108      	bne.n	80095ca <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 80095b8:	7bfa      	ldrb	r2, [r7, #15]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	32de      	adds	r2, #222	@ 0xde
 80095be:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80095c8:	e005      	b.n	80095d6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80095ca:	7bfb      	ldrb	r3, [r7, #15]
 80095cc:	3301      	adds	r3, #1
 80095ce:	73fb      	strb	r3, [r7, #15]
 80095d0:	7bfb      	ldrb	r3, [r7, #15]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d0e5      	beq.n	80095a2 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d016      	beq.n	800960e <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80095e6:	689b      	ldr	r3, [r3, #8]
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	4798      	blx	r3
 80095ec:	4603      	mov	r3, r0
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d109      	bne.n	8009606 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2206      	movs	r2, #6
 80095f6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80095fe:	2103      	movs	r1, #3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009604:	e073      	b.n	80096ee <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	220d      	movs	r2, #13
 800960a:	701a      	strb	r2, [r3, #0]
      break;
 800960c:	e06f      	b.n	80096ee <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	220d      	movs	r2, #13
 8009612:	701a      	strb	r2, [r3, #0]
      break;
 8009614:	e06b      	b.n	80096ee <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800961c:	2b00      	cmp	r3, #0
 800961e:	d017      	beq.n	8009650 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	4798      	blx	r3
 800962c:	4603      	mov	r3, r0
 800962e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	b2db      	uxtb	r3, r3
 8009634:	2b00      	cmp	r3, #0
 8009636:	d103      	bne.n	8009640 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	220b      	movs	r2, #11
 800963c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800963e:	e058      	b.n	80096f2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8009640:	7bbb      	ldrb	r3, [r7, #14]
 8009642:	b2db      	uxtb	r3, r3
 8009644:	2b02      	cmp	r3, #2
 8009646:	d154      	bne.n	80096f2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	220d      	movs	r2, #13
 800964c:	701a      	strb	r2, [r3, #0]
      break;
 800964e:	e050      	b.n	80096f2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	220d      	movs	r2, #13
 8009654:	701a      	strb	r2, [r3, #0]
      break;
 8009656:	e04c      	b.n	80096f2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800965e:	2b00      	cmp	r3, #0
 8009660:	d049      	beq.n	80096f6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009668:	695b      	ldr	r3, [r3, #20]
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	4798      	blx	r3
      }
      break;
 800966e:	e042      	b.n	80096f6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2200      	movs	r2, #0
 8009674:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f7ff fd4b 	bl	8009114 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009684:	2b00      	cmp	r3, #0
 8009686:	d009      	beq.n	800969c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d005      	beq.n	80096b2 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80096ac:	2105      	movs	r1, #5
 80096ae:	6878      	ldr	r0, [r7, #4]
 80096b0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d107      	bne.n	80096ce <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2200      	movs	r2, #0
 80096c2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f7ff fe21 	bl	800930e <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80096cc:	e014      	b.n	80096f8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	f001 fb20 	bl	800ad14 <USBH_LL_Start>
      break;
 80096d4:	e010      	b.n	80096f8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 80096d6:	bf00      	nop
 80096d8:	e00e      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096da:	bf00      	nop
 80096dc:	e00c      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096de:	bf00      	nop
 80096e0:	e00a      	b.n	80096f8 <USBH_Process+0x3c8>
    break;
 80096e2:	bf00      	nop
 80096e4:	e008      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096e6:	bf00      	nop
 80096e8:	e006      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096ea:	bf00      	nop
 80096ec:	e004      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096ee:	bf00      	nop
 80096f0:	e002      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096f2:	bf00      	nop
 80096f4:	e000      	b.n	80096f8 <USBH_Process+0x3c8>
      break;
 80096f6:	bf00      	nop
  }
  return USBH_OK;
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3710      	adds	r7, #16
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
 8009702:	bf00      	nop

08009704 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b088      	sub	sp, #32
 8009708:	af04      	add	r7, sp, #16
 800970a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800970c:	2301      	movs	r3, #1
 800970e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009710:	2301      	movs	r3, #1
 8009712:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	785b      	ldrb	r3, [r3, #1]
 8009718:	2b07      	cmp	r3, #7
 800971a:	f200 81bd 	bhi.w	8009a98 <USBH_HandleEnum+0x394>
 800971e:	a201      	add	r2, pc, #4	@ (adr r2, 8009724 <USBH_HandleEnum+0x20>)
 8009720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009724:	08009745 	.word	0x08009745
 8009728:	080097ff 	.word	0x080097ff
 800972c:	08009869 	.word	0x08009869
 8009730:	080098f3 	.word	0x080098f3
 8009734:	0800995d 	.word	0x0800995d
 8009738:	080099cd 	.word	0x080099cd
 800973c:	08009a13 	.word	0x08009a13
 8009740:	08009a59 	.word	0x08009a59
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009744:	2108      	movs	r1, #8
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fa50 	bl	8009bec <USBH_Get_DevDesc>
 800974c:	4603      	mov	r3, r0
 800974e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009750:	7bbb      	ldrb	r3, [r7, #14]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d12e      	bne.n	80097b4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2201      	movs	r2, #1
 8009764:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	7919      	ldrb	r1, [r3, #4]
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009776:	687a      	ldr	r2, [r7, #4]
 8009778:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800977a:	9202      	str	r2, [sp, #8]
 800977c:	2200      	movs	r2, #0
 800977e:	9201      	str	r2, [sp, #4]
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	4603      	mov	r3, r0
 8009784:	2280      	movs	r2, #128	@ 0x80
 8009786:	6878      	ldr	r0, [r7, #4]
 8009788:	f001 f8e2 	bl	800a950 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	7959      	ldrb	r1, [r3, #5]
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80097a0:	9202      	str	r2, [sp, #8]
 80097a2:	2200      	movs	r2, #0
 80097a4:	9201      	str	r2, [sp, #4]
 80097a6:	9300      	str	r3, [sp, #0]
 80097a8:	4603      	mov	r3, r0
 80097aa:	2200      	movs	r2, #0
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f001 f8cf 	bl	800a950 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80097b2:	e173      	b.n	8009a9c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80097b4:	7bbb      	ldrb	r3, [r7, #14]
 80097b6:	2b03      	cmp	r3, #3
 80097b8:	f040 8170 	bne.w	8009a9c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80097c2:	3301      	adds	r3, #1
 80097c4:	b2da      	uxtb	r2, r3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80097d2:	2b03      	cmp	r3, #3
 80097d4:	d903      	bls.n	80097de <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	220d      	movs	r2, #13
 80097da:	701a      	strb	r2, [r3, #0]
      break;
 80097dc:	e15e      	b.n	8009a9c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	795b      	ldrb	r3, [r3, #5]
 80097e2:	4619      	mov	r1, r3
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	f001 f903 	bl	800a9f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	791b      	ldrb	r3, [r3, #4]
 80097ee:	4619      	mov	r1, r3
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f001 f8fd 	bl	800a9f0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	701a      	strb	r2, [r3, #0]
      break;
 80097fc:	e14e      	b.n	8009a9c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80097fe:	2112      	movs	r1, #18
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f000 f9f3 	bl	8009bec <USBH_Get_DevDesc>
 8009806:	4603      	mov	r3, r0
 8009808:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800980a:	7bbb      	ldrb	r3, [r7, #14]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d103      	bne.n	8009818 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2202      	movs	r2, #2
 8009814:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009816:	e143      	b.n	8009aa0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009818:	7bbb      	ldrb	r3, [r7, #14]
 800981a:	2b03      	cmp	r3, #3
 800981c:	f040 8140 	bne.w	8009aa0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009826:	3301      	adds	r3, #1
 8009828:	b2da      	uxtb	r2, r3
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8009836:	2b03      	cmp	r3, #3
 8009838:	d903      	bls.n	8009842 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	220d      	movs	r2, #13
 800983e:	701a      	strb	r2, [r3, #0]
      break;
 8009840:	e12e      	b.n	8009aa0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	795b      	ldrb	r3, [r3, #5]
 8009846:	4619      	mov	r1, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f001 f8d1 	bl	800a9f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	791b      	ldrb	r3, [r3, #4]
 8009852:	4619      	mov	r1, r3
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f001 f8cb 	bl	800a9f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2200      	movs	r2, #0
 800985e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	701a      	strb	r2, [r3, #0]
      break;
 8009866:	e11b      	b.n	8009aa0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009868:	2101      	movs	r1, #1
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 fa7d 	bl	8009d6a <USBH_SetAddress>
 8009870:	4603      	mov	r3, r0
 8009872:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009874:	7bbb      	ldrb	r3, [r7, #14]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d130      	bne.n	80098dc <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800987a:	2002      	movs	r0, #2
 800987c:	f001 fb96 	bl	800afac <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2203      	movs	r2, #3
 800988c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	7919      	ldrb	r1, [r3, #4]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800989e:	687a      	ldr	r2, [r7, #4]
 80098a0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80098a2:	9202      	str	r2, [sp, #8]
 80098a4:	2200      	movs	r2, #0
 80098a6:	9201      	str	r2, [sp, #4]
 80098a8:	9300      	str	r3, [sp, #0]
 80098aa:	4603      	mov	r3, r0
 80098ac:	2280      	movs	r2, #128	@ 0x80
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f001 f84e 	bl	800a950 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	7959      	ldrb	r1, [r3, #5]
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80098c8:	9202      	str	r2, [sp, #8]
 80098ca:	2200      	movs	r2, #0
 80098cc:	9201      	str	r2, [sp, #4]
 80098ce:	9300      	str	r3, [sp, #0]
 80098d0:	4603      	mov	r3, r0
 80098d2:	2200      	movs	r2, #0
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f001 f83b 	bl	800a950 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80098da:	e0e3      	b.n	8009aa4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80098dc:	7bbb      	ldrb	r3, [r7, #14]
 80098de:	2b03      	cmp	r3, #3
 80098e0:	f040 80e0 	bne.w	8009aa4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	220d      	movs	r2, #13
 80098e8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	705a      	strb	r2, [r3, #1]
      break;
 80098f0:	e0d8      	b.n	8009aa4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80098f2:	2109      	movs	r1, #9
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 f9a5 	bl	8009c44 <USBH_Get_CfgDesc>
 80098fa:	4603      	mov	r3, r0
 80098fc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80098fe:	7bbb      	ldrb	r3, [r7, #14]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d103      	bne.n	800990c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2204      	movs	r2, #4
 8009908:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800990a:	e0cd      	b.n	8009aa8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800990c:	7bbb      	ldrb	r3, [r7, #14]
 800990e:	2b03      	cmp	r3, #3
 8009910:	f040 80ca 	bne.w	8009aa8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800991a:	3301      	adds	r3, #1
 800991c:	b2da      	uxtb	r2, r3
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800992a:	2b03      	cmp	r3, #3
 800992c:	d903      	bls.n	8009936 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	220d      	movs	r2, #13
 8009932:	701a      	strb	r2, [r3, #0]
      break;
 8009934:	e0b8      	b.n	8009aa8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	795b      	ldrb	r3, [r3, #5]
 800993a:	4619      	mov	r1, r3
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f001 f857 	bl	800a9f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	791b      	ldrb	r3, [r3, #4]
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f001 f851 	bl	800a9f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	701a      	strb	r2, [r3, #0]
      break;
 800995a:	e0a5      	b.n	8009aa8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8009962:	4619      	mov	r1, r3
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 f96d 	bl	8009c44 <USBH_Get_CfgDesc>
 800996a:	4603      	mov	r3, r0
 800996c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800996e:	7bbb      	ldrb	r3, [r7, #14]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d103      	bne.n	800997c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2205      	movs	r2, #5
 8009978:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800997a:	e097      	b.n	8009aac <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800997c:	7bbb      	ldrb	r3, [r7, #14]
 800997e:	2b03      	cmp	r3, #3
 8009980:	f040 8094 	bne.w	8009aac <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800998a:	3301      	adds	r3, #1
 800998c:	b2da      	uxtb	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800999a:	2b03      	cmp	r3, #3
 800999c:	d903      	bls.n	80099a6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	220d      	movs	r2, #13
 80099a2:	701a      	strb	r2, [r3, #0]
      break;
 80099a4:	e082      	b.n	8009aac <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	795b      	ldrb	r3, [r3, #5]
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 f81f 	bl	800a9f0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	791b      	ldrb	r3, [r3, #4]
 80099b6:	4619      	mov	r1, r3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f001 f819 	bl	800a9f0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2200      	movs	r2, #0
 80099c2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	701a      	strb	r2, [r3, #0]
      break;
 80099ca:	e06f      	b.n	8009aac <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d019      	beq.n	8009a0a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80099e2:	23ff      	movs	r3, #255	@ 0xff
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f957 	bl	8009c98 <USBH_Get_StringDesc>
 80099ea:	4603      	mov	r3, r0
 80099ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80099ee:	7bbb      	ldrb	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d103      	bne.n	80099fc <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2206      	movs	r2, #6
 80099f8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80099fa:	e059      	b.n	8009ab0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80099fc:	7bbb      	ldrb	r3, [r7, #14]
 80099fe:	2b03      	cmp	r3, #3
 8009a00:	d156      	bne.n	8009ab0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2206      	movs	r2, #6
 8009a06:	705a      	strb	r2, [r3, #1]
      break;
 8009a08:	e052      	b.n	8009ab0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2206      	movs	r2, #6
 8009a0e:	705a      	strb	r2, [r3, #1]
      break;
 8009a10:	e04e      	b.n	8009ab0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d019      	beq.n	8009a50 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009a28:	23ff      	movs	r3, #255	@ 0xff
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 f934 	bl	8009c98 <USBH_Get_StringDesc>
 8009a30:	4603      	mov	r3, r0
 8009a32:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009a34:	7bbb      	ldrb	r3, [r7, #14]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d103      	bne.n	8009a42 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2207      	movs	r2, #7
 8009a3e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009a40:	e038      	b.n	8009ab4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	2b03      	cmp	r3, #3
 8009a46:	d135      	bne.n	8009ab4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	2207      	movs	r2, #7
 8009a4c:	705a      	strb	r2, [r3, #1]
      break;
 8009a4e:	e031      	b.n	8009ab4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2207      	movs	r2, #7
 8009a54:	705a      	strb	r2, [r3, #1]
      break;
 8009a56:	e02d      	b.n	8009ab4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d017      	beq.n	8009a92 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009a6e:	23ff      	movs	r3, #255	@ 0xff
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 f911 	bl	8009c98 <USBH_Get_StringDesc>
 8009a76:	4603      	mov	r3, r0
 8009a78:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009a7a:	7bbb      	ldrb	r3, [r7, #14]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d102      	bne.n	8009a86 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009a80:	2300      	movs	r3, #0
 8009a82:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009a84:	e018      	b.n	8009ab8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a86:	7bbb      	ldrb	r3, [r7, #14]
 8009a88:	2b03      	cmp	r3, #3
 8009a8a:	d115      	bne.n	8009ab8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8009a90:	e012      	b.n	8009ab8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	73fb      	strb	r3, [r7, #15]
      break;
 8009a96:	e00f      	b.n	8009ab8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8009a98:	bf00      	nop
 8009a9a:	e00e      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009a9c:	bf00      	nop
 8009a9e:	e00c      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009aa0:	bf00      	nop
 8009aa2:	e00a      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009aa4:	bf00      	nop
 8009aa6:	e008      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009aa8:	bf00      	nop
 8009aaa:	e006      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009aac:	bf00      	nop
 8009aae:	e004      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009ab0:	bf00      	nop
 8009ab2:	e002      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009ab4:	bf00      	nop
 8009ab6:	e000      	b.n	8009aba <USBH_HandleEnum+0x3b6>
      break;
 8009ab8:	bf00      	nop
  }
  return Status;
 8009aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3710      	adds	r7, #16
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8009ad6:	bf00      	nop
 8009ad8:	370c      	adds	r7, #12
 8009ada:	46bd      	mov	sp, r7
 8009adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae0:	4770      	bx	lr

08009ae2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b082      	sub	sp, #8
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009af0:	1c5a      	adds	r2, r3, #1
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f000 f804 	bl	8009b06 <USBH_HandleSof>
}
 8009afe:	bf00      	nop
 8009b00:	3708      	adds	r7, #8
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b082      	sub	sp, #8
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	2b0b      	cmp	r3, #11
 8009b16:	d10a      	bne.n	8009b2e <USBH_HandleSof+0x28>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d005      	beq.n	8009b2e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	4798      	blx	r3
  }
}
 8009b2e:	bf00      	nop
 8009b30:	3708      	adds	r7, #8
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b083      	sub	sp, #12
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2201      	movs	r2, #1
 8009b42:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009b46:	bf00      	nop
}
 8009b48:	370c      	adds	r7, #12
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b50:	4770      	bx	lr

08009b52 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009b52:	b480      	push	{r7}
 8009b54:	b083      	sub	sp, #12
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2201      	movs	r2, #1
 8009b66:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8009b6a:	bf00      	nop
}
 8009b6c:	370c      	adds	r7, #12
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b74:	4770      	bx	lr

08009b76 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009b76:	b480      	push	{r7}
 8009b78:	b083      	sub	sp, #12
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2200      	movs	r2, #0
 8009b92:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2200      	movs	r2, #0
 8009bc0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f001 f8c0 	bl	800ad4a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	791b      	ldrb	r3, [r3, #4]
 8009bce:	4619      	mov	r1, r3
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f000 ff0d 	bl	800a9f0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	795b      	ldrb	r3, [r3, #5]
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 ff07 	bl	800a9f0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b086      	sub	sp, #24
 8009bf0:	af02      	add	r7, sp, #8
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009bf8:	887b      	ldrh	r3, [r7, #2]
 8009bfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bfe:	d901      	bls.n	8009c04 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009c00:	2303      	movs	r3, #3
 8009c02:	e01b      	b.n	8009c3c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009c0a:	887b      	ldrh	r3, [r7, #2]
 8009c0c:	9300      	str	r3, [sp, #0]
 8009c0e:	4613      	mov	r3, r2
 8009c10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009c14:	2100      	movs	r1, #0
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 f872 	bl	8009d00 <USBH_GetDescriptor>
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009c20:	7bfb      	ldrb	r3, [r7, #15]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d109      	bne.n	8009c3a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009c2c:	887a      	ldrh	r2, [r7, #2]
 8009c2e:	4619      	mov	r1, r3
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f929 	bl	8009e88 <USBH_ParseDevDesc>
 8009c36:	4603      	mov	r3, r0
 8009c38:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3710      	adds	r7, #16
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b086      	sub	sp, #24
 8009c48:	af02      	add	r7, sp, #8
 8009c4a:	6078      	str	r0, [r7, #4]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	331c      	adds	r3, #28
 8009c54:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009c56:	887b      	ldrh	r3, [r7, #2]
 8009c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c5c:	d901      	bls.n	8009c62 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e016      	b.n	8009c90 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009c62:	887b      	ldrh	r3, [r7, #2]
 8009c64:	9300      	str	r3, [sp, #0]
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c6c:	2100      	movs	r1, #0
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f000 f846 	bl	8009d00 <USBH_GetDescriptor>
 8009c74:	4603      	mov	r3, r0
 8009c76:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009c78:	7bfb      	ldrb	r3, [r7, #15]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d107      	bne.n	8009c8e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009c7e:	887b      	ldrh	r3, [r7, #2]
 8009c80:	461a      	mov	r2, r3
 8009c82:	68b9      	ldr	r1, [r7, #8]
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 f9af 	bl	8009fe8 <USBH_ParseCfgDesc>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b088      	sub	sp, #32
 8009c9c:	af02      	add	r7, sp, #8
 8009c9e:	60f8      	str	r0, [r7, #12]
 8009ca0:	607a      	str	r2, [r7, #4]
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	72fb      	strb	r3, [r7, #11]
 8009ca8:	4613      	mov	r3, r2
 8009caa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8009cac:	893b      	ldrh	r3, [r7, #8]
 8009cae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009cb2:	d802      	bhi.n	8009cba <USBH_Get_StringDesc+0x22>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e01c      	b.n	8009cf8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8009cbe:	7afb      	ldrb	r3, [r7, #11]
 8009cc0:	b29b      	uxth	r3, r3
 8009cc2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009cc6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009cce:	893b      	ldrh	r3, [r7, #8]
 8009cd0:	9300      	str	r3, [sp, #0]
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	68f8      	ldr	r0, [r7, #12]
 8009cd8:	f000 f812 	bl	8009d00 <USBH_GetDescriptor>
 8009cdc:	4603      	mov	r3, r0
 8009cde:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009ce0:	7dfb      	ldrb	r3, [r7, #23]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d107      	bne.n	8009cf6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009cec:	893a      	ldrh	r2, [r7, #8]
 8009cee:	6879      	ldr	r1, [r7, #4]
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f000 fb8c 	bl	800a40e <USBH_ParseStringDesc>
  }

  return status;
 8009cf6:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3718      	adds	r7, #24
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}

08009d00 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	60f8      	str	r0, [r7, #12]
 8009d08:	607b      	str	r3, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	72fb      	strb	r3, [r7, #11]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	789b      	ldrb	r3, [r3, #2]
 8009d16:	2b01      	cmp	r3, #1
 8009d18:	d11c      	bne.n	8009d54 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009d1a:	7afb      	ldrb	r3, [r7, #11]
 8009d1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009d20:	b2da      	uxtb	r2, r3
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2206      	movs	r2, #6
 8009d2a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	893a      	ldrh	r2, [r7, #8]
 8009d30:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009d32:	893b      	ldrh	r3, [r7, #8]
 8009d34:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009d38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d3c:	d104      	bne.n	8009d48 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f240 4209 	movw	r2, #1033	@ 0x409
 8009d44:	829a      	strh	r2, [r3, #20]
 8009d46:	e002      	b.n	8009d4e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	8b3a      	ldrh	r2, [r7, #24]
 8009d52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009d54:	8b3b      	ldrh	r3, [r7, #24]
 8009d56:	461a      	mov	r2, r3
 8009d58:	6879      	ldr	r1, [r7, #4]
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	f000 fba4 	bl	800a4a8 <USBH_CtlReq>
 8009d60:	4603      	mov	r3, r0
}
 8009d62:	4618      	mov	r0, r3
 8009d64:	3710      	adds	r7, #16
 8009d66:	46bd      	mov	sp, r7
 8009d68:	bd80      	pop	{r7, pc}

08009d6a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009d6a:	b580      	push	{r7, lr}
 8009d6c:	b082      	sub	sp, #8
 8009d6e:	af00      	add	r7, sp, #0
 8009d70:	6078      	str	r0, [r7, #4]
 8009d72:	460b      	mov	r3, r1
 8009d74:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	789b      	ldrb	r3, [r3, #2]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d10f      	bne.n	8009d9e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	2205      	movs	r2, #5
 8009d88:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8009d8a:	78fb      	ldrb	r3, [r7, #3]
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009d9e:	2200      	movs	r2, #0
 8009da0:	2100      	movs	r1, #0
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f000 fb80 	bl	800a4a8 <USBH_CtlReq>
 8009da8:	4603      	mov	r3, r0
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3708      	adds	r7, #8
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}

08009db2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009db2:	b580      	push	{r7, lr}
 8009db4:	b082      	sub	sp, #8
 8009db6:	af00      	add	r7, sp, #0
 8009db8:	6078      	str	r0, [r7, #4]
 8009dba:	460b      	mov	r3, r1
 8009dbc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	789b      	ldrb	r3, [r3, #2]
 8009dc2:	2b01      	cmp	r3, #1
 8009dc4:	d10e      	bne.n	8009de4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2209      	movs	r2, #9
 8009dd0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	887a      	ldrh	r2, [r7, #2]
 8009dd6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2200      	movs	r2, #0
 8009de2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009de4:	2200      	movs	r2, #0
 8009de6:	2100      	movs	r1, #0
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f000 fb5d 	bl	800a4a8 <USBH_CtlReq>
 8009dee:	4603      	mov	r3, r0
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	3708      	adds	r7, #8
 8009df4:	46bd      	mov	sp, r7
 8009df6:	bd80      	pop	{r7, pc}

08009df8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b082      	sub	sp, #8
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	460b      	mov	r3, r1
 8009e02:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	789b      	ldrb	r3, [r3, #2]
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d10f      	bne.n	8009e2c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2203      	movs	r2, #3
 8009e16:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009e18:	78fb      	ldrb	r3, [r7, #3]
 8009e1a:	b29a      	uxth	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	2200      	movs	r2, #0
 8009e2a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009e2c:	2200      	movs	r2, #0
 8009e2e:	2100      	movs	r1, #0
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 fb39 	bl	800a4a8 <USBH_CtlReq>
 8009e36:	4603      	mov	r3, r0
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3708      	adds	r7, #8
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b082      	sub	sp, #8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	460b      	mov	r3, r1
 8009e4a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	789b      	ldrb	r3, [r3, #2]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d10f      	bne.n	8009e74 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2202      	movs	r2, #2
 8009e58:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2201      	movs	r2, #1
 8009e5e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009e66:	78fb      	ldrb	r3, [r7, #3]
 8009e68:	b29a      	uxth	r2, r3
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009e74:	2200      	movs	r2, #0
 8009e76:	2100      	movs	r1, #0
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 fb15 	bl	800a4a8 <USBH_CtlReq>
 8009e7e:	4603      	mov	r3, r0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3708      	adds	r7, #8
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b087      	sub	sp, #28
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	60f8      	str	r0, [r7, #12]
 8009e90:	60b9      	str	r1, [r7, #8]
 8009e92:	4613      	mov	r3, r2
 8009e94:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009e9c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d101      	bne.n	8009eac <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009ea8:	2302      	movs	r3, #2
 8009eaa:	e094      	b.n	8009fd6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	781a      	ldrb	r2, [r3, #0]
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009eb4:	68bb      	ldr	r3, [r7, #8]
 8009eb6:	785a      	ldrb	r2, [r3, #1]
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8009ebc:	68bb      	ldr	r3, [r7, #8]
 8009ebe:	3302      	adds	r3, #2
 8009ec0:	781b      	ldrb	r3, [r3, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	3303      	adds	r3, #3
 8009ec8:	781b      	ldrb	r3, [r3, #0]
 8009eca:	021b      	lsls	r3, r3, #8
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	693b      	ldr	r3, [r7, #16]
 8009ed4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	791a      	ldrb	r2, [r3, #4]
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	795a      	ldrb	r2, [r3, #5]
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	799a      	ldrb	r2, [r3, #6]
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	79da      	ldrb	r2, [r3, #7]
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d004      	beq.n	8009f0a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d11b      	bne.n	8009f42 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009f0a:	693b      	ldr	r3, [r7, #16]
 8009f0c:	79db      	ldrb	r3, [r3, #7]
 8009f0e:	2b20      	cmp	r3, #32
 8009f10:	dc0f      	bgt.n	8009f32 <USBH_ParseDevDesc+0xaa>
 8009f12:	2b08      	cmp	r3, #8
 8009f14:	db0f      	blt.n	8009f36 <USBH_ParseDevDesc+0xae>
 8009f16:	3b08      	subs	r3, #8
 8009f18:	4a32      	ldr	r2, [pc, #200]	@ (8009fe4 <USBH_ParseDevDesc+0x15c>)
 8009f1a:	fa22 f303 	lsr.w	r3, r2, r3
 8009f1e:	f003 0301 	and.w	r3, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bf14      	ite	ne
 8009f26:	2301      	movne	r3, #1
 8009f28:	2300      	moveq	r3, #0
 8009f2a:	b2db      	uxtb	r3, r3
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d106      	bne.n	8009f3e <USBH_ParseDevDesc+0xb6>
 8009f30:	e001      	b.n	8009f36 <USBH_ParseDevDesc+0xae>
 8009f32:	2b40      	cmp	r3, #64	@ 0x40
 8009f34:	d003      	beq.n	8009f3e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	2208      	movs	r2, #8
 8009f3a:	71da      	strb	r2, [r3, #7]
        break;
 8009f3c:	e000      	b.n	8009f40 <USBH_ParseDevDesc+0xb8>
        break;
 8009f3e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009f40:	e00e      	b.n	8009f60 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d107      	bne.n	8009f5c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009f4c:	693b      	ldr	r3, [r7, #16]
 8009f4e:	79db      	ldrb	r3, [r3, #7]
 8009f50:	2b08      	cmp	r3, #8
 8009f52:	d005      	beq.n	8009f60 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	2208      	movs	r2, #8
 8009f58:	71da      	strb	r2, [r3, #7]
 8009f5a:	e001      	b.n	8009f60 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009f5c:	2303      	movs	r3, #3
 8009f5e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009f60:	88fb      	ldrh	r3, [r7, #6]
 8009f62:	2b08      	cmp	r3, #8
 8009f64:	d936      	bls.n	8009fd4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	3308      	adds	r3, #8
 8009f6a:	781b      	ldrb	r3, [r3, #0]
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	3309      	adds	r3, #9
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	021b      	lsls	r3, r3, #8
 8009f76:	b29b      	uxth	r3, r3
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	b29a      	uxth	r2, r3
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	330a      	adds	r3, #10
 8009f84:	781b      	ldrb	r3, [r3, #0]
 8009f86:	461a      	mov	r2, r3
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	330b      	adds	r3, #11
 8009f8c:	781b      	ldrb	r3, [r3, #0]
 8009f8e:	021b      	lsls	r3, r3, #8
 8009f90:	b29b      	uxth	r3, r3
 8009f92:	4313      	orrs	r3, r2
 8009f94:	b29a      	uxth	r2, r3
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8009f9a:	68bb      	ldr	r3, [r7, #8]
 8009f9c:	330c      	adds	r3, #12
 8009f9e:	781b      	ldrb	r3, [r3, #0]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	330d      	adds	r3, #13
 8009fa6:	781b      	ldrb	r3, [r3, #0]
 8009fa8:	021b      	lsls	r3, r3, #8
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	4313      	orrs	r3, r2
 8009fae:	b29a      	uxth	r2, r3
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	7b9a      	ldrb	r2, [r3, #14]
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	7bda      	ldrb	r2, [r3, #15]
 8009fc0:	693b      	ldr	r3, [r7, #16]
 8009fc2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	7c1a      	ldrb	r2, [r3, #16]
 8009fc8:	693b      	ldr	r3, [r7, #16]
 8009fca:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	7c5a      	ldrb	r2, [r3, #17]
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8009fd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	371c      	adds	r7, #28
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe0:	4770      	bx	lr
 8009fe2:	bf00      	nop
 8009fe4:	01000101 	.word	0x01000101

08009fe8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b08c      	sub	sp, #48	@ 0x30
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	4613      	mov	r3, r2
 8009ff4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009ffc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009ffe:	2300      	movs	r3, #0
 800a000:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a004:	2300      	movs	r3, #0
 800a006:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d101      	bne.n	800a01a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800a016:	2302      	movs	r3, #2
 800a018:	e0de      	b.n	800a1d8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a01a:	68bb      	ldr	r3, [r7, #8]
 800a01c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800a01e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	2b09      	cmp	r3, #9
 800a024:	d002      	beq.n	800a02c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a028:	2209      	movs	r2, #9
 800a02a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	781a      	ldrb	r2, [r3, #0]
 800a030:	6a3b      	ldr	r3, [r7, #32]
 800a032:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	785a      	ldrb	r2, [r3, #1]
 800a038:	6a3b      	ldr	r3, [r7, #32]
 800a03a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	3302      	adds	r3, #2
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	461a      	mov	r2, r3
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	3303      	adds	r3, #3
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	021b      	lsls	r3, r3, #8
 800a04c:	b29b      	uxth	r3, r3
 800a04e:	4313      	orrs	r3, r2
 800a050:	b29b      	uxth	r3, r3
 800a052:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a056:	bf28      	it	cs
 800a058:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800a05c:	b29a      	uxth	r2, r3
 800a05e:	6a3b      	ldr	r3, [r7, #32]
 800a060:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	791a      	ldrb	r2, [r3, #4]
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	795a      	ldrb	r2, [r3, #5]
 800a06e:	6a3b      	ldr	r3, [r7, #32]
 800a070:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800a072:	68bb      	ldr	r3, [r7, #8]
 800a074:	799a      	ldrb	r2, [r3, #6]
 800a076:	6a3b      	ldr	r3, [r7, #32]
 800a078:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	79da      	ldrb	r2, [r3, #7]
 800a07e:	6a3b      	ldr	r3, [r7, #32]
 800a080:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	7a1a      	ldrb	r2, [r3, #8]
 800a086:	6a3b      	ldr	r3, [r7, #32]
 800a088:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	2b09      	cmp	r3, #9
 800a08e:	f240 80a1 	bls.w	800a1d4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800a092:	2309      	movs	r3, #9
 800a094:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a096:	2300      	movs	r3, #0
 800a098:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a09a:	e085      	b.n	800a1a8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a09c:	f107 0316 	add.w	r3, r7, #22
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0a4:	f000 f9e6 	bl	800a474 <USBH_GetNextDesc>
 800a0a8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ac:	785b      	ldrb	r3, [r3, #1]
 800a0ae:	2b04      	cmp	r3, #4
 800a0b0:	d17a      	bne.n	800a1a8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a0b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b4:	781b      	ldrb	r3, [r3, #0]
 800a0b6:	2b09      	cmp	r3, #9
 800a0b8:	d002      	beq.n	800a0c0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a0ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0bc:	2209      	movs	r2, #9
 800a0be:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a0c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0c4:	221a      	movs	r2, #26
 800a0c6:	fb02 f303 	mul.w	r3, r2, r3
 800a0ca:	3308      	adds	r3, #8
 800a0cc:	6a3a      	ldr	r2, [r7, #32]
 800a0ce:	4413      	add	r3, r2
 800a0d0:	3302      	adds	r3, #2
 800a0d2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a0d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0d6:	69f8      	ldr	r0, [r7, #28]
 800a0d8:	f000 f882 	bl	800a1e0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a0e6:	e043      	b.n	800a170 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a0e8:	f107 0316 	add.w	r3, r7, #22
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0f0:	f000 f9c0 	bl	800a474 <USBH_GetNextDesc>
 800a0f4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a0f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0f8:	785b      	ldrb	r3, [r3, #1]
 800a0fa:	2b05      	cmp	r3, #5
 800a0fc:	d138      	bne.n	800a170 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	795b      	ldrb	r3, [r3, #5]
 800a102:	2b01      	cmp	r3, #1
 800a104:	d113      	bne.n	800a12e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a106:	69fb      	ldr	r3, [r7, #28]
 800a108:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d003      	beq.n	800a116 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800a10e:	69fb      	ldr	r3, [r7, #28]
 800a110:	799b      	ldrb	r3, [r3, #6]
 800a112:	2b03      	cmp	r3, #3
 800a114:	d10b      	bne.n	800a12e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a116:	69fb      	ldr	r3, [r7, #28]
 800a118:	79db      	ldrb	r3, [r3, #7]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10b      	bne.n	800a136 <USBH_ParseCfgDesc+0x14e>
 800a11e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	2b09      	cmp	r3, #9
 800a124:	d007      	beq.n	800a136 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800a126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a128:	2209      	movs	r2, #9
 800a12a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a12c:	e003      	b.n	800a136 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a12e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a130:	2207      	movs	r2, #7
 800a132:	701a      	strb	r2, [r3, #0]
 800a134:	e000      	b.n	800a138 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a136:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a13c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a140:	3201      	adds	r2, #1
 800a142:	00d2      	lsls	r2, r2, #3
 800a144:	211a      	movs	r1, #26
 800a146:	fb01 f303 	mul.w	r3, r1, r3
 800a14a:	4413      	add	r3, r2
 800a14c:	3308      	adds	r3, #8
 800a14e:	6a3a      	ldr	r2, [r7, #32]
 800a150:	4413      	add	r3, r2
 800a152:	3304      	adds	r3, #4
 800a154:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a156:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a158:	69b9      	ldr	r1, [r7, #24]
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f000 f86f 	bl	800a23e <USBH_ParseEPDesc>
 800a160:	4603      	mov	r3, r0
 800a162:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800a166:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a16a:	3301      	adds	r3, #1
 800a16c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a170:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a174:	2b01      	cmp	r3, #1
 800a176:	d80a      	bhi.n	800a18e <USBH_ParseCfgDesc+0x1a6>
 800a178:	69fb      	ldr	r3, [r7, #28]
 800a17a:	791b      	ldrb	r3, [r3, #4]
 800a17c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a180:	429a      	cmp	r2, r3
 800a182:	d204      	bcs.n	800a18e <USBH_ParseCfgDesc+0x1a6>
 800a184:	6a3b      	ldr	r3, [r7, #32]
 800a186:	885a      	ldrh	r2, [r3, #2]
 800a188:	8afb      	ldrh	r3, [r7, #22]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d8ac      	bhi.n	800a0e8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a18e:	69fb      	ldr	r3, [r7, #28]
 800a190:	791b      	ldrb	r3, [r3, #4]
 800a192:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800a196:	429a      	cmp	r2, r3
 800a198:	d201      	bcs.n	800a19e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800a19a:	2303      	movs	r3, #3
 800a19c:	e01c      	b.n	800a1d8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800a19e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a1a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a1ac:	2b01      	cmp	r3, #1
 800a1ae:	d805      	bhi.n	800a1bc <USBH_ParseCfgDesc+0x1d4>
 800a1b0:	6a3b      	ldr	r3, [r7, #32]
 800a1b2:	885a      	ldrh	r2, [r3, #2]
 800a1b4:	8afb      	ldrh	r3, [r7, #22]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	f63f af70 	bhi.w	800a09c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	791b      	ldrb	r3, [r3, #4]
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	bf28      	it	cs
 800a1c4:	2302      	movcs	r3, #2
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d201      	bcs.n	800a1d4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800a1d0:	2303      	movs	r3, #3
 800a1d2:	e001      	b.n	800a1d8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800a1d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3730      	adds	r7, #48	@ 0x30
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	781a      	ldrb	r2, [r3, #0]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	785a      	ldrb	r2, [r3, #1]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	789a      	ldrb	r2, [r3, #2]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	78da      	ldrb	r2, [r3, #3]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	791a      	ldrb	r2, [r3, #4]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	795a      	ldrb	r2, [r3, #5]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	799a      	ldrb	r2, [r3, #6]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	79da      	ldrb	r2, [r3, #7]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	7a1a      	ldrb	r2, [r3, #8]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	721a      	strb	r2, [r3, #8]
}
 800a232:	bf00      	nop
 800a234:	370c      	adds	r7, #12
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr

0800a23e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800a23e:	b480      	push	{r7}
 800a240:	b087      	sub	sp, #28
 800a242:	af00      	add	r7, sp, #0
 800a244:	60f8      	str	r0, [r7, #12]
 800a246:	60b9      	str	r1, [r7, #8]
 800a248:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a24a:	2300      	movs	r3, #0
 800a24c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	781a      	ldrb	r2, [r3, #0]
 800a252:	68bb      	ldr	r3, [r7, #8]
 800a254:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	785a      	ldrb	r2, [r3, #1]
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	789a      	ldrb	r2, [r3, #2]
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	78da      	ldrb	r2, [r3, #3]
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	3304      	adds	r3, #4
 800a272:	781b      	ldrb	r3, [r3, #0]
 800a274:	461a      	mov	r2, r3
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	3305      	adds	r3, #5
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	021b      	lsls	r3, r3, #8
 800a27e:	b29b      	uxth	r3, r3
 800a280:	4313      	orrs	r3, r2
 800a282:	b29a      	uxth	r2, r3
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	799a      	ldrb	r2, [r3, #6]
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	889b      	ldrh	r3, [r3, #4]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d009      	beq.n	800a2ac <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800a29c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a2a0:	d804      	bhi.n	800a2ac <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800a2a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2aa:	d901      	bls.n	800a2b0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800a2ac:	2303      	movs	r3, #3
 800a2ae:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d136      	bne.n	800a328 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	78db      	ldrb	r3, [r3, #3]
 800a2be:	f003 0303 	and.w	r3, r3, #3
 800a2c2:	2b02      	cmp	r3, #2
 800a2c4:	d108      	bne.n	800a2d8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	889b      	ldrh	r3, [r3, #4]
 800a2ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2ce:	f240 8097 	bls.w	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	75fb      	strb	r3, [r7, #23]
 800a2d6:	e093      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	78db      	ldrb	r3, [r3, #3]
 800a2dc:	f003 0303 	and.w	r3, r3, #3
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d107      	bne.n	800a2f4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	889b      	ldrh	r3, [r3, #4]
 800a2e8:	2b40      	cmp	r3, #64	@ 0x40
 800a2ea:	f240 8089 	bls.w	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a2ee:	2303      	movs	r3, #3
 800a2f0:	75fb      	strb	r3, [r7, #23]
 800a2f2:	e085      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	78db      	ldrb	r3, [r3, #3]
 800a2f8:	f003 0303 	and.w	r3, r3, #3
 800a2fc:	2b01      	cmp	r3, #1
 800a2fe:	d005      	beq.n	800a30c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	78db      	ldrb	r3, [r3, #3]
 800a304:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a308:	2b03      	cmp	r3, #3
 800a30a:	d10a      	bne.n	800a322 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	799b      	ldrb	r3, [r3, #6]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d003      	beq.n	800a31c <USBH_ParseEPDesc+0xde>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	799b      	ldrb	r3, [r3, #6]
 800a318:	2b10      	cmp	r3, #16
 800a31a:	d970      	bls.n	800a3fe <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800a31c:	2303      	movs	r3, #3
 800a31e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a320:	e06d      	b.n	800a3fe <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a322:	2303      	movs	r3, #3
 800a324:	75fb      	strb	r3, [r7, #23]
 800a326:	e06b      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d13c      	bne.n	800a3ac <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	78db      	ldrb	r3, [r3, #3]
 800a336:	f003 0303 	and.w	r3, r3, #3
 800a33a:	2b02      	cmp	r3, #2
 800a33c:	d005      	beq.n	800a34a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	78db      	ldrb	r3, [r3, #3]
 800a342:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800a346:	2b00      	cmp	r3, #0
 800a348:	d106      	bne.n	800a358 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	889b      	ldrh	r3, [r3, #4]
 800a34e:	2b40      	cmp	r3, #64	@ 0x40
 800a350:	d956      	bls.n	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a352:	2303      	movs	r3, #3
 800a354:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800a356:	e053      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	78db      	ldrb	r3, [r3, #3]
 800a35c:	f003 0303 	and.w	r3, r3, #3
 800a360:	2b01      	cmp	r3, #1
 800a362:	d10e      	bne.n	800a382 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	799b      	ldrb	r3, [r3, #6]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d007      	beq.n	800a37c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800a370:	2b10      	cmp	r3, #16
 800a372:	d803      	bhi.n	800a37c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800a378:	2b40      	cmp	r3, #64	@ 0x40
 800a37a:	d941      	bls.n	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a37c:	2303      	movs	r3, #3
 800a37e:	75fb      	strb	r3, [r7, #23]
 800a380:	e03e      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	78db      	ldrb	r3, [r3, #3]
 800a386:	f003 0303 	and.w	r3, r3, #3
 800a38a:	2b03      	cmp	r3, #3
 800a38c:	d10b      	bne.n	800a3a6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	799b      	ldrb	r3, [r3, #6]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d004      	beq.n	800a3a0 <USBH_ParseEPDesc+0x162>
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	889b      	ldrh	r3, [r3, #4]
 800a39a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a39e:	d32f      	bcc.n	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a3a0:	2303      	movs	r3, #3
 800a3a2:	75fb      	strb	r3, [r7, #23]
 800a3a4:	e02c      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a3a6:	2303      	movs	r3, #3
 800a3a8:	75fb      	strb	r3, [r7, #23]
 800a3aa:	e029      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a3b2:	2b02      	cmp	r3, #2
 800a3b4:	d120      	bne.n	800a3f8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	78db      	ldrb	r3, [r3, #3]
 800a3ba:	f003 0303 	and.w	r3, r3, #3
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d106      	bne.n	800a3d0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800a3c2:	68bb      	ldr	r3, [r7, #8]
 800a3c4:	889b      	ldrh	r3, [r3, #4]
 800a3c6:	2b08      	cmp	r3, #8
 800a3c8:	d01a      	beq.n	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a3ca:	2303      	movs	r3, #3
 800a3cc:	75fb      	strb	r3, [r7, #23]
 800a3ce:	e017      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	78db      	ldrb	r3, [r3, #3]
 800a3d4:	f003 0303 	and.w	r3, r3, #3
 800a3d8:	2b03      	cmp	r3, #3
 800a3da:	d10a      	bne.n	800a3f2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	799b      	ldrb	r3, [r3, #6]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d003      	beq.n	800a3ec <USBH_ParseEPDesc+0x1ae>
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	889b      	ldrh	r3, [r3, #4]
 800a3e8:	2b08      	cmp	r3, #8
 800a3ea:	d909      	bls.n	800a400 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800a3ec:	2303      	movs	r3, #3
 800a3ee:	75fb      	strb	r3, [r7, #23]
 800a3f0:	e006      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800a3f2:	2303      	movs	r3, #3
 800a3f4:	75fb      	strb	r3, [r7, #23]
 800a3f6:	e003      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800a3f8:	2303      	movs	r3, #3
 800a3fa:	75fb      	strb	r3, [r7, #23]
 800a3fc:	e000      	b.n	800a400 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a3fe:	bf00      	nop
  }

  return status;
 800a400:	7dfb      	ldrb	r3, [r7, #23]
}
 800a402:	4618      	mov	r0, r3
 800a404:	371c      	adds	r7, #28
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr

0800a40e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a40e:	b480      	push	{r7}
 800a410:	b087      	sub	sp, #28
 800a412:	af00      	add	r7, sp, #0
 800a414:	60f8      	str	r0, [r7, #12]
 800a416:	60b9      	str	r1, [r7, #8]
 800a418:	4613      	mov	r3, r2
 800a41a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3301      	adds	r3, #1
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	2b03      	cmp	r3, #3
 800a424:	d120      	bne.n	800a468 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	781b      	ldrb	r3, [r3, #0]
 800a42a:	1e9a      	subs	r2, r3, #2
 800a42c:	88fb      	ldrh	r3, [r7, #6]
 800a42e:	4293      	cmp	r3, r2
 800a430:	bf28      	it	cs
 800a432:	4613      	movcs	r3, r2
 800a434:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	3302      	adds	r3, #2
 800a43a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a43c:	2300      	movs	r3, #0
 800a43e:	82fb      	strh	r3, [r7, #22]
 800a440:	e00b      	b.n	800a45a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a442:	8afb      	ldrh	r3, [r7, #22]
 800a444:	68fa      	ldr	r2, [r7, #12]
 800a446:	4413      	add	r3, r2
 800a448:	781a      	ldrb	r2, [r3, #0]
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	3301      	adds	r3, #1
 800a452:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a454:	8afb      	ldrh	r3, [r7, #22]
 800a456:	3302      	adds	r3, #2
 800a458:	82fb      	strh	r3, [r7, #22]
 800a45a:	8afa      	ldrh	r2, [r7, #22]
 800a45c:	8abb      	ldrh	r3, [r7, #20]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d3ef      	bcc.n	800a442 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	2200      	movs	r2, #0
 800a466:	701a      	strb	r2, [r3, #0]
  }
}
 800a468:	bf00      	nop
 800a46a:	371c      	adds	r7, #28
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a474:	b480      	push	{r7}
 800a476:	b085      	sub	sp, #20
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	881b      	ldrh	r3, [r3, #0]
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	7812      	ldrb	r2, [r2, #0]
 800a486:	4413      	add	r3, r2
 800a488:	b29a      	uxth	r2, r3
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	781b      	ldrb	r3, [r3, #0]
 800a492:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	4413      	add	r3, r2
 800a498:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a49a:	68fb      	ldr	r3, [r7, #12]
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3714      	adds	r7, #20
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60f8      	str	r0, [r7, #12]
 800a4b0:	60b9      	str	r1, [r7, #8]
 800a4b2:	4613      	mov	r3, r2
 800a4b4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	789b      	ldrb	r3, [r3, #2]
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d002      	beq.n	800a4c8 <USBH_CtlReq+0x20>
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d00f      	beq.n	800a4e6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800a4c6:	e027      	b.n	800a518 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	68ba      	ldr	r2, [r7, #8]
 800a4cc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	88fa      	ldrh	r2, [r7, #6]
 800a4d2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2202      	movs	r2, #2
 800a4de:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	75fb      	strb	r3, [r7, #23]
      break;
 800a4e4:	e018      	b.n	800a518 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a4e6:	68f8      	ldr	r0, [r7, #12]
 800a4e8:	f000 f81c 	bl	800a524 <USBH_HandleControl>
 800a4ec:	4603      	mov	r3, r0
 800a4ee:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a4f0:	7dfb      	ldrb	r3, [r7, #23]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d002      	beq.n	800a4fc <USBH_CtlReq+0x54>
 800a4f6:	7dfb      	ldrb	r3, [r7, #23]
 800a4f8:	2b03      	cmp	r3, #3
 800a4fa:	d106      	bne.n	800a50a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2201      	movs	r2, #1
 800a500:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	761a      	strb	r2, [r3, #24]
      break;
 800a508:	e005      	b.n	800a516 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a50a:	7dfb      	ldrb	r3, [r7, #23]
 800a50c:	2b02      	cmp	r3, #2
 800a50e:	d102      	bne.n	800a516 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	2201      	movs	r2, #1
 800a514:	709a      	strb	r2, [r3, #2]
      break;
 800a516:	bf00      	nop
  }
  return status;
 800a518:	7dfb      	ldrb	r3, [r7, #23]
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3718      	adds	r7, #24
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
	...

0800a524 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a524:	b580      	push	{r7, lr}
 800a526:	b086      	sub	sp, #24
 800a528:	af02      	add	r7, sp, #8
 800a52a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a52c:	2301      	movs	r3, #1
 800a52e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a530:	2300      	movs	r3, #0
 800a532:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	7e1b      	ldrb	r3, [r3, #24]
 800a538:	3b01      	subs	r3, #1
 800a53a:	2b0a      	cmp	r3, #10
 800a53c:	f200 8157 	bhi.w	800a7ee <USBH_HandleControl+0x2ca>
 800a540:	a201      	add	r2, pc, #4	@ (adr r2, 800a548 <USBH_HandleControl+0x24>)
 800a542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a546:	bf00      	nop
 800a548:	0800a575 	.word	0x0800a575
 800a54c:	0800a58f 	.word	0x0800a58f
 800a550:	0800a5f9 	.word	0x0800a5f9
 800a554:	0800a61f 	.word	0x0800a61f
 800a558:	0800a659 	.word	0x0800a659
 800a55c:	0800a683 	.word	0x0800a683
 800a560:	0800a6d5 	.word	0x0800a6d5
 800a564:	0800a6f7 	.word	0x0800a6f7
 800a568:	0800a733 	.word	0x0800a733
 800a56c:	0800a759 	.word	0x0800a759
 800a570:	0800a797 	.word	0x0800a797
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f103 0110 	add.w	r1, r3, #16
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	795b      	ldrb	r3, [r3, #5]
 800a57e:	461a      	mov	r2, r3
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 f945 	bl	800a810 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2202      	movs	r2, #2
 800a58a:	761a      	strb	r2, [r3, #24]
      break;
 800a58c:	e13a      	b.n	800a804 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	795b      	ldrb	r3, [r3, #5]
 800a592:	4619      	mov	r1, r3
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 fcb5 	bl	800af04 <USBH_LL_GetURBState>
 800a59a:	4603      	mov	r3, r0
 800a59c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a59e:	7bbb      	ldrb	r3, [r7, #14]
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d11e      	bne.n	800a5e2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	7c1b      	ldrb	r3, [r3, #16]
 800a5a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a5ac:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	8adb      	ldrh	r3, [r3, #22]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00a      	beq.n	800a5cc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a5b6:	7b7b      	ldrb	r3, [r7, #13]
 800a5b8:	2b80      	cmp	r3, #128	@ 0x80
 800a5ba:	d103      	bne.n	800a5c4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2203      	movs	r2, #3
 800a5c0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a5c2:	e116      	b.n	800a7f2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2205      	movs	r2, #5
 800a5c8:	761a      	strb	r2, [r3, #24]
      break;
 800a5ca:	e112      	b.n	800a7f2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800a5cc:	7b7b      	ldrb	r3, [r7, #13]
 800a5ce:	2b80      	cmp	r3, #128	@ 0x80
 800a5d0:	d103      	bne.n	800a5da <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2209      	movs	r2, #9
 800a5d6:	761a      	strb	r2, [r3, #24]
      break;
 800a5d8:	e10b      	b.n	800a7f2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2207      	movs	r2, #7
 800a5de:	761a      	strb	r2, [r3, #24]
      break;
 800a5e0:	e107      	b.n	800a7f2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
 800a5e4:	2b04      	cmp	r3, #4
 800a5e6:	d003      	beq.n	800a5f0 <USBH_HandleControl+0xcc>
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	2b02      	cmp	r3, #2
 800a5ec:	f040 8101 	bne.w	800a7f2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	220b      	movs	r2, #11
 800a5f4:	761a      	strb	r2, [r3, #24]
      break;
 800a5f6:	e0fc      	b.n	800a7f2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a5fe:	b29a      	uxth	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6899      	ldr	r1, [r3, #8]
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	899a      	ldrh	r2, [r3, #12]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	791b      	ldrb	r3, [r3, #4]
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 f93c 	bl	800a88e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2204      	movs	r2, #4
 800a61a:	761a      	strb	r2, [r3, #24]
      break;
 800a61c:	e0f2      	b.n	800a804 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	791b      	ldrb	r3, [r3, #4]
 800a622:	4619      	mov	r1, r3
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 fc6d 	bl	800af04 <USBH_LL_GetURBState>
 800a62a:	4603      	mov	r3, r0
 800a62c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a62e:	7bbb      	ldrb	r3, [r7, #14]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d103      	bne.n	800a63c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	2209      	movs	r2, #9
 800a638:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a63a:	e0dc      	b.n	800a7f6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800a63c:	7bbb      	ldrb	r3, [r7, #14]
 800a63e:	2b05      	cmp	r3, #5
 800a640:	d102      	bne.n	800a648 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800a642:	2303      	movs	r3, #3
 800a644:	73fb      	strb	r3, [r7, #15]
      break;
 800a646:	e0d6      	b.n	800a7f6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800a648:	7bbb      	ldrb	r3, [r7, #14]
 800a64a:	2b04      	cmp	r3, #4
 800a64c:	f040 80d3 	bne.w	800a7f6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	220b      	movs	r2, #11
 800a654:	761a      	strb	r2, [r3, #24]
      break;
 800a656:	e0ce      	b.n	800a7f6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6899      	ldr	r1, [r3, #8]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	899a      	ldrh	r2, [r3, #12]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	795b      	ldrb	r3, [r3, #5]
 800a664:	2001      	movs	r0, #1
 800a666:	9000      	str	r0, [sp, #0]
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 f8eb 	bl	800a844 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a674:	b29a      	uxth	r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2206      	movs	r2, #6
 800a67e:	761a      	strb	r2, [r3, #24]
      break;
 800a680:	e0c0      	b.n	800a804 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	795b      	ldrb	r3, [r3, #5]
 800a686:	4619      	mov	r1, r3
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f000 fc3b 	bl	800af04 <USBH_LL_GetURBState>
 800a68e:	4603      	mov	r3, r0
 800a690:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a692:	7bbb      	ldrb	r3, [r7, #14]
 800a694:	2b01      	cmp	r3, #1
 800a696:	d103      	bne.n	800a6a0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2207      	movs	r2, #7
 800a69c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a69e:	e0ac      	b.n	800a7fa <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800a6a0:	7bbb      	ldrb	r3, [r7, #14]
 800a6a2:	2b05      	cmp	r3, #5
 800a6a4:	d105      	bne.n	800a6b2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	220c      	movs	r2, #12
 800a6aa:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	73fb      	strb	r3, [r7, #15]
      break;
 800a6b0:	e0a3      	b.n	800a7fa <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a6b2:	7bbb      	ldrb	r3, [r7, #14]
 800a6b4:	2b02      	cmp	r3, #2
 800a6b6:	d103      	bne.n	800a6c0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2205      	movs	r2, #5
 800a6bc:	761a      	strb	r2, [r3, #24]
      break;
 800a6be:	e09c      	b.n	800a7fa <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800a6c0:	7bbb      	ldrb	r3, [r7, #14]
 800a6c2:	2b04      	cmp	r3, #4
 800a6c4:	f040 8099 	bne.w	800a7fa <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	220b      	movs	r2, #11
 800a6cc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a6ce:	2302      	movs	r3, #2
 800a6d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a6d2:	e092      	b.n	800a7fa <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	791b      	ldrb	r3, [r3, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2100      	movs	r1, #0
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 f8d6 	bl	800a88e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a6e8:	b29a      	uxth	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2208      	movs	r2, #8
 800a6f2:	761a      	strb	r2, [r3, #24]

      break;
 800a6f4:	e086      	b.n	800a804 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	791b      	ldrb	r3, [r3, #4]
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f000 fc01 	bl	800af04 <USBH_LL_GetURBState>
 800a702:	4603      	mov	r3, r0
 800a704:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a706:	7bbb      	ldrb	r3, [r7, #14]
 800a708:	2b01      	cmp	r3, #1
 800a70a:	d105      	bne.n	800a718 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	220d      	movs	r2, #13
 800a710:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a712:	2300      	movs	r3, #0
 800a714:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a716:	e072      	b.n	800a7fe <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800a718:	7bbb      	ldrb	r3, [r7, #14]
 800a71a:	2b04      	cmp	r3, #4
 800a71c:	d103      	bne.n	800a726 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	220b      	movs	r2, #11
 800a722:	761a      	strb	r2, [r3, #24]
      break;
 800a724:	e06b      	b.n	800a7fe <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800a726:	7bbb      	ldrb	r3, [r7, #14]
 800a728:	2b05      	cmp	r3, #5
 800a72a:	d168      	bne.n	800a7fe <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800a72c:	2303      	movs	r3, #3
 800a72e:	73fb      	strb	r3, [r7, #15]
      break;
 800a730:	e065      	b.n	800a7fe <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	795b      	ldrb	r3, [r3, #5]
 800a736:	2201      	movs	r2, #1
 800a738:	9200      	str	r2, [sp, #0]
 800a73a:	2200      	movs	r2, #0
 800a73c:	2100      	movs	r1, #0
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f000 f880 	bl	800a844 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a74a:	b29a      	uxth	r2, r3
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	220a      	movs	r2, #10
 800a754:	761a      	strb	r2, [r3, #24]
      break;
 800a756:	e055      	b.n	800a804 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	795b      	ldrb	r3, [r3, #5]
 800a75c:	4619      	mov	r1, r3
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	f000 fbd0 	bl	800af04 <USBH_LL_GetURBState>
 800a764:	4603      	mov	r3, r0
 800a766:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a768:	7bbb      	ldrb	r3, [r7, #14]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d105      	bne.n	800a77a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800a76e:	2300      	movs	r3, #0
 800a770:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	220d      	movs	r2, #13
 800a776:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800a778:	e043      	b.n	800a802 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a77a:	7bbb      	ldrb	r3, [r7, #14]
 800a77c:	2b02      	cmp	r3, #2
 800a77e:	d103      	bne.n	800a788 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2209      	movs	r2, #9
 800a784:	761a      	strb	r2, [r3, #24]
      break;
 800a786:	e03c      	b.n	800a802 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800a788:	7bbb      	ldrb	r3, [r7, #14]
 800a78a:	2b04      	cmp	r3, #4
 800a78c:	d139      	bne.n	800a802 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	220b      	movs	r2, #11
 800a792:	761a      	strb	r2, [r3, #24]
      break;
 800a794:	e035      	b.n	800a802 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	7e5b      	ldrb	r3, [r3, #25]
 800a79a:	3301      	adds	r3, #1
 800a79c:	b2da      	uxtb	r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	765a      	strb	r2, [r3, #25]
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	7e5b      	ldrb	r3, [r3, #25]
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	d806      	bhi.n	800a7b8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2201      	movs	r2, #1
 800a7ae:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a7b6:	e025      	b.n	800a804 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a7be:	2106      	movs	r1, #6
 800a7c0:	6878      	ldr	r0, [r7, #4]
 800a7c2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	795b      	ldrb	r3, [r3, #5]
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f000 f90d 	bl	800a9f0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	791b      	ldrb	r3, [r3, #4]
 800a7da:	4619      	mov	r1, r3
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f907 	bl	800a9f0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a7e8:	2302      	movs	r3, #2
 800a7ea:	73fb      	strb	r3, [r7, #15]
      break;
 800a7ec:	e00a      	b.n	800a804 <USBH_HandleControl+0x2e0>

    default:
      break;
 800a7ee:	bf00      	nop
 800a7f0:	e008      	b.n	800a804 <USBH_HandleControl+0x2e0>
      break;
 800a7f2:	bf00      	nop
 800a7f4:	e006      	b.n	800a804 <USBH_HandleControl+0x2e0>
      break;
 800a7f6:	bf00      	nop
 800a7f8:	e004      	b.n	800a804 <USBH_HandleControl+0x2e0>
      break;
 800a7fa:	bf00      	nop
 800a7fc:	e002      	b.n	800a804 <USBH_HandleControl+0x2e0>
      break;
 800a7fe:	bf00      	nop
 800a800:	e000      	b.n	800a804 <USBH_HandleControl+0x2e0>
      break;
 800a802:	bf00      	nop
  }

  return status;
 800a804:	7bfb      	ldrb	r3, [r7, #15]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop

0800a810 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b088      	sub	sp, #32
 800a814:	af04      	add	r7, sp, #16
 800a816:	60f8      	str	r0, [r7, #12]
 800a818:	60b9      	str	r1, [r7, #8]
 800a81a:	4613      	mov	r3, r2
 800a81c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a81e:	79f9      	ldrb	r1, [r7, #7]
 800a820:	2300      	movs	r3, #0
 800a822:	9303      	str	r3, [sp, #12]
 800a824:	2308      	movs	r3, #8
 800a826:	9302      	str	r3, [sp, #8]
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	2300      	movs	r3, #0
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	2300      	movs	r3, #0
 800a832:	2200      	movs	r2, #0
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f000 fb34 	bl	800aea2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3710      	adds	r7, #16
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b088      	sub	sp, #32
 800a848:	af04      	add	r7, sp, #16
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	4611      	mov	r1, r2
 800a850:	461a      	mov	r2, r3
 800a852:	460b      	mov	r3, r1
 800a854:	80fb      	strh	r3, [r7, #6]
 800a856:	4613      	mov	r3, r2
 800a858:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a860:	2b00      	cmp	r3, #0
 800a862:	d001      	beq.n	800a868 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a864:	2300      	movs	r3, #0
 800a866:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a868:	7979      	ldrb	r1, [r7, #5]
 800a86a:	7e3b      	ldrb	r3, [r7, #24]
 800a86c:	9303      	str	r3, [sp, #12]
 800a86e:	88fb      	ldrh	r3, [r7, #6]
 800a870:	9302      	str	r3, [sp, #8]
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	2301      	movs	r3, #1
 800a878:	9300      	str	r3, [sp, #0]
 800a87a:	2300      	movs	r3, #0
 800a87c:	2200      	movs	r2, #0
 800a87e:	68f8      	ldr	r0, [r7, #12]
 800a880:	f000 fb0f 	bl	800aea2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	4618      	mov	r0, r3
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b088      	sub	sp, #32
 800a892:	af04      	add	r7, sp, #16
 800a894:	60f8      	str	r0, [r7, #12]
 800a896:	60b9      	str	r1, [r7, #8]
 800a898:	4611      	mov	r1, r2
 800a89a:	461a      	mov	r2, r3
 800a89c:	460b      	mov	r3, r1
 800a89e:	80fb      	strh	r3, [r7, #6]
 800a8a0:	4613      	mov	r3, r2
 800a8a2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a8a4:	7979      	ldrb	r1, [r7, #5]
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	9303      	str	r3, [sp, #12]
 800a8aa:	88fb      	ldrh	r3, [r7, #6]
 800a8ac:	9302      	str	r3, [sp, #8]
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	9301      	str	r3, [sp, #4]
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	68f8      	ldr	r0, [r7, #12]
 800a8bc:	f000 faf1 	bl	800aea2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a8c0:	2300      	movs	r3, #0

}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3710      	adds	r7, #16
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}

0800a8ca <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b088      	sub	sp, #32
 800a8ce:	af04      	add	r7, sp, #16
 800a8d0:	60f8      	str	r0, [r7, #12]
 800a8d2:	60b9      	str	r1, [r7, #8]
 800a8d4:	4611      	mov	r1, r2
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	460b      	mov	r3, r1
 800a8da:	80fb      	strh	r3, [r7, #6]
 800a8dc:	4613      	mov	r3, r2
 800a8de:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d001      	beq.n	800a8ee <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a8ee:	7979      	ldrb	r1, [r7, #5]
 800a8f0:	7e3b      	ldrb	r3, [r7, #24]
 800a8f2:	9303      	str	r3, [sp, #12]
 800a8f4:	88fb      	ldrh	r3, [r7, #6]
 800a8f6:	9302      	str	r3, [sp, #8]
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	9301      	str	r3, [sp, #4]
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	9300      	str	r3, [sp, #0]
 800a900:	2302      	movs	r3, #2
 800a902:	2200      	movs	r2, #0
 800a904:	68f8      	ldr	r0, [r7, #12]
 800a906:	f000 facc 	bl	800aea2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a90a:	2300      	movs	r3, #0
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3710      	adds	r7, #16
 800a910:	46bd      	mov	sp, r7
 800a912:	bd80      	pop	{r7, pc}

0800a914 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b088      	sub	sp, #32
 800a918:	af04      	add	r7, sp, #16
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	4611      	mov	r1, r2
 800a920:	461a      	mov	r2, r3
 800a922:	460b      	mov	r3, r1
 800a924:	80fb      	strh	r3, [r7, #6]
 800a926:	4613      	mov	r3, r2
 800a928:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a92a:	7979      	ldrb	r1, [r7, #5]
 800a92c:	2300      	movs	r3, #0
 800a92e:	9303      	str	r3, [sp, #12]
 800a930:	88fb      	ldrh	r3, [r7, #6]
 800a932:	9302      	str	r3, [sp, #8]
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	9301      	str	r3, [sp, #4]
 800a938:	2301      	movs	r3, #1
 800a93a:	9300      	str	r3, [sp, #0]
 800a93c:	2302      	movs	r3, #2
 800a93e:	2201      	movs	r2, #1
 800a940:	68f8      	ldr	r0, [r7, #12]
 800a942:	f000 faae 	bl	800aea2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3710      	adds	r7, #16
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b086      	sub	sp, #24
 800a954:	af04      	add	r7, sp, #16
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	4608      	mov	r0, r1
 800a95a:	4611      	mov	r1, r2
 800a95c:	461a      	mov	r2, r3
 800a95e:	4603      	mov	r3, r0
 800a960:	70fb      	strb	r3, [r7, #3]
 800a962:	460b      	mov	r3, r1
 800a964:	70bb      	strb	r3, [r7, #2]
 800a966:	4613      	mov	r3, r2
 800a968:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a96a:	7878      	ldrb	r0, [r7, #1]
 800a96c:	78ba      	ldrb	r2, [r7, #2]
 800a96e:	78f9      	ldrb	r1, [r7, #3]
 800a970:	8b3b      	ldrh	r3, [r7, #24]
 800a972:	9302      	str	r3, [sp, #8]
 800a974:	7d3b      	ldrb	r3, [r7, #20]
 800a976:	9301      	str	r3, [sp, #4]
 800a978:	7c3b      	ldrb	r3, [r7, #16]
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	4603      	mov	r3, r0
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fa53 	bl	800ae2a <USBH_LL_OpenPipe>

  return USBH_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3708      	adds	r7, #8
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}

0800a98e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b082      	sub	sp, #8
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
 800a996:	460b      	mov	r3, r1
 800a998:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a99a:	78fb      	ldrb	r3, [r7, #3]
 800a99c:	4619      	mov	r1, r3
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 fa72 	bl	800ae88 <USBH_LL_ClosePipe>

  return USBH_OK;
 800a9a4:	2300      	movs	r3, #0
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3708      	adds	r7, #8
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}

0800a9ae <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a9ae:	b580      	push	{r7, lr}
 800a9b0:	b084      	sub	sp, #16
 800a9b2:	af00      	add	r7, sp, #0
 800a9b4:	6078      	str	r0, [r7, #4]
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f000 f836 	bl	800aa2c <USBH_GetFreePipe>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a9c4:	89fb      	ldrh	r3, [r7, #14]
 800a9c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d00a      	beq.n	800a9e4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a9ce:	78fa      	ldrb	r2, [r7, #3]
 800a9d0:	89fb      	ldrh	r3, [r7, #14]
 800a9d2:	f003 030f 	and.w	r3, r3, #15
 800a9d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a9da:	6879      	ldr	r1, [r7, #4]
 800a9dc:	33e0      	adds	r3, #224	@ 0xe0
 800a9de:	009b      	lsls	r3, r3, #2
 800a9e0:	440b      	add	r3, r1
 800a9e2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a9e4:	89fb      	ldrh	r3, [r7, #14]
 800a9e6:	b2db      	uxtb	r3, r3
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b083      	sub	sp, #12
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a9fc:	78fb      	ldrb	r3, [r7, #3]
 800a9fe:	2b0f      	cmp	r3, #15
 800aa00:	d80d      	bhi.n	800aa1e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800aa02:	78fb      	ldrb	r3, [r7, #3]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	33e0      	adds	r3, #224	@ 0xe0
 800aa08:	009b      	lsls	r3, r3, #2
 800aa0a:	4413      	add	r3, r2
 800aa0c:	685a      	ldr	r2, [r3, #4]
 800aa0e:	78fb      	ldrb	r3, [r7, #3]
 800aa10:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800aa14:	6879      	ldr	r1, [r7, #4]
 800aa16:	33e0      	adds	r3, #224	@ 0xe0
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	440b      	add	r3, r1
 800aa1c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800aa1e:	2300      	movs	r3, #0
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	370c      	adds	r7, #12
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800aa2c:	b480      	push	{r7}
 800aa2e:	b085      	sub	sp, #20
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800aa34:	2300      	movs	r3, #0
 800aa36:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800aa38:	2300      	movs	r3, #0
 800aa3a:	73fb      	strb	r3, [r7, #15]
 800aa3c:	e00f      	b.n	800aa5e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800aa3e:	7bfb      	ldrb	r3, [r7, #15]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	33e0      	adds	r3, #224	@ 0xe0
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	4413      	add	r3, r2
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d102      	bne.n	800aa58 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
 800aa54:	b29b      	uxth	r3, r3
 800aa56:	e007      	b.n	800aa68 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800aa58:	7bfb      	ldrb	r3, [r7, #15]
 800aa5a:	3301      	adds	r3, #1
 800aa5c:	73fb      	strb	r3, [r7, #15]
 800aa5e:	7bfb      	ldrb	r3, [r7, #15]
 800aa60:	2b0f      	cmp	r3, #15
 800aa62:	d9ec      	bls.n	800aa3e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800aa64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3714      	adds	r7, #20
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800aa78:	2201      	movs	r2, #1
 800aa7a:	490e      	ldr	r1, [pc, #56]	@ (800aab4 <MX_USB_HOST_Init+0x40>)
 800aa7c:	480e      	ldr	r0, [pc, #56]	@ (800aab8 <MX_USB_HOST_Init+0x44>)
 800aa7e:	f7fe fb0f 	bl	80090a0 <USBH_Init>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d001      	beq.n	800aa8c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800aa88:	f7f6 fd46 	bl	8001518 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800aa8c:	490b      	ldr	r1, [pc, #44]	@ (800aabc <MX_USB_HOST_Init+0x48>)
 800aa8e:	480a      	ldr	r0, [pc, #40]	@ (800aab8 <MX_USB_HOST_Init+0x44>)
 800aa90:	f7fe fbb1 	bl	80091f6 <USBH_RegisterClass>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d001      	beq.n	800aa9e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800aa9a:	f7f6 fd3d 	bl	8001518 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800aa9e:	4806      	ldr	r0, [pc, #24]	@ (800aab8 <MX_USB_HOST_Init+0x44>)
 800aaa0:	f7fe fc35 	bl	800930e <USBH_Start>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d001      	beq.n	800aaae <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800aaaa:	f7f6 fd35 	bl	8001518 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800aaae:	bf00      	nop
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	0800aad5 	.word	0x0800aad5
 800aab8:	20000258 	.word	0x20000258
 800aabc:	2000000c 	.word	0x2000000c

0800aac0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800aac4:	4802      	ldr	r0, [pc, #8]	@ (800aad0 <MX_USB_HOST_Process+0x10>)
 800aac6:	f7fe fc33 	bl	8009330 <USBH_Process>
}
 800aaca:	bf00      	nop
 800aacc:	bd80      	pop	{r7, pc}
 800aace:	bf00      	nop
 800aad0:	20000258 	.word	0x20000258

0800aad4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
 800aadc:	460b      	mov	r3, r1
 800aade:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800aae0:	78fb      	ldrb	r3, [r7, #3]
 800aae2:	3b01      	subs	r3, #1
 800aae4:	2b04      	cmp	r3, #4
 800aae6:	d819      	bhi.n	800ab1c <USBH_UserProcess+0x48>
 800aae8:	a201      	add	r2, pc, #4	@ (adr r2, 800aaf0 <USBH_UserProcess+0x1c>)
 800aaea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaee:	bf00      	nop
 800aaf0:	0800ab1d 	.word	0x0800ab1d
 800aaf4:	0800ab0d 	.word	0x0800ab0d
 800aaf8:	0800ab1d 	.word	0x0800ab1d
 800aafc:	0800ab15 	.word	0x0800ab15
 800ab00:	0800ab05 	.word	0x0800ab05
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ab04:	4b09      	ldr	r3, [pc, #36]	@ (800ab2c <USBH_UserProcess+0x58>)
 800ab06:	2203      	movs	r2, #3
 800ab08:	701a      	strb	r2, [r3, #0]
  break;
 800ab0a:	e008      	b.n	800ab1e <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ab0c:	4b07      	ldr	r3, [pc, #28]	@ (800ab2c <USBH_UserProcess+0x58>)
 800ab0e:	2202      	movs	r2, #2
 800ab10:	701a      	strb	r2, [r3, #0]
  break;
 800ab12:	e004      	b.n	800ab1e <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ab14:	4b05      	ldr	r3, [pc, #20]	@ (800ab2c <USBH_UserProcess+0x58>)
 800ab16:	2201      	movs	r2, #1
 800ab18:	701a      	strb	r2, [r3, #0]
  break;
 800ab1a:	e000      	b.n	800ab1e <USBH_UserProcess+0x4a>

  default:
  break;
 800ab1c:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ab1e:	bf00      	nop
 800ab20:	370c      	adds	r7, #12
 800ab22:	46bd      	mov	sp, r7
 800ab24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab28:	4770      	bx	lr
 800ab2a:	bf00      	nop
 800ab2c:	20000630 	.word	0x20000630

0800ab30 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b08a      	sub	sp, #40	@ 0x28
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab38:	f107 0314 	add.w	r3, r7, #20
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	601a      	str	r2, [r3, #0]
 800ab40:	605a      	str	r2, [r3, #4]
 800ab42:	609a      	str	r2, [r3, #8]
 800ab44:	60da      	str	r2, [r3, #12]
 800ab46:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ab50:	d147      	bne.n	800abe2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab52:	2300      	movs	r3, #0
 800ab54:	613b      	str	r3, [r7, #16]
 800ab56:	4b25      	ldr	r3, [pc, #148]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800ab58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab5a:	4a24      	ldr	r2, [pc, #144]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800ab5c:	f043 0301 	orr.w	r3, r3, #1
 800ab60:	6313      	str	r3, [r2, #48]	@ 0x30
 800ab62:	4b22      	ldr	r3, [pc, #136]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800ab64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab66:	f003 0301 	and.w	r3, r3, #1
 800ab6a:	613b      	str	r3, [r7, #16]
 800ab6c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800ab6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ab74:	2300      	movs	r3, #0
 800ab76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800ab7c:	f107 0314 	add.w	r3, r7, #20
 800ab80:	4619      	mov	r1, r3
 800ab82:	481b      	ldr	r0, [pc, #108]	@ (800abf0 <HAL_HCD_MspInit+0xc0>)
 800ab84:	f7f7 fcfc 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800ab88:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800ab8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab8e:	2302      	movs	r3, #2
 800ab90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab92:	2300      	movs	r3, #0
 800ab94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab96:	2303      	movs	r3, #3
 800ab98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ab9a:	230a      	movs	r3, #10
 800ab9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ab9e:	f107 0314 	add.w	r3, r7, #20
 800aba2:	4619      	mov	r1, r3
 800aba4:	4812      	ldr	r0, [pc, #72]	@ (800abf0 <HAL_HCD_MspInit+0xc0>)
 800aba6:	f7f7 fceb 	bl	8002580 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800abaa:	4b10      	ldr	r3, [pc, #64]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800abac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abae:	4a0f      	ldr	r2, [pc, #60]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800abb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abb4:	6353      	str	r3, [r2, #52]	@ 0x34
 800abb6:	2300      	movs	r3, #0
 800abb8:	60fb      	str	r3, [r7, #12]
 800abba:	4b0c      	ldr	r3, [pc, #48]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800abbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abbe:	4a0b      	ldr	r2, [pc, #44]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800abc0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800abc4:	6453      	str	r3, [r2, #68]	@ 0x44
 800abc6:	4b09      	ldr	r3, [pc, #36]	@ (800abec <HAL_HCD_MspInit+0xbc>)
 800abc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abce:	60fb      	str	r3, [r7, #12]
 800abd0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800abd2:	2200      	movs	r2, #0
 800abd4:	2100      	movs	r1, #0
 800abd6:	2043      	movs	r0, #67	@ 0x43
 800abd8:	f7f7 fc9b 	bl	8002512 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800abdc:	2043      	movs	r0, #67	@ 0x43
 800abde:	f7f7 fcb4 	bl	800254a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800abe2:	bf00      	nop
 800abe4:	3728      	adds	r7, #40	@ 0x28
 800abe6:	46bd      	mov	sp, r7
 800abe8:	bd80      	pop	{r7, pc}
 800abea:	bf00      	nop
 800abec:	40023800 	.word	0x40023800
 800abf0:	40020000 	.word	0x40020000

0800abf4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ac02:	4618      	mov	r0, r3
 800ac04:	f7fe ff6d 	bl	8009ae2 <USBH_LL_IncTimer>
}
 800ac08:	bf00      	nop
 800ac0a:	3708      	adds	r7, #8
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f7fe ffa9 	bl	8009b76 <USBH_LL_Connect>
}
 800ac24:	bf00      	nop
 800ac26:	3708      	adds	r7, #8
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	bd80      	pop	{r7, pc}

0800ac2c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b082      	sub	sp, #8
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f7fe ffb2 	bl	8009ba4 <USBH_LL_Disconnect>
}
 800ac40:	bf00      	nop
 800ac42:	3708      	adds	r7, #8
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ac48:	b480      	push	{r7}
 800ac4a:	b083      	sub	sp, #12
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
 800ac50:	460b      	mov	r3, r1
 800ac52:	70fb      	strb	r3, [r7, #3]
 800ac54:	4613      	mov	r3, r2
 800ac56:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ac58:	bf00      	nop
 800ac5a:	370c      	adds	r7, #12
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac62:	4770      	bx	lr

0800ac64 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ac64:	b580      	push	{r7, lr}
 800ac66:	b082      	sub	sp, #8
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7fe ff5f 	bl	8009b36 <USBH_LL_PortEnabled>
}
 800ac78:	bf00      	nop
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ac80:	b580      	push	{r7, lr}
 800ac82:	b082      	sub	sp, #8
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f7fe ff5f 	bl	8009b52 <USBH_LL_PortDisabled>
}
 800ac94:	bf00      	nop
 800ac96:	3708      	adds	r7, #8
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}

0800ac9c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d12a      	bne.n	800ad04 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800acae:	4a18      	ldr	r2, [pc, #96]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a15      	ldr	r2, [pc, #84]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acba:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800acbe:	4b14      	ldr	r3, [pc, #80]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acc0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800acc4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800acc6:	4b12      	ldr	r3, [pc, #72]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acc8:	2208      	movs	r2, #8
 800acca:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800accc:	4b10      	ldr	r3, [pc, #64]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acce:	2201      	movs	r2, #1
 800acd0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800acd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800acd8:	4b0d      	ldr	r3, [pc, #52]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acda:	2202      	movs	r2, #2
 800acdc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800acde:	4b0c      	ldr	r3, [pc, #48]	@ (800ad10 <USBH_LL_Init+0x74>)
 800ace0:	2200      	movs	r2, #0
 800ace2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ace4:	480a      	ldr	r0, [pc, #40]	@ (800ad10 <USBH_LL_Init+0x74>)
 800ace6:	f7f7 fe33 	bl	8002950 <HAL_HCD_Init>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d001      	beq.n	800acf4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800acf0:	f7f6 fc12 	bl	8001518 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800acf4:	4806      	ldr	r0, [pc, #24]	@ (800ad10 <USBH_LL_Init+0x74>)
 800acf6:	f7f8 fa71 	bl	80031dc <HAL_HCD_GetCurrentFrame>
 800acfa:	4603      	mov	r3, r0
 800acfc:	4619      	mov	r1, r3
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7fe fee0 	bl	8009ac4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3708      	adds	r7, #8
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	20000634 	.word	0x20000634

0800ad14 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b084      	sub	sp, #16
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad20:	2300      	movs	r3, #0
 800ad22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	f7f8 f9de 	bl	80030ec <HAL_HCD_Start>
 800ad30:	4603      	mov	r3, r0
 800ad32:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ad34:	7bfb      	ldrb	r3, [r7, #15]
 800ad36:	4618      	mov	r0, r3
 800ad38:	f000 f944 	bl	800afc4 <USBH_Get_USB_Status>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad40:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3710      	adds	r7, #16
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}

0800ad4a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ad4a:	b580      	push	{r7, lr}
 800ad4c:	b084      	sub	sp, #16
 800ad4e:	af00      	add	r7, sp, #0
 800ad50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad52:	2300      	movs	r3, #0
 800ad54:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ad56:	2300      	movs	r3, #0
 800ad58:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ad60:	4618      	mov	r0, r3
 800ad62:	f7f8 f9e6 	bl	8003132 <HAL_HCD_Stop>
 800ad66:	4603      	mov	r3, r0
 800ad68:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ad6a:	7bfb      	ldrb	r3, [r7, #15]
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f000 f929 	bl	800afc4 <USBH_Get_USB_Status>
 800ad72:	4603      	mov	r3, r0
 800ad74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad76:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad78:	4618      	mov	r0, r3
 800ad7a:	3710      	adds	r7, #16
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b084      	sub	sp, #16
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ad92:	4618      	mov	r0, r3
 800ad94:	f7f8 fa30 	bl	80031f8 <HAL_HCD_GetCurrentSpeed>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b02      	cmp	r3, #2
 800ad9c:	d00c      	beq.n	800adb8 <USBH_LL_GetSpeed+0x38>
 800ad9e:	2b02      	cmp	r3, #2
 800ada0:	d80d      	bhi.n	800adbe <USBH_LL_GetSpeed+0x3e>
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d002      	beq.n	800adac <USBH_LL_GetSpeed+0x2c>
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d003      	beq.n	800adb2 <USBH_LL_GetSpeed+0x32>
 800adaa:	e008      	b.n	800adbe <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800adac:	2300      	movs	r3, #0
 800adae:	73fb      	strb	r3, [r7, #15]
    break;
 800adb0:	e008      	b.n	800adc4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800adb2:	2301      	movs	r3, #1
 800adb4:	73fb      	strb	r3, [r7, #15]
    break;
 800adb6:	e005      	b.n	800adc4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800adb8:	2302      	movs	r3, #2
 800adba:	73fb      	strb	r3, [r7, #15]
    break;
 800adbc:	e002      	b.n	800adc4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800adbe:	2301      	movs	r3, #1
 800adc0:	73fb      	strb	r3, [r7, #15]
    break;
 800adc2:	bf00      	nop
  }
  return  speed;
 800adc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3710      	adds	r7, #16
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}

0800adce <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800adce:	b580      	push	{r7, lr}
 800add0:	b084      	sub	sp, #16
 800add2:	af00      	add	r7, sp, #0
 800add4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800add6:	2300      	movs	r3, #0
 800add8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7f8 f9c1 	bl	800316c <HAL_HCD_ResetPort>
 800adea:	4603      	mov	r3, r0
 800adec:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	4618      	mov	r0, r3
 800adf2:	f000 f8e7 	bl	800afc4 <USBH_Get_USB_Status>
 800adf6:	4603      	mov	r3, r0
 800adf8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adfa:	7bbb      	ldrb	r3, [r7, #14]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3710      	adds	r7, #16
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ae16:	78fa      	ldrb	r2, [r7, #3]
 800ae18:	4611      	mov	r1, r2
 800ae1a:	4618      	mov	r0, r3
 800ae1c:	f7f8 f9c9 	bl	80031b2 <HAL_HCD_HC_GetXferCount>
 800ae20:	4603      	mov	r3, r0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800ae2a:	b590      	push	{r4, r7, lr}
 800ae2c:	b089      	sub	sp, #36	@ 0x24
 800ae2e:	af04      	add	r7, sp, #16
 800ae30:	6078      	str	r0, [r7, #4]
 800ae32:	4608      	mov	r0, r1
 800ae34:	4611      	mov	r1, r2
 800ae36:	461a      	mov	r2, r3
 800ae38:	4603      	mov	r3, r0
 800ae3a:	70fb      	strb	r3, [r7, #3]
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	70bb      	strb	r3, [r7, #2]
 800ae40:	4613      	mov	r3, r2
 800ae42:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae44:	2300      	movs	r3, #0
 800ae46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ae52:	787c      	ldrb	r4, [r7, #1]
 800ae54:	78ba      	ldrb	r2, [r7, #2]
 800ae56:	78f9      	ldrb	r1, [r7, #3]
 800ae58:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ae5a:	9302      	str	r3, [sp, #8]
 800ae5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ae60:	9301      	str	r3, [sp, #4]
 800ae62:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ae66:	9300      	str	r3, [sp, #0]
 800ae68:	4623      	mov	r3, r4
 800ae6a:	f7f7 fdd8 	bl	8002a1e <HAL_HCD_HC_Init>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae72:	7bfb      	ldrb	r3, [r7, #15]
 800ae74:	4618      	mov	r0, r3
 800ae76:	f000 f8a5 	bl	800afc4 <USBH_Get_USB_Status>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae7e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3714      	adds	r7, #20
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd90      	pop	{r4, r7, pc}

0800ae88 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	460b      	mov	r3, r1
 800ae92:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800ae94:	2300      	movs	r3, #0
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	370c      	adds	r7, #12
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr

0800aea2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800aea2:	b590      	push	{r4, r7, lr}
 800aea4:	b089      	sub	sp, #36	@ 0x24
 800aea6:	af04      	add	r7, sp, #16
 800aea8:	6078      	str	r0, [r7, #4]
 800aeaa:	4608      	mov	r0, r1
 800aeac:	4611      	mov	r1, r2
 800aeae:	461a      	mov	r2, r3
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	70fb      	strb	r3, [r7, #3]
 800aeb4:	460b      	mov	r3, r1
 800aeb6:	70bb      	strb	r3, [r7, #2]
 800aeb8:	4613      	mov	r3, r2
 800aeba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aebc:	2300      	movs	r3, #0
 800aebe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800aeca:	787c      	ldrb	r4, [r7, #1]
 800aecc:	78ba      	ldrb	r2, [r7, #2]
 800aece:	78f9      	ldrb	r1, [r7, #3]
 800aed0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800aed4:	9303      	str	r3, [sp, #12]
 800aed6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800aed8:	9302      	str	r3, [sp, #8]
 800aeda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aedc:	9301      	str	r3, [sp, #4]
 800aede:	f897 3020 	ldrb.w	r3, [r7, #32]
 800aee2:	9300      	str	r3, [sp, #0]
 800aee4:	4623      	mov	r3, r4
 800aee6:	f7f7 fe53 	bl	8002b90 <HAL_HCD_HC_SubmitRequest>
 800aeea:	4603      	mov	r3, r0
 800aeec:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800aeee:	7bfb      	ldrb	r3, [r7, #15]
 800aef0:	4618      	mov	r0, r3
 800aef2:	f000 f867 	bl	800afc4 <USBH_Get_USB_Status>
 800aef6:	4603      	mov	r3, r0
 800aef8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aefa:	7bbb      	ldrb	r3, [r7, #14]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3714      	adds	r7, #20
 800af00:	46bd      	mov	sp, r7
 800af02:	bd90      	pop	{r4, r7, pc}

0800af04 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b082      	sub	sp, #8
 800af08:	af00      	add	r7, sp, #0
 800af0a:	6078      	str	r0, [r7, #4]
 800af0c:	460b      	mov	r3, r1
 800af0e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af16:	78fa      	ldrb	r2, [r7, #3]
 800af18:	4611      	mov	r1, r2
 800af1a:	4618      	mov	r0, r3
 800af1c:	f7f8 f934 	bl	8003188 <HAL_HCD_HC_GetURBState>
 800af20:	4603      	mov	r3, r0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3708      	adds	r7, #8
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b082      	sub	sp, #8
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
 800af32:	460b      	mov	r3, r1
 800af34:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 800af36:	20c8      	movs	r0, #200	@ 0xc8
 800af38:	f7f6 fdfa 	bl	8001b30 <HAL_Delay>
  return USBH_OK;
 800af3c:	2300      	movs	r3, #0
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3708      	adds	r7, #8
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}

0800af46 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800af46:	b480      	push	{r7}
 800af48:	b085      	sub	sp, #20
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
 800af4e:	460b      	mov	r3, r1
 800af50:	70fb      	strb	r3, [r7, #3]
 800af52:	4613      	mov	r3, r2
 800af54:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800af5c:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800af5e:	78fa      	ldrb	r2, [r7, #3]
 800af60:	68f9      	ldr	r1, [r7, #12]
 800af62:	4613      	mov	r3, r2
 800af64:	011b      	lsls	r3, r3, #4
 800af66:	1a9b      	subs	r3, r3, r2
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	440b      	add	r3, r1
 800af6c:	3317      	adds	r3, #23
 800af6e:	781b      	ldrb	r3, [r3, #0]
 800af70:	2b00      	cmp	r3, #0
 800af72:	d00a      	beq.n	800af8a <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800af74:	78fa      	ldrb	r2, [r7, #3]
 800af76:	68f9      	ldr	r1, [r7, #12]
 800af78:	4613      	mov	r3, r2
 800af7a:	011b      	lsls	r3, r3, #4
 800af7c:	1a9b      	subs	r3, r3, r2
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	440b      	add	r3, r1
 800af82:	333c      	adds	r3, #60	@ 0x3c
 800af84:	78ba      	ldrb	r2, [r7, #2]
 800af86:	701a      	strb	r2, [r3, #0]
 800af88:	e009      	b.n	800af9e <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800af8a:	78fa      	ldrb	r2, [r7, #3]
 800af8c:	68f9      	ldr	r1, [r7, #12]
 800af8e:	4613      	mov	r3, r2
 800af90:	011b      	lsls	r3, r3, #4
 800af92:	1a9b      	subs	r3, r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	440b      	add	r3, r1
 800af98:	333d      	adds	r3, #61	@ 0x3d
 800af9a:	78ba      	ldrb	r2, [r7, #2]
 800af9c:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800af9e:	2300      	movs	r3, #0
}
 800afa0:	4618      	mov	r0, r3
 800afa2:	3714      	adds	r7, #20
 800afa4:	46bd      	mov	sp, r7
 800afa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afaa:	4770      	bx	lr

0800afac <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b082      	sub	sp, #8
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f7f6 fdbb 	bl	8001b30 <HAL_Delay>
}
 800afba:	bf00      	nop
 800afbc:	3708      	adds	r7, #8
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
	...

0800afc4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b085      	sub	sp, #20
 800afc8:	af00      	add	r7, sp, #0
 800afca:	4603      	mov	r3, r0
 800afcc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afce:	2300      	movs	r3, #0
 800afd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800afd2:	79fb      	ldrb	r3, [r7, #7]
 800afd4:	2b03      	cmp	r3, #3
 800afd6:	d817      	bhi.n	800b008 <USBH_Get_USB_Status+0x44>
 800afd8:	a201      	add	r2, pc, #4	@ (adr r2, 800afe0 <USBH_Get_USB_Status+0x1c>)
 800afda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afde:	bf00      	nop
 800afe0:	0800aff1 	.word	0x0800aff1
 800afe4:	0800aff7 	.word	0x0800aff7
 800afe8:	0800affd 	.word	0x0800affd
 800afec:	0800b003 	.word	0x0800b003
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	73fb      	strb	r3, [r7, #15]
    break;
 800aff4:	e00b      	b.n	800b00e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800aff6:	2302      	movs	r3, #2
 800aff8:	73fb      	strb	r3, [r7, #15]
    break;
 800affa:	e008      	b.n	800b00e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800affc:	2301      	movs	r3, #1
 800affe:	73fb      	strb	r3, [r7, #15]
    break;
 800b000:	e005      	b.n	800b00e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b002:	2302      	movs	r3, #2
 800b004:	73fb      	strb	r3, [r7, #15]
    break;
 800b006:	e002      	b.n	800b00e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b008:	2302      	movs	r3, #2
 800b00a:	73fb      	strb	r3, [r7, #15]
    break;
 800b00c:	bf00      	nop
  }
  return usb_status;
 800b00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b010:	4618      	mov	r0, r3
 800b012:	3714      	adds	r7, #20
 800b014:	46bd      	mov	sp, r7
 800b016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01a:	4770      	bx	lr

0800b01c <malloc>:
 800b01c:	4b02      	ldr	r3, [pc, #8]	@ (800b028 <malloc+0xc>)
 800b01e:	4601      	mov	r1, r0
 800b020:	6818      	ldr	r0, [r3, #0]
 800b022:	f000 b82d 	b.w	800b080 <_malloc_r>
 800b026:	bf00      	nop
 800b028:	2000002c 	.word	0x2000002c

0800b02c <free>:
 800b02c:	4b02      	ldr	r3, [pc, #8]	@ (800b038 <free+0xc>)
 800b02e:	4601      	mov	r1, r0
 800b030:	6818      	ldr	r0, [r3, #0]
 800b032:	f000 b917 	b.w	800b264 <_free_r>
 800b036:	bf00      	nop
 800b038:	2000002c 	.word	0x2000002c

0800b03c <sbrk_aligned>:
 800b03c:	b570      	push	{r4, r5, r6, lr}
 800b03e:	4e0f      	ldr	r6, [pc, #60]	@ (800b07c <sbrk_aligned+0x40>)
 800b040:	460c      	mov	r4, r1
 800b042:	6831      	ldr	r1, [r6, #0]
 800b044:	4605      	mov	r5, r0
 800b046:	b911      	cbnz	r1, 800b04e <sbrk_aligned+0x12>
 800b048:	f000 f8d0 	bl	800b1ec <_sbrk_r>
 800b04c:	6030      	str	r0, [r6, #0]
 800b04e:	4621      	mov	r1, r4
 800b050:	4628      	mov	r0, r5
 800b052:	f000 f8cb 	bl	800b1ec <_sbrk_r>
 800b056:	1c43      	adds	r3, r0, #1
 800b058:	d103      	bne.n	800b062 <sbrk_aligned+0x26>
 800b05a:	f04f 34ff 	mov.w	r4, #4294967295
 800b05e:	4620      	mov	r0, r4
 800b060:	bd70      	pop	{r4, r5, r6, pc}
 800b062:	1cc4      	adds	r4, r0, #3
 800b064:	f024 0403 	bic.w	r4, r4, #3
 800b068:	42a0      	cmp	r0, r4
 800b06a:	d0f8      	beq.n	800b05e <sbrk_aligned+0x22>
 800b06c:	1a21      	subs	r1, r4, r0
 800b06e:	4628      	mov	r0, r5
 800b070:	f000 f8bc 	bl	800b1ec <_sbrk_r>
 800b074:	3001      	adds	r0, #1
 800b076:	d1f2      	bne.n	800b05e <sbrk_aligned+0x22>
 800b078:	e7ef      	b.n	800b05a <sbrk_aligned+0x1e>
 800b07a:	bf00      	nop
 800b07c:	20000a14 	.word	0x20000a14

0800b080 <_malloc_r>:
 800b080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b084:	1ccd      	adds	r5, r1, #3
 800b086:	f025 0503 	bic.w	r5, r5, #3
 800b08a:	3508      	adds	r5, #8
 800b08c:	2d0c      	cmp	r5, #12
 800b08e:	bf38      	it	cc
 800b090:	250c      	movcc	r5, #12
 800b092:	2d00      	cmp	r5, #0
 800b094:	4606      	mov	r6, r0
 800b096:	db01      	blt.n	800b09c <_malloc_r+0x1c>
 800b098:	42a9      	cmp	r1, r5
 800b09a:	d904      	bls.n	800b0a6 <_malloc_r+0x26>
 800b09c:	230c      	movs	r3, #12
 800b09e:	6033      	str	r3, [r6, #0]
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b17c <_malloc_r+0xfc>
 800b0aa:	f000 f869 	bl	800b180 <__malloc_lock>
 800b0ae:	f8d8 3000 	ldr.w	r3, [r8]
 800b0b2:	461c      	mov	r4, r3
 800b0b4:	bb44      	cbnz	r4, 800b108 <_malloc_r+0x88>
 800b0b6:	4629      	mov	r1, r5
 800b0b8:	4630      	mov	r0, r6
 800b0ba:	f7ff ffbf 	bl	800b03c <sbrk_aligned>
 800b0be:	1c43      	adds	r3, r0, #1
 800b0c0:	4604      	mov	r4, r0
 800b0c2:	d158      	bne.n	800b176 <_malloc_r+0xf6>
 800b0c4:	f8d8 4000 	ldr.w	r4, [r8]
 800b0c8:	4627      	mov	r7, r4
 800b0ca:	2f00      	cmp	r7, #0
 800b0cc:	d143      	bne.n	800b156 <_malloc_r+0xd6>
 800b0ce:	2c00      	cmp	r4, #0
 800b0d0:	d04b      	beq.n	800b16a <_malloc_r+0xea>
 800b0d2:	6823      	ldr	r3, [r4, #0]
 800b0d4:	4639      	mov	r1, r7
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	eb04 0903 	add.w	r9, r4, r3
 800b0dc:	f000 f886 	bl	800b1ec <_sbrk_r>
 800b0e0:	4581      	cmp	r9, r0
 800b0e2:	d142      	bne.n	800b16a <_malloc_r+0xea>
 800b0e4:	6821      	ldr	r1, [r4, #0]
 800b0e6:	1a6d      	subs	r5, r5, r1
 800b0e8:	4629      	mov	r1, r5
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	f7ff ffa6 	bl	800b03c <sbrk_aligned>
 800b0f0:	3001      	adds	r0, #1
 800b0f2:	d03a      	beq.n	800b16a <_malloc_r+0xea>
 800b0f4:	6823      	ldr	r3, [r4, #0]
 800b0f6:	442b      	add	r3, r5
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	f8d8 3000 	ldr.w	r3, [r8]
 800b0fe:	685a      	ldr	r2, [r3, #4]
 800b100:	bb62      	cbnz	r2, 800b15c <_malloc_r+0xdc>
 800b102:	f8c8 7000 	str.w	r7, [r8]
 800b106:	e00f      	b.n	800b128 <_malloc_r+0xa8>
 800b108:	6822      	ldr	r2, [r4, #0]
 800b10a:	1b52      	subs	r2, r2, r5
 800b10c:	d420      	bmi.n	800b150 <_malloc_r+0xd0>
 800b10e:	2a0b      	cmp	r2, #11
 800b110:	d917      	bls.n	800b142 <_malloc_r+0xc2>
 800b112:	1961      	adds	r1, r4, r5
 800b114:	42a3      	cmp	r3, r4
 800b116:	6025      	str	r5, [r4, #0]
 800b118:	bf18      	it	ne
 800b11a:	6059      	strne	r1, [r3, #4]
 800b11c:	6863      	ldr	r3, [r4, #4]
 800b11e:	bf08      	it	eq
 800b120:	f8c8 1000 	streq.w	r1, [r8]
 800b124:	5162      	str	r2, [r4, r5]
 800b126:	604b      	str	r3, [r1, #4]
 800b128:	4630      	mov	r0, r6
 800b12a:	f000 f82f 	bl	800b18c <__malloc_unlock>
 800b12e:	f104 000b 	add.w	r0, r4, #11
 800b132:	1d23      	adds	r3, r4, #4
 800b134:	f020 0007 	bic.w	r0, r0, #7
 800b138:	1ac2      	subs	r2, r0, r3
 800b13a:	bf1c      	itt	ne
 800b13c:	1a1b      	subne	r3, r3, r0
 800b13e:	50a3      	strne	r3, [r4, r2]
 800b140:	e7af      	b.n	800b0a2 <_malloc_r+0x22>
 800b142:	6862      	ldr	r2, [r4, #4]
 800b144:	42a3      	cmp	r3, r4
 800b146:	bf0c      	ite	eq
 800b148:	f8c8 2000 	streq.w	r2, [r8]
 800b14c:	605a      	strne	r2, [r3, #4]
 800b14e:	e7eb      	b.n	800b128 <_malloc_r+0xa8>
 800b150:	4623      	mov	r3, r4
 800b152:	6864      	ldr	r4, [r4, #4]
 800b154:	e7ae      	b.n	800b0b4 <_malloc_r+0x34>
 800b156:	463c      	mov	r4, r7
 800b158:	687f      	ldr	r7, [r7, #4]
 800b15a:	e7b6      	b.n	800b0ca <_malloc_r+0x4a>
 800b15c:	461a      	mov	r2, r3
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	42a3      	cmp	r3, r4
 800b162:	d1fb      	bne.n	800b15c <_malloc_r+0xdc>
 800b164:	2300      	movs	r3, #0
 800b166:	6053      	str	r3, [r2, #4]
 800b168:	e7de      	b.n	800b128 <_malloc_r+0xa8>
 800b16a:	230c      	movs	r3, #12
 800b16c:	6033      	str	r3, [r6, #0]
 800b16e:	4630      	mov	r0, r6
 800b170:	f000 f80c 	bl	800b18c <__malloc_unlock>
 800b174:	e794      	b.n	800b0a0 <_malloc_r+0x20>
 800b176:	6005      	str	r5, [r0, #0]
 800b178:	e7d6      	b.n	800b128 <_malloc_r+0xa8>
 800b17a:	bf00      	nop
 800b17c:	20000a18 	.word	0x20000a18

0800b180 <__malloc_lock>:
 800b180:	4801      	ldr	r0, [pc, #4]	@ (800b188 <__malloc_lock+0x8>)
 800b182:	f000 b86d 	b.w	800b260 <__retarget_lock_acquire_recursive>
 800b186:	bf00      	nop
 800b188:	20000b58 	.word	0x20000b58

0800b18c <__malloc_unlock>:
 800b18c:	4801      	ldr	r0, [pc, #4]	@ (800b194 <__malloc_unlock+0x8>)
 800b18e:	f000 b868 	b.w	800b262 <__retarget_lock_release_recursive>
 800b192:	bf00      	nop
 800b194:	20000b58 	.word	0x20000b58

0800b198 <siprintf>:
 800b198:	b40e      	push	{r1, r2, r3}
 800b19a:	b510      	push	{r4, lr}
 800b19c:	b09d      	sub	sp, #116	@ 0x74
 800b19e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b1a0:	9002      	str	r0, [sp, #8]
 800b1a2:	9006      	str	r0, [sp, #24]
 800b1a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b1a8:	480a      	ldr	r0, [pc, #40]	@ (800b1d4 <siprintf+0x3c>)
 800b1aa:	9107      	str	r1, [sp, #28]
 800b1ac:	9104      	str	r1, [sp, #16]
 800b1ae:	490a      	ldr	r1, [pc, #40]	@ (800b1d8 <siprintf+0x40>)
 800b1b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1b4:	9105      	str	r1, [sp, #20]
 800b1b6:	2400      	movs	r4, #0
 800b1b8:	a902      	add	r1, sp, #8
 800b1ba:	6800      	ldr	r0, [r0, #0]
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b1c0:	f000 f8f6 	bl	800b3b0 <_svfiprintf_r>
 800b1c4:	9b02      	ldr	r3, [sp, #8]
 800b1c6:	701c      	strb	r4, [r3, #0]
 800b1c8:	b01d      	add	sp, #116	@ 0x74
 800b1ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1ce:	b003      	add	sp, #12
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	2000002c 	.word	0x2000002c
 800b1d8:	ffff0208 	.word	0xffff0208

0800b1dc <memset>:
 800b1dc:	4402      	add	r2, r0
 800b1de:	4603      	mov	r3, r0
 800b1e0:	4293      	cmp	r3, r2
 800b1e2:	d100      	bne.n	800b1e6 <memset+0xa>
 800b1e4:	4770      	bx	lr
 800b1e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b1ea:	e7f9      	b.n	800b1e0 <memset+0x4>

0800b1ec <_sbrk_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	4d06      	ldr	r5, [pc, #24]	@ (800b208 <_sbrk_r+0x1c>)
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	f7f6 fbb6 	bl	8001968 <_sbrk>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_sbrk_r+0x1a>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_sbrk_r+0x1a>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	20000b54 	.word	0x20000b54

0800b20c <__errno>:
 800b20c:	4b01      	ldr	r3, [pc, #4]	@ (800b214 <__errno+0x8>)
 800b20e:	6818      	ldr	r0, [r3, #0]
 800b210:	4770      	bx	lr
 800b212:	bf00      	nop
 800b214:	2000002c 	.word	0x2000002c

0800b218 <__libc_init_array>:
 800b218:	b570      	push	{r4, r5, r6, lr}
 800b21a:	4d0d      	ldr	r5, [pc, #52]	@ (800b250 <__libc_init_array+0x38>)
 800b21c:	4c0d      	ldr	r4, [pc, #52]	@ (800b254 <__libc_init_array+0x3c>)
 800b21e:	1b64      	subs	r4, r4, r5
 800b220:	10a4      	asrs	r4, r4, #2
 800b222:	2600      	movs	r6, #0
 800b224:	42a6      	cmp	r6, r4
 800b226:	d109      	bne.n	800b23c <__libc_init_array+0x24>
 800b228:	4d0b      	ldr	r5, [pc, #44]	@ (800b258 <__libc_init_array+0x40>)
 800b22a:	4c0c      	ldr	r4, [pc, #48]	@ (800b25c <__libc_init_array+0x44>)
 800b22c:	f000 fba6 	bl	800b97c <_init>
 800b230:	1b64      	subs	r4, r4, r5
 800b232:	10a4      	asrs	r4, r4, #2
 800b234:	2600      	movs	r6, #0
 800b236:	42a6      	cmp	r6, r4
 800b238:	d105      	bne.n	800b246 <__libc_init_array+0x2e>
 800b23a:	bd70      	pop	{r4, r5, r6, pc}
 800b23c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b240:	4798      	blx	r3
 800b242:	3601      	adds	r6, #1
 800b244:	e7ee      	b.n	800b224 <__libc_init_array+0xc>
 800b246:	f855 3b04 	ldr.w	r3, [r5], #4
 800b24a:	4798      	blx	r3
 800b24c:	3601      	adds	r6, #1
 800b24e:	e7f2      	b.n	800b236 <__libc_init_array+0x1e>
 800b250:	0800bad8 	.word	0x0800bad8
 800b254:	0800bad8 	.word	0x0800bad8
 800b258:	0800bad8 	.word	0x0800bad8
 800b25c:	0800badc 	.word	0x0800badc

0800b260 <__retarget_lock_acquire_recursive>:
 800b260:	4770      	bx	lr

0800b262 <__retarget_lock_release_recursive>:
 800b262:	4770      	bx	lr

0800b264 <_free_r>:
 800b264:	b538      	push	{r3, r4, r5, lr}
 800b266:	4605      	mov	r5, r0
 800b268:	2900      	cmp	r1, #0
 800b26a:	d041      	beq.n	800b2f0 <_free_r+0x8c>
 800b26c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b270:	1f0c      	subs	r4, r1, #4
 800b272:	2b00      	cmp	r3, #0
 800b274:	bfb8      	it	lt
 800b276:	18e4      	addlt	r4, r4, r3
 800b278:	f7ff ff82 	bl	800b180 <__malloc_lock>
 800b27c:	4a1d      	ldr	r2, [pc, #116]	@ (800b2f4 <_free_r+0x90>)
 800b27e:	6813      	ldr	r3, [r2, #0]
 800b280:	b933      	cbnz	r3, 800b290 <_free_r+0x2c>
 800b282:	6063      	str	r3, [r4, #4]
 800b284:	6014      	str	r4, [r2, #0]
 800b286:	4628      	mov	r0, r5
 800b288:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b28c:	f7ff bf7e 	b.w	800b18c <__malloc_unlock>
 800b290:	42a3      	cmp	r3, r4
 800b292:	d908      	bls.n	800b2a6 <_free_r+0x42>
 800b294:	6820      	ldr	r0, [r4, #0]
 800b296:	1821      	adds	r1, r4, r0
 800b298:	428b      	cmp	r3, r1
 800b29a:	bf01      	itttt	eq
 800b29c:	6819      	ldreq	r1, [r3, #0]
 800b29e:	685b      	ldreq	r3, [r3, #4]
 800b2a0:	1809      	addeq	r1, r1, r0
 800b2a2:	6021      	streq	r1, [r4, #0]
 800b2a4:	e7ed      	b.n	800b282 <_free_r+0x1e>
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	b10b      	cbz	r3, 800b2b0 <_free_r+0x4c>
 800b2ac:	42a3      	cmp	r3, r4
 800b2ae:	d9fa      	bls.n	800b2a6 <_free_r+0x42>
 800b2b0:	6811      	ldr	r1, [r2, #0]
 800b2b2:	1850      	adds	r0, r2, r1
 800b2b4:	42a0      	cmp	r0, r4
 800b2b6:	d10b      	bne.n	800b2d0 <_free_r+0x6c>
 800b2b8:	6820      	ldr	r0, [r4, #0]
 800b2ba:	4401      	add	r1, r0
 800b2bc:	1850      	adds	r0, r2, r1
 800b2be:	4283      	cmp	r3, r0
 800b2c0:	6011      	str	r1, [r2, #0]
 800b2c2:	d1e0      	bne.n	800b286 <_free_r+0x22>
 800b2c4:	6818      	ldr	r0, [r3, #0]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	6053      	str	r3, [r2, #4]
 800b2ca:	4408      	add	r0, r1
 800b2cc:	6010      	str	r0, [r2, #0]
 800b2ce:	e7da      	b.n	800b286 <_free_r+0x22>
 800b2d0:	d902      	bls.n	800b2d8 <_free_r+0x74>
 800b2d2:	230c      	movs	r3, #12
 800b2d4:	602b      	str	r3, [r5, #0]
 800b2d6:	e7d6      	b.n	800b286 <_free_r+0x22>
 800b2d8:	6820      	ldr	r0, [r4, #0]
 800b2da:	1821      	adds	r1, r4, r0
 800b2dc:	428b      	cmp	r3, r1
 800b2de:	bf04      	itt	eq
 800b2e0:	6819      	ldreq	r1, [r3, #0]
 800b2e2:	685b      	ldreq	r3, [r3, #4]
 800b2e4:	6063      	str	r3, [r4, #4]
 800b2e6:	bf04      	itt	eq
 800b2e8:	1809      	addeq	r1, r1, r0
 800b2ea:	6021      	streq	r1, [r4, #0]
 800b2ec:	6054      	str	r4, [r2, #4]
 800b2ee:	e7ca      	b.n	800b286 <_free_r+0x22>
 800b2f0:	bd38      	pop	{r3, r4, r5, pc}
 800b2f2:	bf00      	nop
 800b2f4:	20000a18 	.word	0x20000a18

0800b2f8 <__ssputs_r>:
 800b2f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2fc:	688e      	ldr	r6, [r1, #8]
 800b2fe:	461f      	mov	r7, r3
 800b300:	42be      	cmp	r6, r7
 800b302:	680b      	ldr	r3, [r1, #0]
 800b304:	4682      	mov	sl, r0
 800b306:	460c      	mov	r4, r1
 800b308:	4690      	mov	r8, r2
 800b30a:	d82d      	bhi.n	800b368 <__ssputs_r+0x70>
 800b30c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b310:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b314:	d026      	beq.n	800b364 <__ssputs_r+0x6c>
 800b316:	6965      	ldr	r5, [r4, #20]
 800b318:	6909      	ldr	r1, [r1, #16]
 800b31a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b31e:	eba3 0901 	sub.w	r9, r3, r1
 800b322:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b326:	1c7b      	adds	r3, r7, #1
 800b328:	444b      	add	r3, r9
 800b32a:	106d      	asrs	r5, r5, #1
 800b32c:	429d      	cmp	r5, r3
 800b32e:	bf38      	it	cc
 800b330:	461d      	movcc	r5, r3
 800b332:	0553      	lsls	r3, r2, #21
 800b334:	d527      	bpl.n	800b386 <__ssputs_r+0x8e>
 800b336:	4629      	mov	r1, r5
 800b338:	f7ff fea2 	bl	800b080 <_malloc_r>
 800b33c:	4606      	mov	r6, r0
 800b33e:	b360      	cbz	r0, 800b39a <__ssputs_r+0xa2>
 800b340:	6921      	ldr	r1, [r4, #16]
 800b342:	464a      	mov	r2, r9
 800b344:	f000 fad6 	bl	800b8f4 <memcpy>
 800b348:	89a3      	ldrh	r3, [r4, #12]
 800b34a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b34e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b352:	81a3      	strh	r3, [r4, #12]
 800b354:	6126      	str	r6, [r4, #16]
 800b356:	6165      	str	r5, [r4, #20]
 800b358:	444e      	add	r6, r9
 800b35a:	eba5 0509 	sub.w	r5, r5, r9
 800b35e:	6026      	str	r6, [r4, #0]
 800b360:	60a5      	str	r5, [r4, #8]
 800b362:	463e      	mov	r6, r7
 800b364:	42be      	cmp	r6, r7
 800b366:	d900      	bls.n	800b36a <__ssputs_r+0x72>
 800b368:	463e      	mov	r6, r7
 800b36a:	6820      	ldr	r0, [r4, #0]
 800b36c:	4632      	mov	r2, r6
 800b36e:	4641      	mov	r1, r8
 800b370:	f000 faa6 	bl	800b8c0 <memmove>
 800b374:	68a3      	ldr	r3, [r4, #8]
 800b376:	1b9b      	subs	r3, r3, r6
 800b378:	60a3      	str	r3, [r4, #8]
 800b37a:	6823      	ldr	r3, [r4, #0]
 800b37c:	4433      	add	r3, r6
 800b37e:	6023      	str	r3, [r4, #0]
 800b380:	2000      	movs	r0, #0
 800b382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b386:	462a      	mov	r2, r5
 800b388:	f000 fac2 	bl	800b910 <_realloc_r>
 800b38c:	4606      	mov	r6, r0
 800b38e:	2800      	cmp	r0, #0
 800b390:	d1e0      	bne.n	800b354 <__ssputs_r+0x5c>
 800b392:	6921      	ldr	r1, [r4, #16]
 800b394:	4650      	mov	r0, sl
 800b396:	f7ff ff65 	bl	800b264 <_free_r>
 800b39a:	230c      	movs	r3, #12
 800b39c:	f8ca 3000 	str.w	r3, [sl]
 800b3a0:	89a3      	ldrh	r3, [r4, #12]
 800b3a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3a6:	81a3      	strh	r3, [r4, #12]
 800b3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ac:	e7e9      	b.n	800b382 <__ssputs_r+0x8a>
	...

0800b3b0 <_svfiprintf_r>:
 800b3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b4:	4698      	mov	r8, r3
 800b3b6:	898b      	ldrh	r3, [r1, #12]
 800b3b8:	061b      	lsls	r3, r3, #24
 800b3ba:	b09d      	sub	sp, #116	@ 0x74
 800b3bc:	4607      	mov	r7, r0
 800b3be:	460d      	mov	r5, r1
 800b3c0:	4614      	mov	r4, r2
 800b3c2:	d510      	bpl.n	800b3e6 <_svfiprintf_r+0x36>
 800b3c4:	690b      	ldr	r3, [r1, #16]
 800b3c6:	b973      	cbnz	r3, 800b3e6 <_svfiprintf_r+0x36>
 800b3c8:	2140      	movs	r1, #64	@ 0x40
 800b3ca:	f7ff fe59 	bl	800b080 <_malloc_r>
 800b3ce:	6028      	str	r0, [r5, #0]
 800b3d0:	6128      	str	r0, [r5, #16]
 800b3d2:	b930      	cbnz	r0, 800b3e2 <_svfiprintf_r+0x32>
 800b3d4:	230c      	movs	r3, #12
 800b3d6:	603b      	str	r3, [r7, #0]
 800b3d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3dc:	b01d      	add	sp, #116	@ 0x74
 800b3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e2:	2340      	movs	r3, #64	@ 0x40
 800b3e4:	616b      	str	r3, [r5, #20]
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ea:	2320      	movs	r3, #32
 800b3ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3f0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3f4:	2330      	movs	r3, #48	@ 0x30
 800b3f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b594 <_svfiprintf_r+0x1e4>
 800b3fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3fe:	f04f 0901 	mov.w	r9, #1
 800b402:	4623      	mov	r3, r4
 800b404:	469a      	mov	sl, r3
 800b406:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b40a:	b10a      	cbz	r2, 800b410 <_svfiprintf_r+0x60>
 800b40c:	2a25      	cmp	r2, #37	@ 0x25
 800b40e:	d1f9      	bne.n	800b404 <_svfiprintf_r+0x54>
 800b410:	ebba 0b04 	subs.w	fp, sl, r4
 800b414:	d00b      	beq.n	800b42e <_svfiprintf_r+0x7e>
 800b416:	465b      	mov	r3, fp
 800b418:	4622      	mov	r2, r4
 800b41a:	4629      	mov	r1, r5
 800b41c:	4638      	mov	r0, r7
 800b41e:	f7ff ff6b 	bl	800b2f8 <__ssputs_r>
 800b422:	3001      	adds	r0, #1
 800b424:	f000 80a7 	beq.w	800b576 <_svfiprintf_r+0x1c6>
 800b428:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b42a:	445a      	add	r2, fp
 800b42c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b42e:	f89a 3000 	ldrb.w	r3, [sl]
 800b432:	2b00      	cmp	r3, #0
 800b434:	f000 809f 	beq.w	800b576 <_svfiprintf_r+0x1c6>
 800b438:	2300      	movs	r3, #0
 800b43a:	f04f 32ff 	mov.w	r2, #4294967295
 800b43e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b442:	f10a 0a01 	add.w	sl, sl, #1
 800b446:	9304      	str	r3, [sp, #16]
 800b448:	9307      	str	r3, [sp, #28]
 800b44a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b44e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b450:	4654      	mov	r4, sl
 800b452:	2205      	movs	r2, #5
 800b454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b458:	484e      	ldr	r0, [pc, #312]	@ (800b594 <_svfiprintf_r+0x1e4>)
 800b45a:	f7f4 fec1 	bl	80001e0 <memchr>
 800b45e:	9a04      	ldr	r2, [sp, #16]
 800b460:	b9d8      	cbnz	r0, 800b49a <_svfiprintf_r+0xea>
 800b462:	06d0      	lsls	r0, r2, #27
 800b464:	bf44      	itt	mi
 800b466:	2320      	movmi	r3, #32
 800b468:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b46c:	0711      	lsls	r1, r2, #28
 800b46e:	bf44      	itt	mi
 800b470:	232b      	movmi	r3, #43	@ 0x2b
 800b472:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b476:	f89a 3000 	ldrb.w	r3, [sl]
 800b47a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b47c:	d015      	beq.n	800b4aa <_svfiprintf_r+0xfa>
 800b47e:	9a07      	ldr	r2, [sp, #28]
 800b480:	4654      	mov	r4, sl
 800b482:	2000      	movs	r0, #0
 800b484:	f04f 0c0a 	mov.w	ip, #10
 800b488:	4621      	mov	r1, r4
 800b48a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b48e:	3b30      	subs	r3, #48	@ 0x30
 800b490:	2b09      	cmp	r3, #9
 800b492:	d94b      	bls.n	800b52c <_svfiprintf_r+0x17c>
 800b494:	b1b0      	cbz	r0, 800b4c4 <_svfiprintf_r+0x114>
 800b496:	9207      	str	r2, [sp, #28]
 800b498:	e014      	b.n	800b4c4 <_svfiprintf_r+0x114>
 800b49a:	eba0 0308 	sub.w	r3, r0, r8
 800b49e:	fa09 f303 	lsl.w	r3, r9, r3
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	9304      	str	r3, [sp, #16]
 800b4a6:	46a2      	mov	sl, r4
 800b4a8:	e7d2      	b.n	800b450 <_svfiprintf_r+0xa0>
 800b4aa:	9b03      	ldr	r3, [sp, #12]
 800b4ac:	1d19      	adds	r1, r3, #4
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	9103      	str	r1, [sp, #12]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	bfbb      	ittet	lt
 800b4b6:	425b      	neglt	r3, r3
 800b4b8:	f042 0202 	orrlt.w	r2, r2, #2
 800b4bc:	9307      	strge	r3, [sp, #28]
 800b4be:	9307      	strlt	r3, [sp, #28]
 800b4c0:	bfb8      	it	lt
 800b4c2:	9204      	strlt	r2, [sp, #16]
 800b4c4:	7823      	ldrb	r3, [r4, #0]
 800b4c6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4c8:	d10a      	bne.n	800b4e0 <_svfiprintf_r+0x130>
 800b4ca:	7863      	ldrb	r3, [r4, #1]
 800b4cc:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4ce:	d132      	bne.n	800b536 <_svfiprintf_r+0x186>
 800b4d0:	9b03      	ldr	r3, [sp, #12]
 800b4d2:	1d1a      	adds	r2, r3, #4
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	9203      	str	r2, [sp, #12]
 800b4d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4dc:	3402      	adds	r4, #2
 800b4de:	9305      	str	r3, [sp, #20]
 800b4e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5a4 <_svfiprintf_r+0x1f4>
 800b4e4:	7821      	ldrb	r1, [r4, #0]
 800b4e6:	2203      	movs	r2, #3
 800b4e8:	4650      	mov	r0, sl
 800b4ea:	f7f4 fe79 	bl	80001e0 <memchr>
 800b4ee:	b138      	cbz	r0, 800b500 <_svfiprintf_r+0x150>
 800b4f0:	9b04      	ldr	r3, [sp, #16]
 800b4f2:	eba0 000a 	sub.w	r0, r0, sl
 800b4f6:	2240      	movs	r2, #64	@ 0x40
 800b4f8:	4082      	lsls	r2, r0
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	3401      	adds	r4, #1
 800b4fe:	9304      	str	r3, [sp, #16]
 800b500:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b504:	4824      	ldr	r0, [pc, #144]	@ (800b598 <_svfiprintf_r+0x1e8>)
 800b506:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b50a:	2206      	movs	r2, #6
 800b50c:	f7f4 fe68 	bl	80001e0 <memchr>
 800b510:	2800      	cmp	r0, #0
 800b512:	d036      	beq.n	800b582 <_svfiprintf_r+0x1d2>
 800b514:	4b21      	ldr	r3, [pc, #132]	@ (800b59c <_svfiprintf_r+0x1ec>)
 800b516:	bb1b      	cbnz	r3, 800b560 <_svfiprintf_r+0x1b0>
 800b518:	9b03      	ldr	r3, [sp, #12]
 800b51a:	3307      	adds	r3, #7
 800b51c:	f023 0307 	bic.w	r3, r3, #7
 800b520:	3308      	adds	r3, #8
 800b522:	9303      	str	r3, [sp, #12]
 800b524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b526:	4433      	add	r3, r6
 800b528:	9309      	str	r3, [sp, #36]	@ 0x24
 800b52a:	e76a      	b.n	800b402 <_svfiprintf_r+0x52>
 800b52c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b530:	460c      	mov	r4, r1
 800b532:	2001      	movs	r0, #1
 800b534:	e7a8      	b.n	800b488 <_svfiprintf_r+0xd8>
 800b536:	2300      	movs	r3, #0
 800b538:	3401      	adds	r4, #1
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	4619      	mov	r1, r3
 800b53e:	f04f 0c0a 	mov.w	ip, #10
 800b542:	4620      	mov	r0, r4
 800b544:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b548:	3a30      	subs	r2, #48	@ 0x30
 800b54a:	2a09      	cmp	r2, #9
 800b54c:	d903      	bls.n	800b556 <_svfiprintf_r+0x1a6>
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d0c6      	beq.n	800b4e0 <_svfiprintf_r+0x130>
 800b552:	9105      	str	r1, [sp, #20]
 800b554:	e7c4      	b.n	800b4e0 <_svfiprintf_r+0x130>
 800b556:	fb0c 2101 	mla	r1, ip, r1, r2
 800b55a:	4604      	mov	r4, r0
 800b55c:	2301      	movs	r3, #1
 800b55e:	e7f0      	b.n	800b542 <_svfiprintf_r+0x192>
 800b560:	ab03      	add	r3, sp, #12
 800b562:	9300      	str	r3, [sp, #0]
 800b564:	462a      	mov	r2, r5
 800b566:	4b0e      	ldr	r3, [pc, #56]	@ (800b5a0 <_svfiprintf_r+0x1f0>)
 800b568:	a904      	add	r1, sp, #16
 800b56a:	4638      	mov	r0, r7
 800b56c:	f3af 8000 	nop.w
 800b570:	1c42      	adds	r2, r0, #1
 800b572:	4606      	mov	r6, r0
 800b574:	d1d6      	bne.n	800b524 <_svfiprintf_r+0x174>
 800b576:	89ab      	ldrh	r3, [r5, #12]
 800b578:	065b      	lsls	r3, r3, #25
 800b57a:	f53f af2d 	bmi.w	800b3d8 <_svfiprintf_r+0x28>
 800b57e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b580:	e72c      	b.n	800b3dc <_svfiprintf_r+0x2c>
 800b582:	ab03      	add	r3, sp, #12
 800b584:	9300      	str	r3, [sp, #0]
 800b586:	462a      	mov	r2, r5
 800b588:	4b05      	ldr	r3, [pc, #20]	@ (800b5a0 <_svfiprintf_r+0x1f0>)
 800b58a:	a904      	add	r1, sp, #16
 800b58c:	4638      	mov	r0, r7
 800b58e:	f000 f879 	bl	800b684 <_printf_i>
 800b592:	e7ed      	b.n	800b570 <_svfiprintf_r+0x1c0>
 800b594:	0800ba9c 	.word	0x0800ba9c
 800b598:	0800baa6 	.word	0x0800baa6
 800b59c:	00000000 	.word	0x00000000
 800b5a0:	0800b2f9 	.word	0x0800b2f9
 800b5a4:	0800baa2 	.word	0x0800baa2

0800b5a8 <_printf_common>:
 800b5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5ac:	4616      	mov	r6, r2
 800b5ae:	4698      	mov	r8, r3
 800b5b0:	688a      	ldr	r2, [r1, #8]
 800b5b2:	690b      	ldr	r3, [r1, #16]
 800b5b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	bfb8      	it	lt
 800b5bc:	4613      	movlt	r3, r2
 800b5be:	6033      	str	r3, [r6, #0]
 800b5c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b5c4:	4607      	mov	r7, r0
 800b5c6:	460c      	mov	r4, r1
 800b5c8:	b10a      	cbz	r2, 800b5ce <_printf_common+0x26>
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	6033      	str	r3, [r6, #0]
 800b5ce:	6823      	ldr	r3, [r4, #0]
 800b5d0:	0699      	lsls	r1, r3, #26
 800b5d2:	bf42      	ittt	mi
 800b5d4:	6833      	ldrmi	r3, [r6, #0]
 800b5d6:	3302      	addmi	r3, #2
 800b5d8:	6033      	strmi	r3, [r6, #0]
 800b5da:	6825      	ldr	r5, [r4, #0]
 800b5dc:	f015 0506 	ands.w	r5, r5, #6
 800b5e0:	d106      	bne.n	800b5f0 <_printf_common+0x48>
 800b5e2:	f104 0a19 	add.w	sl, r4, #25
 800b5e6:	68e3      	ldr	r3, [r4, #12]
 800b5e8:	6832      	ldr	r2, [r6, #0]
 800b5ea:	1a9b      	subs	r3, r3, r2
 800b5ec:	42ab      	cmp	r3, r5
 800b5ee:	dc26      	bgt.n	800b63e <_printf_common+0x96>
 800b5f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b5f4:	6822      	ldr	r2, [r4, #0]
 800b5f6:	3b00      	subs	r3, #0
 800b5f8:	bf18      	it	ne
 800b5fa:	2301      	movne	r3, #1
 800b5fc:	0692      	lsls	r2, r2, #26
 800b5fe:	d42b      	bmi.n	800b658 <_printf_common+0xb0>
 800b600:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b604:	4641      	mov	r1, r8
 800b606:	4638      	mov	r0, r7
 800b608:	47c8      	blx	r9
 800b60a:	3001      	adds	r0, #1
 800b60c:	d01e      	beq.n	800b64c <_printf_common+0xa4>
 800b60e:	6823      	ldr	r3, [r4, #0]
 800b610:	6922      	ldr	r2, [r4, #16]
 800b612:	f003 0306 	and.w	r3, r3, #6
 800b616:	2b04      	cmp	r3, #4
 800b618:	bf02      	ittt	eq
 800b61a:	68e5      	ldreq	r5, [r4, #12]
 800b61c:	6833      	ldreq	r3, [r6, #0]
 800b61e:	1aed      	subeq	r5, r5, r3
 800b620:	68a3      	ldr	r3, [r4, #8]
 800b622:	bf0c      	ite	eq
 800b624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b628:	2500      	movne	r5, #0
 800b62a:	4293      	cmp	r3, r2
 800b62c:	bfc4      	itt	gt
 800b62e:	1a9b      	subgt	r3, r3, r2
 800b630:	18ed      	addgt	r5, r5, r3
 800b632:	2600      	movs	r6, #0
 800b634:	341a      	adds	r4, #26
 800b636:	42b5      	cmp	r5, r6
 800b638:	d11a      	bne.n	800b670 <_printf_common+0xc8>
 800b63a:	2000      	movs	r0, #0
 800b63c:	e008      	b.n	800b650 <_printf_common+0xa8>
 800b63e:	2301      	movs	r3, #1
 800b640:	4652      	mov	r2, sl
 800b642:	4641      	mov	r1, r8
 800b644:	4638      	mov	r0, r7
 800b646:	47c8      	blx	r9
 800b648:	3001      	adds	r0, #1
 800b64a:	d103      	bne.n	800b654 <_printf_common+0xac>
 800b64c:	f04f 30ff 	mov.w	r0, #4294967295
 800b650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b654:	3501      	adds	r5, #1
 800b656:	e7c6      	b.n	800b5e6 <_printf_common+0x3e>
 800b658:	18e1      	adds	r1, r4, r3
 800b65a:	1c5a      	adds	r2, r3, #1
 800b65c:	2030      	movs	r0, #48	@ 0x30
 800b65e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b662:	4422      	add	r2, r4
 800b664:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b668:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b66c:	3302      	adds	r3, #2
 800b66e:	e7c7      	b.n	800b600 <_printf_common+0x58>
 800b670:	2301      	movs	r3, #1
 800b672:	4622      	mov	r2, r4
 800b674:	4641      	mov	r1, r8
 800b676:	4638      	mov	r0, r7
 800b678:	47c8      	blx	r9
 800b67a:	3001      	adds	r0, #1
 800b67c:	d0e6      	beq.n	800b64c <_printf_common+0xa4>
 800b67e:	3601      	adds	r6, #1
 800b680:	e7d9      	b.n	800b636 <_printf_common+0x8e>
	...

0800b684 <_printf_i>:
 800b684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b688:	7e0f      	ldrb	r7, [r1, #24]
 800b68a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b68c:	2f78      	cmp	r7, #120	@ 0x78
 800b68e:	4691      	mov	r9, r2
 800b690:	4680      	mov	r8, r0
 800b692:	460c      	mov	r4, r1
 800b694:	469a      	mov	sl, r3
 800b696:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b69a:	d807      	bhi.n	800b6ac <_printf_i+0x28>
 800b69c:	2f62      	cmp	r7, #98	@ 0x62
 800b69e:	d80a      	bhi.n	800b6b6 <_printf_i+0x32>
 800b6a0:	2f00      	cmp	r7, #0
 800b6a2:	f000 80d1 	beq.w	800b848 <_printf_i+0x1c4>
 800b6a6:	2f58      	cmp	r7, #88	@ 0x58
 800b6a8:	f000 80b8 	beq.w	800b81c <_printf_i+0x198>
 800b6ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b6b4:	e03a      	b.n	800b72c <_printf_i+0xa8>
 800b6b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b6ba:	2b15      	cmp	r3, #21
 800b6bc:	d8f6      	bhi.n	800b6ac <_printf_i+0x28>
 800b6be:	a101      	add	r1, pc, #4	@ (adr r1, 800b6c4 <_printf_i+0x40>)
 800b6c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6c4:	0800b71d 	.word	0x0800b71d
 800b6c8:	0800b731 	.word	0x0800b731
 800b6cc:	0800b6ad 	.word	0x0800b6ad
 800b6d0:	0800b6ad 	.word	0x0800b6ad
 800b6d4:	0800b6ad 	.word	0x0800b6ad
 800b6d8:	0800b6ad 	.word	0x0800b6ad
 800b6dc:	0800b731 	.word	0x0800b731
 800b6e0:	0800b6ad 	.word	0x0800b6ad
 800b6e4:	0800b6ad 	.word	0x0800b6ad
 800b6e8:	0800b6ad 	.word	0x0800b6ad
 800b6ec:	0800b6ad 	.word	0x0800b6ad
 800b6f0:	0800b82f 	.word	0x0800b82f
 800b6f4:	0800b75b 	.word	0x0800b75b
 800b6f8:	0800b7e9 	.word	0x0800b7e9
 800b6fc:	0800b6ad 	.word	0x0800b6ad
 800b700:	0800b6ad 	.word	0x0800b6ad
 800b704:	0800b851 	.word	0x0800b851
 800b708:	0800b6ad 	.word	0x0800b6ad
 800b70c:	0800b75b 	.word	0x0800b75b
 800b710:	0800b6ad 	.word	0x0800b6ad
 800b714:	0800b6ad 	.word	0x0800b6ad
 800b718:	0800b7f1 	.word	0x0800b7f1
 800b71c:	6833      	ldr	r3, [r6, #0]
 800b71e:	1d1a      	adds	r2, r3, #4
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6032      	str	r2, [r6, #0]
 800b724:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b728:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b72c:	2301      	movs	r3, #1
 800b72e:	e09c      	b.n	800b86a <_printf_i+0x1e6>
 800b730:	6833      	ldr	r3, [r6, #0]
 800b732:	6820      	ldr	r0, [r4, #0]
 800b734:	1d19      	adds	r1, r3, #4
 800b736:	6031      	str	r1, [r6, #0]
 800b738:	0606      	lsls	r6, r0, #24
 800b73a:	d501      	bpl.n	800b740 <_printf_i+0xbc>
 800b73c:	681d      	ldr	r5, [r3, #0]
 800b73e:	e003      	b.n	800b748 <_printf_i+0xc4>
 800b740:	0645      	lsls	r5, r0, #25
 800b742:	d5fb      	bpl.n	800b73c <_printf_i+0xb8>
 800b744:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b748:	2d00      	cmp	r5, #0
 800b74a:	da03      	bge.n	800b754 <_printf_i+0xd0>
 800b74c:	232d      	movs	r3, #45	@ 0x2d
 800b74e:	426d      	negs	r5, r5
 800b750:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b754:	4858      	ldr	r0, [pc, #352]	@ (800b8b8 <_printf_i+0x234>)
 800b756:	230a      	movs	r3, #10
 800b758:	e011      	b.n	800b77e <_printf_i+0xfa>
 800b75a:	6821      	ldr	r1, [r4, #0]
 800b75c:	6833      	ldr	r3, [r6, #0]
 800b75e:	0608      	lsls	r0, r1, #24
 800b760:	f853 5b04 	ldr.w	r5, [r3], #4
 800b764:	d402      	bmi.n	800b76c <_printf_i+0xe8>
 800b766:	0649      	lsls	r1, r1, #25
 800b768:	bf48      	it	mi
 800b76a:	b2ad      	uxthmi	r5, r5
 800b76c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b76e:	4852      	ldr	r0, [pc, #328]	@ (800b8b8 <_printf_i+0x234>)
 800b770:	6033      	str	r3, [r6, #0]
 800b772:	bf14      	ite	ne
 800b774:	230a      	movne	r3, #10
 800b776:	2308      	moveq	r3, #8
 800b778:	2100      	movs	r1, #0
 800b77a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b77e:	6866      	ldr	r6, [r4, #4]
 800b780:	60a6      	str	r6, [r4, #8]
 800b782:	2e00      	cmp	r6, #0
 800b784:	db05      	blt.n	800b792 <_printf_i+0x10e>
 800b786:	6821      	ldr	r1, [r4, #0]
 800b788:	432e      	orrs	r6, r5
 800b78a:	f021 0104 	bic.w	r1, r1, #4
 800b78e:	6021      	str	r1, [r4, #0]
 800b790:	d04b      	beq.n	800b82a <_printf_i+0x1a6>
 800b792:	4616      	mov	r6, r2
 800b794:	fbb5 f1f3 	udiv	r1, r5, r3
 800b798:	fb03 5711 	mls	r7, r3, r1, r5
 800b79c:	5dc7      	ldrb	r7, [r0, r7]
 800b79e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b7a2:	462f      	mov	r7, r5
 800b7a4:	42bb      	cmp	r3, r7
 800b7a6:	460d      	mov	r5, r1
 800b7a8:	d9f4      	bls.n	800b794 <_printf_i+0x110>
 800b7aa:	2b08      	cmp	r3, #8
 800b7ac:	d10b      	bne.n	800b7c6 <_printf_i+0x142>
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	07df      	lsls	r7, r3, #31
 800b7b2:	d508      	bpl.n	800b7c6 <_printf_i+0x142>
 800b7b4:	6923      	ldr	r3, [r4, #16]
 800b7b6:	6861      	ldr	r1, [r4, #4]
 800b7b8:	4299      	cmp	r1, r3
 800b7ba:	bfde      	ittt	le
 800b7bc:	2330      	movle	r3, #48	@ 0x30
 800b7be:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b7c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b7c6:	1b92      	subs	r2, r2, r6
 800b7c8:	6122      	str	r2, [r4, #16]
 800b7ca:	f8cd a000 	str.w	sl, [sp]
 800b7ce:	464b      	mov	r3, r9
 800b7d0:	aa03      	add	r2, sp, #12
 800b7d2:	4621      	mov	r1, r4
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	f7ff fee7 	bl	800b5a8 <_printf_common>
 800b7da:	3001      	adds	r0, #1
 800b7dc:	d14a      	bne.n	800b874 <_printf_i+0x1f0>
 800b7de:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e2:	b004      	add	sp, #16
 800b7e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7e8:	6823      	ldr	r3, [r4, #0]
 800b7ea:	f043 0320 	orr.w	r3, r3, #32
 800b7ee:	6023      	str	r3, [r4, #0]
 800b7f0:	4832      	ldr	r0, [pc, #200]	@ (800b8bc <_printf_i+0x238>)
 800b7f2:	2778      	movs	r7, #120	@ 0x78
 800b7f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b7f8:	6823      	ldr	r3, [r4, #0]
 800b7fa:	6831      	ldr	r1, [r6, #0]
 800b7fc:	061f      	lsls	r7, r3, #24
 800b7fe:	f851 5b04 	ldr.w	r5, [r1], #4
 800b802:	d402      	bmi.n	800b80a <_printf_i+0x186>
 800b804:	065f      	lsls	r7, r3, #25
 800b806:	bf48      	it	mi
 800b808:	b2ad      	uxthmi	r5, r5
 800b80a:	6031      	str	r1, [r6, #0]
 800b80c:	07d9      	lsls	r1, r3, #31
 800b80e:	bf44      	itt	mi
 800b810:	f043 0320 	orrmi.w	r3, r3, #32
 800b814:	6023      	strmi	r3, [r4, #0]
 800b816:	b11d      	cbz	r5, 800b820 <_printf_i+0x19c>
 800b818:	2310      	movs	r3, #16
 800b81a:	e7ad      	b.n	800b778 <_printf_i+0xf4>
 800b81c:	4826      	ldr	r0, [pc, #152]	@ (800b8b8 <_printf_i+0x234>)
 800b81e:	e7e9      	b.n	800b7f4 <_printf_i+0x170>
 800b820:	6823      	ldr	r3, [r4, #0]
 800b822:	f023 0320 	bic.w	r3, r3, #32
 800b826:	6023      	str	r3, [r4, #0]
 800b828:	e7f6      	b.n	800b818 <_printf_i+0x194>
 800b82a:	4616      	mov	r6, r2
 800b82c:	e7bd      	b.n	800b7aa <_printf_i+0x126>
 800b82e:	6833      	ldr	r3, [r6, #0]
 800b830:	6825      	ldr	r5, [r4, #0]
 800b832:	6961      	ldr	r1, [r4, #20]
 800b834:	1d18      	adds	r0, r3, #4
 800b836:	6030      	str	r0, [r6, #0]
 800b838:	062e      	lsls	r6, r5, #24
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	d501      	bpl.n	800b842 <_printf_i+0x1be>
 800b83e:	6019      	str	r1, [r3, #0]
 800b840:	e002      	b.n	800b848 <_printf_i+0x1c4>
 800b842:	0668      	lsls	r0, r5, #25
 800b844:	d5fb      	bpl.n	800b83e <_printf_i+0x1ba>
 800b846:	8019      	strh	r1, [r3, #0]
 800b848:	2300      	movs	r3, #0
 800b84a:	6123      	str	r3, [r4, #16]
 800b84c:	4616      	mov	r6, r2
 800b84e:	e7bc      	b.n	800b7ca <_printf_i+0x146>
 800b850:	6833      	ldr	r3, [r6, #0]
 800b852:	1d1a      	adds	r2, r3, #4
 800b854:	6032      	str	r2, [r6, #0]
 800b856:	681e      	ldr	r6, [r3, #0]
 800b858:	6862      	ldr	r2, [r4, #4]
 800b85a:	2100      	movs	r1, #0
 800b85c:	4630      	mov	r0, r6
 800b85e:	f7f4 fcbf 	bl	80001e0 <memchr>
 800b862:	b108      	cbz	r0, 800b868 <_printf_i+0x1e4>
 800b864:	1b80      	subs	r0, r0, r6
 800b866:	6060      	str	r0, [r4, #4]
 800b868:	6863      	ldr	r3, [r4, #4]
 800b86a:	6123      	str	r3, [r4, #16]
 800b86c:	2300      	movs	r3, #0
 800b86e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b872:	e7aa      	b.n	800b7ca <_printf_i+0x146>
 800b874:	6923      	ldr	r3, [r4, #16]
 800b876:	4632      	mov	r2, r6
 800b878:	4649      	mov	r1, r9
 800b87a:	4640      	mov	r0, r8
 800b87c:	47d0      	blx	sl
 800b87e:	3001      	adds	r0, #1
 800b880:	d0ad      	beq.n	800b7de <_printf_i+0x15a>
 800b882:	6823      	ldr	r3, [r4, #0]
 800b884:	079b      	lsls	r3, r3, #30
 800b886:	d413      	bmi.n	800b8b0 <_printf_i+0x22c>
 800b888:	68e0      	ldr	r0, [r4, #12]
 800b88a:	9b03      	ldr	r3, [sp, #12]
 800b88c:	4298      	cmp	r0, r3
 800b88e:	bfb8      	it	lt
 800b890:	4618      	movlt	r0, r3
 800b892:	e7a6      	b.n	800b7e2 <_printf_i+0x15e>
 800b894:	2301      	movs	r3, #1
 800b896:	4632      	mov	r2, r6
 800b898:	4649      	mov	r1, r9
 800b89a:	4640      	mov	r0, r8
 800b89c:	47d0      	blx	sl
 800b89e:	3001      	adds	r0, #1
 800b8a0:	d09d      	beq.n	800b7de <_printf_i+0x15a>
 800b8a2:	3501      	adds	r5, #1
 800b8a4:	68e3      	ldr	r3, [r4, #12]
 800b8a6:	9903      	ldr	r1, [sp, #12]
 800b8a8:	1a5b      	subs	r3, r3, r1
 800b8aa:	42ab      	cmp	r3, r5
 800b8ac:	dcf2      	bgt.n	800b894 <_printf_i+0x210>
 800b8ae:	e7eb      	b.n	800b888 <_printf_i+0x204>
 800b8b0:	2500      	movs	r5, #0
 800b8b2:	f104 0619 	add.w	r6, r4, #25
 800b8b6:	e7f5      	b.n	800b8a4 <_printf_i+0x220>
 800b8b8:	0800baad 	.word	0x0800baad
 800b8bc:	0800babe 	.word	0x0800babe

0800b8c0 <memmove>:
 800b8c0:	4288      	cmp	r0, r1
 800b8c2:	b510      	push	{r4, lr}
 800b8c4:	eb01 0402 	add.w	r4, r1, r2
 800b8c8:	d902      	bls.n	800b8d0 <memmove+0x10>
 800b8ca:	4284      	cmp	r4, r0
 800b8cc:	4623      	mov	r3, r4
 800b8ce:	d807      	bhi.n	800b8e0 <memmove+0x20>
 800b8d0:	1e43      	subs	r3, r0, #1
 800b8d2:	42a1      	cmp	r1, r4
 800b8d4:	d008      	beq.n	800b8e8 <memmove+0x28>
 800b8d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8da:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8de:	e7f8      	b.n	800b8d2 <memmove+0x12>
 800b8e0:	4402      	add	r2, r0
 800b8e2:	4601      	mov	r1, r0
 800b8e4:	428a      	cmp	r2, r1
 800b8e6:	d100      	bne.n	800b8ea <memmove+0x2a>
 800b8e8:	bd10      	pop	{r4, pc}
 800b8ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b8f2:	e7f7      	b.n	800b8e4 <memmove+0x24>

0800b8f4 <memcpy>:
 800b8f4:	440a      	add	r2, r1
 800b8f6:	4291      	cmp	r1, r2
 800b8f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b8fc:	d100      	bne.n	800b900 <memcpy+0xc>
 800b8fe:	4770      	bx	lr
 800b900:	b510      	push	{r4, lr}
 800b902:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b906:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b90a:	4291      	cmp	r1, r2
 800b90c:	d1f9      	bne.n	800b902 <memcpy+0xe>
 800b90e:	bd10      	pop	{r4, pc}

0800b910 <_realloc_r>:
 800b910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b914:	4607      	mov	r7, r0
 800b916:	4614      	mov	r4, r2
 800b918:	460d      	mov	r5, r1
 800b91a:	b921      	cbnz	r1, 800b926 <_realloc_r+0x16>
 800b91c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b920:	4611      	mov	r1, r2
 800b922:	f7ff bbad 	b.w	800b080 <_malloc_r>
 800b926:	b92a      	cbnz	r2, 800b934 <_realloc_r+0x24>
 800b928:	f7ff fc9c 	bl	800b264 <_free_r>
 800b92c:	4625      	mov	r5, r4
 800b92e:	4628      	mov	r0, r5
 800b930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b934:	f000 f81a 	bl	800b96c <_malloc_usable_size_r>
 800b938:	4284      	cmp	r4, r0
 800b93a:	4606      	mov	r6, r0
 800b93c:	d802      	bhi.n	800b944 <_realloc_r+0x34>
 800b93e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b942:	d8f4      	bhi.n	800b92e <_realloc_r+0x1e>
 800b944:	4621      	mov	r1, r4
 800b946:	4638      	mov	r0, r7
 800b948:	f7ff fb9a 	bl	800b080 <_malloc_r>
 800b94c:	4680      	mov	r8, r0
 800b94e:	b908      	cbnz	r0, 800b954 <_realloc_r+0x44>
 800b950:	4645      	mov	r5, r8
 800b952:	e7ec      	b.n	800b92e <_realloc_r+0x1e>
 800b954:	42b4      	cmp	r4, r6
 800b956:	4622      	mov	r2, r4
 800b958:	4629      	mov	r1, r5
 800b95a:	bf28      	it	cs
 800b95c:	4632      	movcs	r2, r6
 800b95e:	f7ff ffc9 	bl	800b8f4 <memcpy>
 800b962:	4629      	mov	r1, r5
 800b964:	4638      	mov	r0, r7
 800b966:	f7ff fc7d 	bl	800b264 <_free_r>
 800b96a:	e7f1      	b.n	800b950 <_realloc_r+0x40>

0800b96c <_malloc_usable_size_r>:
 800b96c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b970:	1f18      	subs	r0, r3, #4
 800b972:	2b00      	cmp	r3, #0
 800b974:	bfbc      	itt	lt
 800b976:	580b      	ldrlt	r3, [r1, r0]
 800b978:	18c0      	addlt	r0, r0, r3
 800b97a:	4770      	bx	lr

0800b97c <_init>:
 800b97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b97e:	bf00      	nop
 800b980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b982:	bc08      	pop	{r3}
 800b984:	469e      	mov	lr, r3
 800b986:	4770      	bx	lr

0800b988 <_fini>:
 800b988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b98a:	bf00      	nop
 800b98c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b98e:	bc08      	pop	{r3}
 800b990:	469e      	mov	lr, r3
 800b992:	4770      	bx	lr
