/*part2
module lab1 (SW, LEDR);
input [17:0]SW;
output [17:0] LEDR;
assign LEDR = SW;
endmodule*/

/*part3
module lab1 (SW,LEDR);
input [9:0] SW;
output [3:0] LEDR;
assign LEDR[3] = (~SW[9] & SW[3]) | (SW[9] & SW[7]); 
assign LEDR[2] = (~SW[9] & SW[2]) | (SW[9] & SW[6]); 
assign LEDR[1] = (~SW[9] & SW[1]) | (SW[9] & SW[5]);
assign LEDR[0] = (~SW[9] & SW[0]) | (SW[9] & SW[4]);  
endmodule
problem: LEDR9~4 light half??*/

/*part4*/
module lab1 (SW,HEX0);
input [3:0] SW;
output [6:0] HEX0;
