{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 02:57:09 2020 " "Info: Processing started: Sun Oct 18 02:57:09 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chetrazrRegSdvigAsincSbros -c chetrazrRegSdvigAsincSbros " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off chetrazrRegSdvigAsincSbros -c chetrazrRegSdvigAsincSbros" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chetrazrRegSdvigAsincSbros.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chetrazrRegSdvigAsincSbros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chetrazrRegSdvigAsincSbros-behav " "Info: Found design unit 1: chetrazrRegSdvigAsincSbros-behav" {  } { { "chetrazrRegSdvigAsincSbros.vhd" "" { Text "Z:/chetrazrRegSdvigAsincSbros/chetrazrRegSdvigAsincSbros.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 chetrazrRegSdvigAsincSbros " "Info: Found entity 1: chetrazrRegSdvigAsincSbros" {  } { { "chetrazrRegSdvigAsincSbros.vhd" "" { Text "Z:/chetrazrRegSdvigAsincSbros/chetrazrRegSdvigAsincSbros.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "chetrazrRegSdvigAsincSbros " "Info: Elaborating entity \"chetrazrRegSdvigAsincSbros\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 02:57:09 2020 " "Info: Processing ended: Sun Oct 18 02:57:09 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
