# ECEN-489-Final-Project
Improving AES algorithm using pipelining in Verilog

All original AES was not ours, provided by our professor at the provided link:
https://github.com/secworks/aes/tree/master/src/rtl
