Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,242
design__instance__area,1000.96
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 172.04 55.76
design__core__bbox,5.52 10.88 166.52 43.52
design__io,213
design__die__area,9592.95
design__core__area,5255.04
design__instance__count__stdcell,326
design__instance__area__stdcell,1106.06
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.210476
design__instance__utilization__stdcell,0.210476
design__rows,12
design__rows:unithd,12
design__sites,4200
design__sites:unithd,4200
design__instance__count__class:buffer,105
design__instance__area__class:buffer,395.379
design__instance__count__class:multi_input_combinational_cell,1
design__instance__area__class:multi_input_combinational_cell,3.7536
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,14470.6
design__violations,0
design__instance__count__class:clock_buffer,1
design__instance__area__class:clock_buffer,3.7536
design__instance__count__class:timing_repair_buffer,104
design__instance__area__class:timing_repair_buffer,520.499
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,31
design__instance__count__class:antenna_cell,31
design__instance__area__class:antenna_cell,77.5744
route__net,316
route__net__special,2
route__drc_errors__iter:0,51
route__wirelength__iter:0,14786
route__drc_errors__iter:1,26
route__wirelength__iter:1,14729
route__drc_errors__iter:2,18
route__wirelength__iter:2,14755
route__drc_errors__iter:3,0
route__wirelength__iter:3,14751
route__drc_errors,0
route__wirelength,14751
route__vias,1279
route__vias__singlecut,1279
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,130.29
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000155419
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000138527
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000223443
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000138527
design_powergrid__voltage__worst,0.0000138527
design_powergrid__voltage__worst__net:VPWR,1.79998
design_powergrid__drop__worst,0.0000155419
design_powergrid__drop__worst__net:VPWR,0.0000155419
design_powergrid__voltage__worst__net:VGND,0.0000138527
design_powergrid__drop__worst__net:VGND,0.0000138527
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000262999999999999980687215121732958067468644003383815288543701171875
ir__drop__worst,0.00001550000000000000067502427258947506061304011382162570953369140625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
