`timescale 1ps / 1ps
module module_0 (
    input id_1,
    id_2,
    id_3,
    id_4,
    input logic id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  always @(posedge 1'b0 or posedge 1'h0) begin
    id_5[id_1] <= id_5;
  end
endmodule
