#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27756e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2775360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x279bf60 .functor NOT 1, L_0x27c6500, C4<0>, C4<0>, C4<0>;
L_0x27c62e0 .functor XOR 2, L_0x27c61a0, L_0x27c6240, C4<00>, C4<00>;
L_0x27c63f0 .functor XOR 2, L_0x27c62e0, L_0x27c6350, C4<00>, C4<00>;
v0x27c3430_0 .net "Y1_dut", 0 0, L_0x27c5390;  1 drivers
v0x27c34f0_0 .net "Y1_ref", 0 0, L_0x2779a50;  1 drivers
v0x27c3590_0 .net "Y3_dut", 0 0, L_0x27c5d00;  1 drivers
v0x27c3660_0 .net "Y3_ref", 0 0, L_0x27c4ac0;  1 drivers
v0x27c3730_0 .net *"_ivl_10", 1 0, L_0x27c6350;  1 drivers
v0x27c3820_0 .net *"_ivl_12", 1 0, L_0x27c63f0;  1 drivers
v0x27c38c0_0 .net *"_ivl_2", 1 0, L_0x27c6100;  1 drivers
v0x27c3980_0 .net *"_ivl_4", 1 0, L_0x27c61a0;  1 drivers
v0x27c3a60_0 .net *"_ivl_6", 1 0, L_0x27c6240;  1 drivers
v0x27c3b40_0 .net *"_ivl_8", 1 0, L_0x27c62e0;  1 drivers
v0x27c3c20_0 .var "clk", 0 0;
v0x27c3cc0_0 .var/2u "stats1", 223 0;
v0x27c3d80_0 .var/2u "strobe", 0 0;
v0x27c3e40_0 .net "tb_match", 0 0, L_0x27c6500;  1 drivers
v0x27c3f10_0 .net "tb_mismatch", 0 0, L_0x279bf60;  1 drivers
v0x27c3fb0_0 .net "w", 0 0, v0x27c17b0_0;  1 drivers
v0x27c4050_0 .net "y", 5 0, v0x27c1850_0;  1 drivers
L_0x27c6100 .concat [ 1 1 0 0], L_0x27c4ac0, L_0x2779a50;
L_0x27c61a0 .concat [ 1 1 0 0], L_0x27c4ac0, L_0x2779a50;
L_0x27c6240 .concat [ 1 1 0 0], L_0x27c5d00, L_0x27c5390;
L_0x27c6350 .concat [ 1 1 0 0], L_0x27c4ac0, L_0x2779a50;
L_0x27c6500 .cmp/eeq 2, L_0x27c6100, L_0x27c63f0;
S_0x278de80 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2775360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x2779a50 .functor AND 1, L_0x27c4270, v0x27c17b0_0, C4<1>, C4<1>;
L_0x278eb50 .functor OR 1, L_0x27c4430, L_0x27c44d0, C4<0>, C4<0>;
L_0x279bfd0 .functor OR 1, L_0x278eb50, L_0x27c45f0, C4<0>, C4<0>;
L_0x27c4910 .functor OR 1, L_0x279bfd0, L_0x27c4760, C4<0>, C4<0>;
L_0x27c4a50 .functor NOT 1, v0x27c17b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c4ac0 .functor AND 1, L_0x27c4910, L_0x27c4a50, C4<1>, C4<1>;
v0x279c0d0_0 .net "Y1", 0 0, L_0x2779a50;  alias, 1 drivers
v0x279c170_0 .net "Y3", 0 0, L_0x27c4ac0;  alias, 1 drivers
v0x2779b60_0 .net *"_ivl_1", 0 0, L_0x27c4270;  1 drivers
v0x2779c30_0 .net *"_ivl_11", 0 0, L_0x27c45f0;  1 drivers
v0x27c07c0_0 .net *"_ivl_12", 0 0, L_0x279bfd0;  1 drivers
v0x27c08f0_0 .net *"_ivl_15", 0 0, L_0x27c4760;  1 drivers
v0x27c09d0_0 .net *"_ivl_16", 0 0, L_0x27c4910;  1 drivers
v0x27c0ab0_0 .net *"_ivl_18", 0 0, L_0x27c4a50;  1 drivers
v0x27c0b90_0 .net *"_ivl_5", 0 0, L_0x27c4430;  1 drivers
v0x27c0d00_0 .net *"_ivl_7", 0 0, L_0x27c44d0;  1 drivers
v0x27c0de0_0 .net *"_ivl_8", 0 0, L_0x278eb50;  1 drivers
v0x27c0ec0_0 .net "w", 0 0, v0x27c17b0_0;  alias, 1 drivers
v0x27c0f80_0 .net "y", 5 0, v0x27c1850_0;  alias, 1 drivers
L_0x27c4270 .part v0x27c1850_0, 0, 1;
L_0x27c4430 .part v0x27c1850_0, 1, 1;
L_0x27c44d0 .part v0x27c1850_0, 2, 1;
L_0x27c45f0 .part v0x27c1850_0, 4, 1;
L_0x27c4760 .part v0x27c1850_0, 5, 1;
S_0x27c10e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2775360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x27c1340_0 .net "clk", 0 0, v0x27c3c20_0;  1 drivers
v0x27c1420_0 .var/2s "errored1", 31 0;
v0x27c1500_0 .var/2s "onehot_error", 31 0;
v0x27c15c0_0 .net "tb_match", 0 0, L_0x27c6500;  alias, 1 drivers
v0x27c1680_0 .var/2s "temp", 31 0;
v0x27c17b0_0 .var "w", 0 0;
v0x27c1850_0 .var "y", 5 0;
E_0x27883d0/0 .event negedge, v0x27c1340_0;
E_0x27883d0/1 .event posedge, v0x27c1340_0;
E_0x27883d0 .event/or E_0x27883d0/0, E_0x27883d0/1;
S_0x27c1950 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2775360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x27c4d00 .functor NOT 1, v0x27c17b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c4d70 .functor AND 1, L_0x27c4c60, L_0x27c4d00, C4<1>, C4<1>;
L_0x27c4f20 .functor AND 1, L_0x27c4e80, v0x27c17b0_0, C4<1>, C4<1>;
L_0x27c4fe0 .functor OR 1, L_0x27c4d70, L_0x27c4f20, C4<0>, C4<0>;
L_0x27c51c0 .functor AND 1, L_0x27c5120, v0x27c17b0_0, C4<1>, C4<1>;
L_0x27c5390 .functor OR 1, L_0x27c4fe0, L_0x27c51c0, C4<0>, C4<0>;
L_0x27c5600 .functor NOT 1, v0x27c17b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c5670 .functor AND 1, L_0x27c5530, L_0x27c5600, C4<1>, C4<1>;
L_0x27c5870 .functor AND 1, L_0x27c57d0, v0x27c17b0_0, C4<1>, C4<1>;
L_0x27c5930 .functor OR 1, L_0x27c5670, L_0x27c5870, C4<0>, C4<0>;
L_0x27c5b80 .functor AND 1, L_0x27c5aa0, v0x27c17b0_0, C4<1>, C4<1>;
L_0x27c5bf0 .functor OR 1, L_0x27c5930, L_0x27c5b80, C4<0>, C4<0>;
L_0x27c5e10 .functor NOT 1, v0x27c17b0_0, C4<0>, C4<0>, C4<0>;
L_0x27c5e80 .functor AND 1, L_0x27c5d70, L_0x27c5e10, C4<1>, C4<1>;
L_0x27c5d00 .functor OR 1, L_0x27c5bf0, L_0x27c5e80, C4<0>, C4<0>;
v0x27c1bf0_0 .net "Y1", 0 0, L_0x27c5390;  alias, 1 drivers
v0x27c1cb0_0 .net "Y3", 0 0, L_0x27c5d00;  alias, 1 drivers
v0x27c1d70_0 .net *"_ivl_1", 0 0, L_0x27c4c60;  1 drivers
v0x27c1e60_0 .net *"_ivl_10", 0 0, L_0x27c4fe0;  1 drivers
v0x27c1f40_0 .net *"_ivl_13", 0 0, L_0x27c5120;  1 drivers
v0x27c2070_0 .net *"_ivl_14", 0 0, L_0x27c51c0;  1 drivers
v0x27c2150_0 .net *"_ivl_19", 0 0, L_0x27c5530;  1 drivers
v0x27c2230_0 .net *"_ivl_2", 0 0, L_0x27c4d00;  1 drivers
v0x27c2310_0 .net *"_ivl_20", 0 0, L_0x27c5600;  1 drivers
v0x27c2480_0 .net *"_ivl_22", 0 0, L_0x27c5670;  1 drivers
v0x27c2560_0 .net *"_ivl_25", 0 0, L_0x27c57d0;  1 drivers
v0x27c2640_0 .net *"_ivl_26", 0 0, L_0x27c5870;  1 drivers
v0x27c2720_0 .net *"_ivl_28", 0 0, L_0x27c5930;  1 drivers
v0x27c2800_0 .net *"_ivl_31", 0 0, L_0x27c5aa0;  1 drivers
v0x27c28e0_0 .net *"_ivl_32", 0 0, L_0x27c5b80;  1 drivers
v0x27c29c0_0 .net *"_ivl_34", 0 0, L_0x27c5bf0;  1 drivers
v0x27c2aa0_0 .net *"_ivl_37", 0 0, L_0x27c5d70;  1 drivers
v0x27c2b80_0 .net *"_ivl_38", 0 0, L_0x27c5e10;  1 drivers
v0x27c2c60_0 .net *"_ivl_4", 0 0, L_0x27c4d70;  1 drivers
v0x27c2d40_0 .net *"_ivl_40", 0 0, L_0x27c5e80;  1 drivers
v0x27c2e20_0 .net *"_ivl_7", 0 0, L_0x27c4e80;  1 drivers
v0x27c2f00_0 .net *"_ivl_8", 0 0, L_0x27c4f20;  1 drivers
v0x27c2fe0_0 .net "w", 0 0, v0x27c17b0_0;  alias, 1 drivers
v0x27c3080_0 .net "y", 5 0, v0x27c1850_0;  alias, 1 drivers
L_0x27c4c60 .part v0x27c1850_0, 0, 1;
L_0x27c4e80 .part v0x27c1850_0, 1, 1;
L_0x27c5120 .part v0x27c1850_0, 5, 1;
L_0x27c5530 .part v0x27c1850_0, 1, 1;
L_0x27c57d0 .part v0x27c1850_0, 2, 1;
L_0x27c5aa0 .part v0x27c1850_0, 3, 1;
L_0x27c5d70 .part v0x27c1850_0, 5, 1;
S_0x27c3210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2775360;
 .timescale -12 -12;
E_0x2787f20 .event anyedge, v0x27c3d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27c3d80_0;
    %nor/r;
    %assign/vec4 v0x27c3d80_0, 0;
    %wait E_0x2787f20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c10e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1500_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27c10e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27883d0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27c1850_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c17b0_0, 0;
    %load/vec4 v0x27c15c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c1500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c1500_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c1420_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27883d0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x27c1680_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x27c1680_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x27c1680_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x27c1680_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x27c1680_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x27c1680_0;
    %pad/s 6;
    %assign/vec4 v0x27c1850_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c17b0_0, 0;
    %load/vec4 v0x27c15c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c1420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c1420_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27c1500_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27c1420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x27c1500_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x27c1420_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2775360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27c3d80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2775360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27c3c20_0;
    %inv;
    %store/vec4 v0x27c3c20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2775360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c1340_0, v0x27c3f10_0, v0x27c4050_0, v0x27c3fb0_0, v0x27c34f0_0, v0x27c3430_0, v0x27c3660_0, v0x27c3590_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2775360;
T_6 ;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2775360;
T_7 ;
    %wait E_0x27883d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c3cc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
    %load/vec4 v0x27c3e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c3cc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27c34f0_0;
    %load/vec4 v0x27c34f0_0;
    %load/vec4 v0x27c3430_0;
    %xor;
    %load/vec4 v0x27c34f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27c3660_0;
    %load/vec4 v0x27c3660_0;
    %load/vec4 v0x27c3590_0;
    %xor;
    %load/vec4 v0x27c3660_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27c3cc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27c3cc0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/2012_q2b/iter1/response0/top_module.sv";
