# Generated by Yosys 0.53+11 (git sha1 55bd950af, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -O3)

.model top
.inputs clk
.outputs LED TX
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=TX_SB_LUT4_O_I3 O=TX
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESS C=clk_9600 D=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D E=transmitter.state_SB_DFFESR_Q_1_D[1] Q=TX_SB_LUT4_O_I3 S=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.buf_tx[0] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3 O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_CARRY CI=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI CO=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3 I0=transmitter.bits_sent[7] I1=$true
.attr src "uart_tx.v:89.21-89.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI I0=transmitter.bits_sent[6] I1=$true
.attr src "uart_tx.v:89.21-89.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI CO=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=transmitter.bits_sent[5] I1=$true
.attr src "uart_tx.v:89.21-89.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=transmitter.bits_sent[3] CO=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI I0=transmitter.bits_sent[4] I1=$true
.attr src "uart_tx.v:89.21-89.37|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3 O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=transmitter.state[1] I2=transmitter.state[0] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3 O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100001111
.gate SB_LUT4 I0=$false I1=cnt[5] I2=cnt[4] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_O_I3[2] O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=cnt[8] I2=cnt[7] I3=cnt[6] O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_DFFE C=clk D=clk_9600_SB_DFFE_Q_D E=clk_9600_SB_DFFE_Q_E Q=clk_9600
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=clk_9600 O=clk_9600_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=cntr_9600[26] I1=cntr_9600[25] I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[2] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[3] O=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cntr_9600[11] I1=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] I2=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=cntr_9600[27] I2=cntr_9600[24] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=cntr_9600[19] I1=cntr_9600[18] I2=cntr_9600[17] I3=cntr_9600[16] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[23] I1=cntr_9600[22] I2=cntr_9600[21] I3=cntr_9600[20] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[31] I1=cntr_9600[30] I2=cntr_9600[29] I3=cntr_9600[28] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cntr_9600[10] I1=cntr_9600[9] I2=cntr_9600[8] I3=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010000000000
.gate SB_LUT4 I0=cntr_9600[3] I1=cntr_9600[2] I2=cntr_9600[1] I3=cntr_9600[0] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cntr_9600[7] I1=cntr_9600[6] I2=cntr_9600[5] I3=cntr_9600[4] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=cntr_9600[15] I1=cntr_9600[14] I2=cntr_9600[13] I3=cntr_9600[12] O=clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_D E=transmitter.txdone Q=cnt[8] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_1_D E=transmitter.txdone Q=cnt[7] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[7] I3=cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=cnt[6]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_2_D E=transmitter.txdone Q=cnt[6] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[6] I3=cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=cnt[5]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_3_D E=transmitter.txdone Q=cnt[5] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[5] I3=cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=cnt[4]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_4_D E=transmitter.txdone Q=cnt[4] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[4] I3=cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=cnt[3]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_5_D E=transmitter.txdone Q=cnt[3] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[3] I3=cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=cnt[2]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_6_D E=transmitter.txdone Q=cnt[2] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[2] I3=cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt[0] CO=cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=cnt[1]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_7_D[2] E=transmitter.txdone Q=cnt[1] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=cnt[1] I3=cnt[0] O=cnt_SB_DFFESR_Q_7_D[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_DFFESR C=clk_9600 D=cnt_SB_DFFESR_Q_8_D E=transmitter.txdone Q=cnt[0] R=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cnt[0] O=cnt_SB_DFFESR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=cnt[8] I3=cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=cnt[7]
.attr src "top.v:89.24-89.31|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cnt_SB_DFFESR_Q_R_SB_LUT4_O_I2[0] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[1] O=cnt_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=cnt_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_D Q=cntr_9600[31] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_1_D Q=cntr_9600[30] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_10_D Q=cntr_9600[21] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[21] I3=cntr_9600_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[20]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_11_D Q=cntr_9600[20] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[20] I3=cntr_9600_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[19]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_12_D Q=cntr_9600[19] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[19] I3=cntr_9600_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[18]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_13_D Q=cntr_9600[18] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[18] I3=cntr_9600_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_13_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[17]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_14_D Q=cntr_9600[17] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[17] I3=cntr_9600_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[16]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_15_D Q=cntr_9600[16] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[16] I3=cntr_9600_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_15_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[15]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_16_D Q=cntr_9600[15] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[15] I3=cntr_9600_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_16_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_16_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[14]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_17_D Q=cntr_9600[14] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[14] I3=cntr_9600_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_17_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[13]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_18_D Q=cntr_9600[13] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[13] I3=cntr_9600_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_18_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_18_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[12]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_19_D Q=cntr_9600[12] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[12] I3=cntr_9600_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_19_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[11]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[30] I3=cntr_9600_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[29]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_2_D Q=cntr_9600[29] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_20_D Q=cntr_9600[11] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[11] I3=cntr_9600_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_20_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[10]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_21_D Q=cntr_9600[10] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[10] I3=cntr_9600_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_21_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_21_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[9]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_22_D Q=cntr_9600[9] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[9] I3=cntr_9600_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_22_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[8]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_23_D Q=cntr_9600[8] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[8] I3=cntr_9600_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_23_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_23_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[7]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_24_D Q=cntr_9600[7] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[7] I3=cntr_9600_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_24_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_24_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[6]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_25_D Q=cntr_9600[6] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[6] I3=cntr_9600_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_25_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_25_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[5]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_26_D Q=cntr_9600[5] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[5] I3=cntr_9600_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_26_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_26_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[4]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_27_D Q=cntr_9600[4] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[4] I3=cntr_9600_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_27_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_27_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[3]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_28_D Q=cntr_9600[3] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[3] I3=cntr_9600_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_28_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_28_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[2]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_29_D Q=cntr_9600[2] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[2] I3=cntr_9600_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_29_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600[0] CO=cntr_9600_SB_DFFSR_Q_29_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[1]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[29] I3=cntr_9600_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[28]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_3_D Q=cntr_9600[28] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_30_D Q=cntr_9600[1] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[1] I3=cntr_9600[0] O=cntr_9600_SB_DFFSR_Q_30_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_31_D Q=cntr_9600[0] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=cntr_9600[0] O=cntr_9600_SB_DFFSR_Q_31_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[28] I3=cntr_9600_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[27]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_4_D Q=cntr_9600[27] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[27] I3=cntr_9600_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[26]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_5_D Q=cntr_9600[26] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[26] I3=cntr_9600_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[25]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_6_D Q=cntr_9600[25] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[25] I3=cntr_9600_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[24]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_7_D Q=cntr_9600[24] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[24] I3=cntr_9600_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[23]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_8_D Q=cntr_9600[23] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[23] I3=cntr_9600_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[22]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=cntr_9600_SB_DFFSR_Q_9_D Q=cntr_9600[22] R=clk_9600_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:64.5-78.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[22] I3=cntr_9600_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_10_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[21]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=cntr_9600[31] I3=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3 O=cntr_9600_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cntr_9600_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=cntr_9600_SB_DFFSR_Q_D_SB_LUT4_O_I3 I0=$false I1=cntr_9600[30]
.attr src "top.v:66.22-66.35|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk_9600 D=ledval_SB_DFF_Q_D Q=ledval
.attr module_not_derived 00000000000000000000000000000001
.attr src "top.v:83.5-92.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=ledval O=ledval_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[7] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_1_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[6] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[6] I3=transmitter.bits_sent_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 CO=transmitter.bits_sent_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[5]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_2_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[5] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[5] I3=transmitter.bits_sent_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 CO=transmitter.bits_sent_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[4]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_3_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[4] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[4] I3=transmitter.bits_sent_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 CO=transmitter.bits_sent_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[3]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_4_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[3] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[3] I3=transmitter.bits_sent_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 CO=transmitter.bits_sent_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[2]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_5_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[2] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[2] I3=transmitter.bits_sent_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent[0] CO=transmitter.bits_sent_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[1]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_6_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[1] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[1] I3=transmitter.bits_sent[0] O=transmitter.bits_sent_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk_9600 D=transmitter.bits_sent_SB_DFFESR_Q_7_D E=transmitter.bits_sent_SB_DFFESR_Q_E Q=transmitter.bits_sent[0] R=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.bits_sent[0] O=transmitter.bits_sent_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.bits_sent[7] I3=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=transmitter.bits_sent_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.bits_sent_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 CO=transmitter.bits_sent_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=transmitter.bits_sent[6]
.attr src "uart_tx.v:92.33-92.46|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk_9600 D=transmitter.buf_tx_SB_DFFESR_Q_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[6] R=transmitter.buf_tx_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=cnt[3] I2=cnt[2] I3=cnt_SB_DFFESR_Q_7_D[2] O=transmitter.buf_tx_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100111111
.gate SB_LUT4 I0=$false I1=$false I2=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I3=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[1] O=transmitter.buf_tx_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011111001110001
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_1_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=transmitter.buf_tx[5] I1=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I2=transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100001000000000
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_2_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=transmitter.buf_tx[4] I2=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I3=transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2] O=transmitter.buf_tx_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111100001100
.gate SB_LUT4 I0=cnt[2] I1=cnt[1] I2=transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011010010
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000010111011
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_3_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=transmitter.buf_tx[3] I1=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I2=transmitter.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101001001001
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_4_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=transmitter.buf_tx[2] I1=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I2=transmitter.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011010111111001
.gate SB_DFFE C=clk_9600 D=transmitter.buf_tx_SB_DFFE_Q_5_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O Q=transmitter.buf_tx[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=transmitter.buf_tx[1] I1=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I2=transmitter.buf_tx_SB_DFFESR_Q_R[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001000101111
.gate SB_LUT4 I0=transmitter.buf_tx[6] I1=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] I2=transmitter.buf_tx_SB_DFFE_Q_D_SB_LUT4_O_I2[2] I3=transmitter.buf_tx_SB_DFFESR_Q_R[3] O=transmitter.buf_tx_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=cnt[3] I1=cnt[2] I2=cnt[1] I3=cnt[0] O=transmitter.buf_tx_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0111011101111110
.gate SB_DFFESR C=clk_9600 D=transmitter.state_SB_DFFESR_Q_D E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=transmitter.state[0] R=transmitter.txdone_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk_9600 D=transmitter.state_SB_DFFESR_Q_1_D[1] E=TX_SB_LUT4_O_I3_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O Q=transmitter.state[1] R=transmitter.txdone_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[1] I3=transmitter.state[0] O=transmitter.state_SB_DFFESR_Q_1_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111110000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=transmitter.state[0] O=transmitter.state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[1] I3=transmitter.state[0] O=TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[1] I3=transmitter.state[0] O=transmitter.bits_sent_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFE C=clk_9600 D=transmitter.txdone_SB_DFFE_Q_D E=transmitter.txdone_SB_DFFE_Q_E Q=transmitter.txdone
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:37.5-111.8|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[1] I3=transmitter.state[0] O=transmitter.txdone_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[1] I3=transmitter.state[0] O=transmitter.txdone_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000001111
.names transmitter.buf_tx[5] transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I2[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[3] transmitter.buf_tx_SB_DFFE_Q_1_D_SB_LUT4_O_I2[3]
1 1
.names cnt[5] TX_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_O_I3[0]
1 1
.names cnt[4] TX_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_O_I3[1]
1 1
.names cnt[2] transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names cnt[1] transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[3] transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names cntr_9600[10] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0]
1 1
.names cntr_9600[9] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
1 1
.names cntr_9600[8] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
1 1
.names transmitter.buf_tx[1] transmitter.buf_tx_SB_DFFESR_Q_R[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFESR_Q_R[1]
1 1
.names cntr_9600[11] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names transmitter.buf_tx[6] transmitter.buf_tx_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[3] transmitter.buf_tx_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
1 1
.names cntr_9600[26] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
1 1
.names cntr_9600[25] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
1 1
.names cntr_9600[27] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
1 1
.names cntr_9600[24] clk_9600_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
1 1
.names transmitter.buf_tx[4] transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFE_Q_2_D_SB_LUT4_O_I3[1]
1 1
.names transmitter.buf_tx[3] transmitter.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[3] transmitter.buf_tx_SB_DFFE_Q_3_D_SB_LUT4_O_I2[3]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[1] cnt_SB_DFFESR_Q_R_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx[2] transmitter.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O_I2[0]
1 1
.names TX_SB_LUT4_O_I3_SB_DFFESS_Q_S[0] transmitter.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
1 1
.names transmitter.buf_tx_SB_DFFESR_Q_R[3] transmitter.buf_tx_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
1 1
.names cnt[3] cnt_SB_DFFESR_Q_7_D[0]
1 1
.names cnt[2] cnt_SB_DFFESR_Q_7_D[1]
1 1
.names ledval LED
1 1
.names $false transmitter.buf_tx[7]
1 1
.names clk_9600 transmitter.clk
1 1
.names $true transmitter.senddata
1 1
.names $false transmitter.state[2]
1 1
.names $false transmitter.state[3]
1 1
.names $false transmitter.state[4]
1 1
.names $false transmitter.state[5]
1 1
.names $false transmitter.state[6]
1 1
.names $false transmitter.state[7]
1 1
.names TX transmitter.tx
1 1
.names TX transmitter.txbit
1 1
.names $undef transmitter.txbyte[6]
1 1
.names $false transmitter.txbyte[7]
1 1
.names $true uart_send
1 1
.names transmitter.txbyte[0] uart_txbyte[0]
1 1
.names transmitter.txbyte[1] uart_txbyte[1]
1 1
.names transmitter.txbyte[2] uart_txbyte[2]
1 1
.names transmitter.txbyte[3] uart_txbyte[3]
1 1
.names transmitter.txbyte[4] uart_txbyte[4]
1 1
.names transmitter.txbyte[5] uart_txbyte[5]
1 1
.names $undef uart_txbyte[6]
1 1
.names $false uart_txbyte[7]
1 1
.names transmitter.txdone uart_txed
1 1
.end
