// Seed: 1992311685
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4
);
  initial begin
    id_3 <= 1;
  end
endmodule
