#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 25 10:51:27 2025
# Process ID: 531487
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.996 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 531553
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.289 ; gain = 239.832 ; free physical = 40567 ; free virtual = 214839
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.642; parent = 2372.450; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.332; parent = 3040.262; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3108.227 ; gain = 310.770 ; free physical = 40477 ; free virtual = 214750
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.642; parent = 2372.450; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4081.301; parent = 3108.230; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.039 ; gain = 328.582 ; free physical = 40479 ; free virtual = 214752
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.642; parent = 2372.450; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.113; parent = 3126.043; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.039 ; gain = 328.582 ; free physical = 40487 ; free virtual = 214760
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.642; parent = 2372.450; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4099.113; parent = 3126.043; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.039 ; gain = 0.000 ; free physical = 40487 ; free virtual = 214760
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.758 ; gain = 0.000 ; free physical = 40493 ; free virtual = 214766
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3290.758 ; gain = 0.000 ; free physical = 40493 ; free virtual = 214766
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.758 ; gain = 493.301 ; free physical = 40527 ; free virtual = 214800
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.687; parent = 2381.495; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.816; parent = 3258.746; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.758 ; gain = 493.301 ; free physical = 40527 ; free virtual = 214800
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.687; parent = 2381.495; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.816; parent = 3258.746; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.758 ; gain = 493.301 ; free physical = 40525 ; free virtual = 214798
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.687; parent = 2381.495; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.816; parent = 3258.746; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3290.758 ; gain = 493.301 ; free physical = 40522 ; free virtual = 214796
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.687; parent = 2381.495; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.816; parent = 3258.746; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 18    
+---Registers : 
	               22 Bit    Registers := 20    
	               17 Bit    Registers := 20    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3290.758 ; gain = 493.301 ; free physical = 40502 ; free virtual = 214780
Synthesis current peak Physical Memory [PSS] (MB): peak = 2635.687; parent = 2381.495; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4231.816; parent = 3258.746; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3680.102 ; gain = 882.645 ; free physical = 40111 ; free virtual = 214389
Synthesis current peak Physical Memory [PSS] (MB): peak = 3215.968; parent = 2961.808; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4653.176; parent = 3680.105; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3685.102 ; gain = 887.645 ; free physical = 40105 ; free virtual = 214383
Synthesis current peak Physical Memory [PSS] (MB): peak = 3220.944; parent = 2966.784; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4658.176; parent = 3685.105; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3731.156 ; gain = 933.699 ; free physical = 40077 ; free virtual = 214356
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.589; parent = 2979.429; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4704.230; parent = 3731.160; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40080 ; free virtual = 214358
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.624; parent = 2979.464; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40080 ; free virtual = 214358
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.628; parent = 2979.468; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40080 ; free virtual = 214359
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.733; parent = 2979.573; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40088 ; free virtual = 214366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.812; parent = 2979.651; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40088 ; free virtual = 214366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.812; parent = 2979.651; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40088 ; free virtual = 214366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.827; parent = 2979.667; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   339|
|3     |LUT2   |  1573|
|4     |LUT3   |   114|
|5     |LUT4   |   570|
|6     |LUT5   |    76|
|7     |LUT6   |  1368|
|8     |FDRE   |   724|
|9     |IBUF   |   611|
|10    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.031 ; gain = 947.574 ; free physical = 40088 ; free virtual = 214366
Synthesis current peak Physical Memory [PSS] (MB): peak = 3233.843; parent = 2979.683; children = 254.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4718.105; parent = 3745.035; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3745.031 ; gain = 782.855 ; free physical = 40101 ; free virtual = 214380
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.039 ; gain = 947.574 ; free physical = 40104 ; free virtual = 214382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3750.969 ; gain = 0.000 ; free physical = 40209 ; free virtual = 214487
INFO: [Netlist 29-17] Analyzing 951 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3803.730 ; gain = 0.000 ; free physical = 40188 ; free virtual = 214466
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 612 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 611 instances

Synth Design complete, checksum: fe091b4c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3803.730 ; gain = 2099.094 ; free physical = 40241 ; free virtual = 214520
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/vivado_runs/M38_W9_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4574.734 ; gain = 771.004 ; free physical = 39675 ; free virtual = 213953
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 25 10:52:29 2025...
