{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649173918784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649173918794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 12:51:58 2022 " "Processing started: Tue Apr 05 12:51:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649173918794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649173918794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_demonstracao -c processador_demonstracao " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_demonstracao -c processador_demonstracao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649173918794 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649173921521 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processador_demonstracao.vhd " "Entity \"mux\" obtained from \"processador_demonstracao.vhd\" instead of from Quartus II megafunction library" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 726 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1649173927381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_demonstracao.vhd 28 14 " "Found 28 design units, including 14 entities, in source file processador_demonstracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_demonstracao-behavior_processador " "Found design unit 1: processador_demonstracao-behavior_processador" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_i-behavior_data_i " "Found design unit 2: data_i-behavior_data_i" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 data_d-behavior_data_d " "Found design unit 3: data_d-behavior_data_d" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 unidade_de_controle-behavior_uc " "Found design unit 4: unidade_de_controle-behavior_uc" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sum-behavior_sum " "Found design unit 5: sum-behavior_sum" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ir-behavior_ir " "Found design unit 6: ir-behavior_ir" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 PC-behavior_pc " "Found design unit 7: PC-behavior_pc" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 384 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 FSM-behavior " "Found design unit 8: FSM-behavior" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 418 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bloco_operacional-behavior_bloco_operacional " "Found design unit 9: bloco_operacional-behavior_bloco_operacional" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux-behavior_mux " "Found design unit 10: mux-behavior_mux" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 734 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 data_op-behavior_data_op " "Found design unit 11: data_op-behavior_data_op" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 763 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ULA-Behavior " "Found design unit 12: ULA-Behavior" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 793 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 RF_Rp-behavior_RF_Rp " "Found design unit 13: RF_Rp-behavior_RF_Rp" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 817 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 divisor-arch " "Found design unit 14: divisor-arch" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_demonstracao " "Found entity 1: processador_demonstracao" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_i " "Found entity 2: data_i" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_d " "Found entity 3: data_d" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "4 unidade_de_controle " "Found entity 4: unidade_de_controle" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "6 ir " "Found entity 6: ir" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC " "Found entity 7: PC" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "8 FSM " "Found entity 8: FSM" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "9 bloco_operacional " "Found entity 9: bloco_operacional" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux " "Found entity 10: mux" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "11 data_op " "Found entity 11: data_op" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "12 ULA " "Found entity 12: ULA" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "13 RF_Rp " "Found entity 13: RF_Rp" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""} { "Info" "ISGN_ENTITY_NAME" "14 divisor " "Found entity 14: divisor" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649173927411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_demonstracao " "Elaborating entity \"processador_demonstracao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649173930741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:Divisor_clock " "Elaborating entity \"divisor\" for hierarchy \"divisor:Divisor_clock\"" {  } { { "processador_demonstracao.vhd" "Divisor_clock" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_i data_i:Memoria_Instruncao " "Elaborating entity \"data_i\" for hierarchy \"data_i:Memoria_Instruncao\"" {  } { { "processador_demonstracao.vhd" "Memoria_Instruncao" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931521 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_i processador_demonstracao.vhd(167) " "VHDL Process Statement warning at processador_demonstracao.vhd(167): signal \"mem_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s processador_demonstracao.vhd(167) " "VHDL Process Statement warning at processador_demonstracao.vhd(167): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data processador_demonstracao.vhd(135) " "VHDL Process Statement warning at processador_demonstracao.vhd(135): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[18..38\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[18..38\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[43..51\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[43..51\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[56..64\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[56..64\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem_i\[69..100\] processador_demonstracao.vhd(131) " "Using initial value X (don't care) for net \"mem_i\[69..100\]\" at processador_demonstracao.vhd(131)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 131 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[0\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[1\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[2\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[3\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[4\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[5\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[6\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[7\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[8\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[9\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[10\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[11\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[12\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[13\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[14\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] processador_demonstracao.vhd(135) " "Inferred latch for \"data\[15\]\" at processador_demonstracao.vhd(135)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931631 "|processador_demonstracao|data_i:Memoria_Instruncao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_d data_d:Memoria_Dados " "Elaborating entity \"data_d\" for hierarchy \"data_d:Memoria_Dados\"" {  } { { "processador_demonstracao.vhd" "Memoria_Dados" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931641 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr processador_demonstracao.vhd(214) " "VHDL Process Statement warning at processador_demonstracao.vhd(214): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931672 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr processador_demonstracao.vhd(215) " "VHDL Process Statement warning at processador_demonstracao.vhd(215): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931672 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd processador_demonstracao.vhd(217) " "VHDL Process Statement warning at processador_demonstracao.vhd(217): signal \"rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931672 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem.raddr_a processador_demonstracao.vhd(189) " "Using initial value X (don't care) for net \"mem.raddr_a\" at processador_demonstracao.vhd(189)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 189 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173931672 "|processador_demonstracao|data_d:Memoria_Dados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:Unidade_Controle " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:Unidade_Controle\"" {  } { { "processador_demonstracao.vhd" "Unidade_Controle" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum unidade_de_controle:Unidade_Controle\|sum:somador " "Elaborating entity \"sum\" for hierarchy \"unidade_de_controle:Unidade_Controle\|sum:somador\"" {  } { { "processador_demonstracao.vhd" "somador" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir unidade_de_controle:Unidade_Controle\|ir:reg_ir " "Elaborating entity \"ir\" for hierarchy \"unidade_de_controle:Unidade_Controle\|ir:reg_ir\"" {  } { { "processador_demonstracao.vhd" "reg_ir" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out processador_demonstracao.vhd(369) " "VHDL Process Statement warning at processador_demonstracao.vhd(369): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931811 "|processador_demonstracao|unidade_de_controle:Unidade_Controle|ir:reg_ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC unidade_de_controle:Unidade_Controle\|PC:count_PC " "Elaborating entity \"PC\" for hierarchy \"unidade_de_controle:Unidade_Controle\|PC:count_PC\"" {  } { { "processador_demonstracao.vhd" "count_PC" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931821 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador processador_demonstracao.vhd(397) " "VHDL Process Statement warning at processador_demonstracao.vhd(397): signal \"contador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173931971 "|processador_demonstracao|unidade_de_controle:Unidade_Controle|PC:count_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM unidade_de_controle:Unidade_Controle\|FSM:FSM_c " "Elaborating entity \"FSM\" for hierarchy \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\"" {  } { { "processador_demonstracao.vhd" "FSM_c" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173931981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_operacional bloco_operacional:Bloco_OP " "Elaborating entity \"bloco_operacional\" for hierarchy \"bloco_operacional:Bloco_OP\"" {  } { { "processador_demonstracao.vhd" "Bloco_OP" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173932091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux bloco_operacional:Bloco_OP\|mux:m " "Elaborating entity \"mux\" for hierarchy \"bloco_operacional:Bloco_OP\|mux:m\"" {  } { { "processador_demonstracao.vhd" "m" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173932131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m0 processador_demonstracao.vhd(738) " "VHDL Process Statement warning at processador_demonstracao.vhd(738): signal \"m0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 738 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m1 processador_demonstracao.vhd(740) " "VHDL Process Statement warning at processador_demonstracao.vhd(740): signal \"m1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m2 processador_demonstracao.vhd(742) " "VHDL Process Statement warning at processador_demonstracao.vhd(742): signal \"m2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mo processador_demonstracao.vhd(736) " "VHDL Process Statement warning at processador_demonstracao.vhd(736): inferring latch(es) for signal or variable \"mo\", which holds its previous value in one or more paths through the process" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[0\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[0\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[1\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[1\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[2\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[2\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[3\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[3\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[4\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[4\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[5\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[5\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[6\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[6\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[7\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[7\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[8\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[8\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[9\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[9\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[10\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[10\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[11\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[11\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[12\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[12\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[13\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[13\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[14\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[14\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mo\[15\] processador_demonstracao.vhd(736) " "Inferred latch for \"mo\[15\]\" at processador_demonstracao.vhd(736)" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649173932142 "|processador_demonstracao|bloco_operacional:Bloco_OP|mux:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_op bloco_operacional:Bloco_OP\|data_op:RF " "Elaborating entity \"data_op\" for hierarchy \"bloco_operacional:Bloco_OP\|data_op:RF\"" {  } { { "processador_demonstracao.vhd" "RF" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173932151 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_Rp processador_demonstracao.vhd(767) " "Verilog HDL or VHDL warning at processador_demonstracao.vhd(767): object \"addr_Rp\" assigned a value but never read" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_addr processador_demonstracao.vhd(771) " "VHDL Process Statement warning at processador_demonstracao.vhd(771): signal \"W_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_addr processador_demonstracao.vhd(772) " "VHDL Process Statement warning at processador_demonstracao.vhd(772): signal \"Rp_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 772 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_addr processador_demonstracao.vhd(773) " "VHDL Process Statement warning at processador_demonstracao.vhd(773): signal \"Rq_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rq_rd processador_demonstracao.vhd(774) " "VHDL Process Statement warning at processador_demonstracao.vhd(774): signal \"Rq_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 774 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rp_rd processador_demonstracao.vhd(776) " "VHDL Process Statement warning at processador_demonstracao.vhd(776): signal \"Rp_rd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr processador_demonstracao.vhd(778) " "VHDL Process Statement warning at processador_demonstracao.vhd(778): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 778 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932151 "|processador_demonstracao|bloco_operacional:Bloco_OP|data_op:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA bloco_operacional:Bloco_OP\|ULA:OP " "Elaborating entity \"ULA\" for hierarchy \"bloco_operacional:Bloco_OP\|ULA:OP\"" {  } { { "processador_demonstracao.vhd" "OP" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173932151 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(799) " "VHDL Process Statement warning at processador_demonstracao.vhd(799): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932161 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(801) " "VHDL Process Statement warning at processador_demonstracao.vhd(801): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932161 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B processador_demonstracao.vhd(801) " "VHDL Process Statement warning at processador_demonstracao.vhd(801): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 801 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932161 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A processador_demonstracao.vhd(803) " "VHDL Process Statement warning at processador_demonstracao.vhd(803): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932161 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B processador_demonstracao.vhd(803) " "VHDL Process Statement warning at processador_demonstracao.vhd(803): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 803 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1649173932161 "|processador_demonstracao|bloco_operacional:Bloco_OP|ULA:OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_Rp bloco_operacional:Bloco_OP\|RF_Rp:Porta_nor " "Elaborating entity \"RF_Rp\" for hierarchy \"bloco_operacional:Bloco_OP\|RF_Rp:Porta_nor\"" {  } { { "processador_demonstracao.vhd" "Porta_nor" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173932161 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[0\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[0\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[1\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[1\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[2\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[2\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[3\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[3\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[4\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[4\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[5\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[5\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[6\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[6\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[7\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[7\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[8\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[8\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[9\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[9\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[10\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[10\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[11\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[11\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[12\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[12\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[13\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[13\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[14\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[14\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bloco_operacional:Bloco_OP\|ULA:OP\|O\[15\] " "Converted tri-state buffer \"bloco_operacional:Bloco_OP\|ULA:OP\|O\[15\]\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 790 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s1 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s1\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|alu_s0\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s0\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1 " "Converted tri-state buffer \"unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1\" feeding internal logic into a wire" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1649173934921 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1649173934921 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_d:Memoria_Dados\|mem_rtl_0 " "Inferred dual-clock RAM node \"data_d:Memoria_Dados\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1649173935941 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bloco_operacional:Bloco_OP\|data_op:RF\|reg " "RAM logic \"bloco_operacional:Bloco_OP\|data_op:RF\|reg\" is uninferred due to asynchronous read logic" {  } { { "processador_demonstracao.vhd" "reg" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 765 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1649173935941 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1649173935941 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_d:Memoria_Dados\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_d:Memoria_Dados\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif " "Parameter INIT_FILE set to db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1649173936531 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1649173936531 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1649173936531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_d:Memoria_Dados\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"data_d:Memoria_Dados\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649173937271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_d:Memoria_Dados\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"data_d:Memoria_Dados\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649173937291 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1649173937291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5k1 " "Found entity 1: altsyncram_c5k1" {  } { { "db/altsyncram_c5k1.tdf" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/db/altsyncram_c5k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649173937531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649173937531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1649173939761 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[15\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[14\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[13\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[12\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[11\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[10\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[9\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[8\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[7\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[6\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[5\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[4\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[3\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[2\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[1\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bloco_operacional:Bloco_OP\|mux:m\|mo\[0\] " "Latch bloco_operacional:Bloco_OP\|mux:m\|mo\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0 " "Ports D and ENA on the latch are fed by the same signal unidade_de_controle:Unidade_Controle\|FSM:FSM_c\|RF_s1~reg0" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 411 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1649173940451 ""}  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 736 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1649173940451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nibble_IR_msb_out\[3\] GND " "Pin \"nibble_IR_msb_out\[3\]\" is stuck at GND" {  } { { "processador_demonstracao.vhd" "" { Text "C:/Users/costa/Desktop/Projeto_lab-micro/PROCESSADOR_DEMONSTRACAO/processador_demonstracao.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649173940721 "|processador_demonstracao|nibble_IR_msb_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1649173940721 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1649173941721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1649173945396 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649173949016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649173949016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "828 " "Implemented 828 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649173969165 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649173969165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649173969165 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1649173969165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649173969165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649173970365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 12:52:50 2022 " "Processing ended: Tue Apr 05 12:52:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649173970365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649173970365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649173970365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649173970365 ""}
