// Seed: 1524801557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  output supply0 id_3;
  output wor id_2;
  inout wire id_1;
  assign id_2 = id_1 + id_1;
  logic id_5;
  wire  id_6;
  ;
  always id_5 <= id_5;
  assign id_4 = 1;
  assign id_3 = -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd10
) (
    input uwire _id_0,
    input tri0  id_1
);
  wand [1 : -1] id_3;
  wire id_4;
  ;
  assign id_3 = 1;
  assign id_3 = id_4 === id_4;
  wire [-1 'b0 : id_0] id_5, id_6;
  wor id_7 = -1'h0;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_3
  );
  wire id_8;
  uwire id_9, id_10, id_11, id_12;
  assign id_6  = id_7;
  assign id_10 = id_7 < -1;
endmodule
