
FC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000adcc  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800afb8  0800afb8  0001afb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0e8  0800b0e8  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800b0e8  0800b0e8  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b0e8  0800b0e8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800b0e8  0800b0e8  0001b0e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0f0  0800b0f0  0001b0f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800b0f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f4  20000078  0800b16c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000036c  0800b16c  0002036c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019924  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cdb  00000000  00000000  000399c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  0003c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  0003d8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e590  00000000  00000000  0003e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000d043  00000000  00000000  0004cf78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00059fbb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000566c  00000000  00000000  0005a010  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000078 	.word	0x20000078
 8000204:	00000000 	.word	0x00000000
 8000208:	0800af9c 	.word	0x0800af9c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000007c 	.word	0x2000007c
 8000224:	0800af9c 	.word	0x0800af9c

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2iz>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d215      	bcs.n	8000b36 <__aeabi_d2iz+0x36>
 8000b0a:	d511      	bpl.n	8000b30 <__aeabi_d2iz+0x30>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d912      	bls.n	8000b3c <__aeabi_d2iz+0x3c>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	bf18      	it	ne
 8000b2c:	4240      	negne	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d105      	bne.n	8000b48 <__aeabi_d2iz+0x48>
 8000b3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	bf08      	it	eq
 8000b42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	bf28      	it	cs
 8000c0c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c10:	d2ed      	bcs.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_fmul>:
 8000d6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d74:	bf1e      	ittt	ne
 8000d76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d7a:	ea92 0f0c 	teqne	r2, ip
 8000d7e:	ea93 0f0c 	teqne	r3, ip
 8000d82:	d06f      	beq.n	8000e64 <__aeabi_fmul+0xf8>
 8000d84:	441a      	add	r2, r3
 8000d86:	ea80 0c01 	eor.w	ip, r0, r1
 8000d8a:	0240      	lsls	r0, r0, #9
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d92:	d01e      	beq.n	8000dd2 <__aeabi_fmul+0x66>
 8000d94:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d98:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d9c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000da0:	fba0 3101 	umull	r3, r1, r0, r1
 8000da4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000da8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dac:	bf3e      	ittt	cc
 8000dae:	0049      	lslcc	r1, r1, #1
 8000db0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000db4:	005b      	lslcc	r3, r3, #1
 8000db6:	ea40 0001 	orr.w	r0, r0, r1
 8000dba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dbe:	2afd      	cmp	r2, #253	; 0xfd
 8000dc0:	d81d      	bhi.n	8000dfe <__aeabi_fmul+0x92>
 8000dc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dc6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dca:	bf08      	it	eq
 8000dcc:	f020 0001 	biceq.w	r0, r0, #1
 8000dd0:	4770      	bx	lr
 8000dd2:	f090 0f00 	teq	r0, #0
 8000dd6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dda:	bf08      	it	eq
 8000ddc:	0249      	lsleq	r1, r1, #9
 8000dde:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000de2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000de6:	3a7f      	subs	r2, #127	; 0x7f
 8000de8:	bfc2      	ittt	gt
 8000dea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000df2:	4770      	bxgt	lr
 8000df4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	3a01      	subs	r2, #1
 8000dfe:	dc5d      	bgt.n	8000ebc <__aeabi_fmul+0x150>
 8000e00:	f112 0f19 	cmn.w	r2, #25
 8000e04:	bfdc      	itt	le
 8000e06:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e0a:	4770      	bxle	lr
 8000e0c:	f1c2 0200 	rsb	r2, r2, #0
 8000e10:	0041      	lsls	r1, r0, #1
 8000e12:	fa21 f102 	lsr.w	r1, r1, r2
 8000e16:	f1c2 0220 	rsb	r2, r2, #32
 8000e1a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e22:	f140 0000 	adc.w	r0, r0, #0
 8000e26:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e2a:	bf08      	it	eq
 8000e2c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e30:	4770      	bx	lr
 8000e32:	f092 0f00 	teq	r2, #0
 8000e36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e3a:	bf02      	ittt	eq
 8000e3c:	0040      	lsleq	r0, r0, #1
 8000e3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e42:	3a01      	subeq	r2, #1
 8000e44:	d0f9      	beq.n	8000e3a <__aeabi_fmul+0xce>
 8000e46:	ea40 000c 	orr.w	r0, r0, ip
 8000e4a:	f093 0f00 	teq	r3, #0
 8000e4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0049      	lsleq	r1, r1, #1
 8000e56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e5a:	3b01      	subeq	r3, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xe6>
 8000e5e:	ea41 010c 	orr.w	r1, r1, ip
 8000e62:	e78f      	b.n	8000d84 <__aeabi_fmul+0x18>
 8000e64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	bf18      	it	ne
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d00a      	beq.n	8000e8a <__aeabi_fmul+0x11e>
 8000e74:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e78:	bf18      	it	ne
 8000e7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	d1d8      	bne.n	8000e32 <__aeabi_fmul+0xc6>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	4770      	bx	lr
 8000e8a:	f090 0f00 	teq	r0, #0
 8000e8e:	bf17      	itett	ne
 8000e90:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e94:	4608      	moveq	r0, r1
 8000e96:	f091 0f00 	teqne	r1, #0
 8000e9a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e9e:	d014      	beq.n	8000eca <__aeabi_fmul+0x15e>
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	d101      	bne.n	8000eaa <__aeabi_fmul+0x13e>
 8000ea6:	0242      	lsls	r2, r0, #9
 8000ea8:	d10f      	bne.n	8000eca <__aeabi_fmul+0x15e>
 8000eaa:	ea93 0f0c 	teq	r3, ip
 8000eae:	d103      	bne.n	8000eb8 <__aeabi_fmul+0x14c>
 8000eb0:	024b      	lsls	r3, r1, #9
 8000eb2:	bf18      	it	ne
 8000eb4:	4608      	movne	r0, r1
 8000eb6:	d108      	bne.n	8000eca <__aeabi_fmul+0x15e>
 8000eb8:	ea80 0001 	eor.w	r0, r0, r1
 8000ebc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ec0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ec4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ec8:	4770      	bx	lr
 8000eca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ece:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ed2:	4770      	bx	lr

08000ed4 <__aeabi_fdiv>:
 8000ed4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ed8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000edc:	bf1e      	ittt	ne
 8000ede:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ee2:	ea92 0f0c 	teqne	r2, ip
 8000ee6:	ea93 0f0c 	teqne	r3, ip
 8000eea:	d069      	beq.n	8000fc0 <__aeabi_fdiv+0xec>
 8000eec:	eba2 0203 	sub.w	r2, r2, r3
 8000ef0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ef4:	0249      	lsls	r1, r1, #9
 8000ef6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000efa:	d037      	beq.n	8000f6c <__aeabi_fdiv+0x98>
 8000efc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f00:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f04:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	bf38      	it	cc
 8000f10:	005b      	lslcc	r3, r3, #1
 8000f12:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f16:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	bf24      	itt	cs
 8000f1e:	1a5b      	subcs	r3, r3, r1
 8000f20:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f24:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f28:	bf24      	itt	cs
 8000f2a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f2e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f32:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f36:	bf24      	itt	cs
 8000f38:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f40:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f44:	bf24      	itt	cs
 8000f46:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f4a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	bf18      	it	ne
 8000f52:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f56:	d1e0      	bne.n	8000f1a <__aeabi_fdiv+0x46>
 8000f58:	2afd      	cmp	r2, #253	; 0xfd
 8000f5a:	f63f af50 	bhi.w	8000dfe <__aeabi_fmul+0x92>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f64:	bf08      	it	eq
 8000f66:	f020 0001 	biceq.w	r0, r0, #1
 8000f6a:	4770      	bx	lr
 8000f6c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f70:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f74:	327f      	adds	r2, #127	; 0x7f
 8000f76:	bfc2      	ittt	gt
 8000f78:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f7c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f80:	4770      	bxgt	lr
 8000f82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	3a01      	subs	r2, #1
 8000f8c:	e737      	b.n	8000dfe <__aeabi_fmul+0x92>
 8000f8e:	f092 0f00 	teq	r2, #0
 8000f92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f96:	bf02      	ittt	eq
 8000f98:	0040      	lsleq	r0, r0, #1
 8000f9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f9e:	3a01      	subeq	r2, #1
 8000fa0:	d0f9      	beq.n	8000f96 <__aeabi_fdiv+0xc2>
 8000fa2:	ea40 000c 	orr.w	r0, r0, ip
 8000fa6:	f093 0f00 	teq	r3, #0
 8000faa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0049      	lsleq	r1, r1, #1
 8000fb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fb6:	3b01      	subeq	r3, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xda>
 8000fba:	ea41 010c 	orr.w	r1, r1, ip
 8000fbe:	e795      	b.n	8000eec <__aeabi_fdiv+0x18>
 8000fc0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fc4:	ea92 0f0c 	teq	r2, ip
 8000fc8:	d108      	bne.n	8000fdc <__aeabi_fdiv+0x108>
 8000fca:	0242      	lsls	r2, r0, #9
 8000fcc:	f47f af7d 	bne.w	8000eca <__aeabi_fmul+0x15e>
 8000fd0:	ea93 0f0c 	teq	r3, ip
 8000fd4:	f47f af70 	bne.w	8000eb8 <__aeabi_fmul+0x14c>
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e776      	b.n	8000eca <__aeabi_fmul+0x15e>
 8000fdc:	ea93 0f0c 	teq	r3, ip
 8000fe0:	d104      	bne.n	8000fec <__aeabi_fdiv+0x118>
 8000fe2:	024b      	lsls	r3, r1, #9
 8000fe4:	f43f af4c 	beq.w	8000e80 <__aeabi_fmul+0x114>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e76e      	b.n	8000eca <__aeabi_fmul+0x15e>
 8000fec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ff0:	bf18      	it	ne
 8000ff2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ff6:	d1ca      	bne.n	8000f8e <__aeabi_fdiv+0xba>
 8000ff8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ffc:	f47f af5c 	bne.w	8000eb8 <__aeabi_fmul+0x14c>
 8001000:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001004:	f47f af3c 	bne.w	8000e80 <__aeabi_fmul+0x114>
 8001008:	e75f      	b.n	8000eca <__aeabi_fmul+0x15e>
 800100a:	bf00      	nop

0800100c <__gesf2>:
 800100c:	f04f 3cff 	mov.w	ip, #4294967295
 8001010:	e006      	b.n	8001020 <__cmpsf2+0x4>
 8001012:	bf00      	nop

08001014 <__lesf2>:
 8001014:	f04f 0c01 	mov.w	ip, #1
 8001018:	e002      	b.n	8001020 <__cmpsf2+0x4>
 800101a:	bf00      	nop

0800101c <__cmpsf2>:
 800101c:	f04f 0c01 	mov.w	ip, #1
 8001020:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001024:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001028:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	bf18      	it	ne
 8001032:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001036:	d011      	beq.n	800105c <__cmpsf2+0x40>
 8001038:	b001      	add	sp, #4
 800103a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800103e:	bf18      	it	ne
 8001040:	ea90 0f01 	teqne	r0, r1
 8001044:	bf58      	it	pl
 8001046:	ebb2 0003 	subspl.w	r0, r2, r3
 800104a:	bf88      	it	hi
 800104c:	17c8      	asrhi	r0, r1, #31
 800104e:	bf38      	it	cc
 8001050:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001054:	bf18      	it	ne
 8001056:	f040 0001 	orrne.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001060:	d102      	bne.n	8001068 <__cmpsf2+0x4c>
 8001062:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001066:	d105      	bne.n	8001074 <__cmpsf2+0x58>
 8001068:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800106c:	d1e4      	bne.n	8001038 <__cmpsf2+0x1c>
 800106e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001072:	d0e1      	beq.n	8001038 <__cmpsf2+0x1c>
 8001074:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop

0800107c <__aeabi_cfrcmple>:
 800107c:	4684      	mov	ip, r0
 800107e:	4608      	mov	r0, r1
 8001080:	4661      	mov	r1, ip
 8001082:	e7ff      	b.n	8001084 <__aeabi_cfcmpeq>

08001084 <__aeabi_cfcmpeq>:
 8001084:	b50f      	push	{r0, r1, r2, r3, lr}
 8001086:	f7ff ffc9 	bl	800101c <__cmpsf2>
 800108a:	2800      	cmp	r0, #0
 800108c:	bf48      	it	mi
 800108e:	f110 0f00 	cmnmi.w	r0, #0
 8001092:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001094 <__aeabi_fcmpeq>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff fff4 	bl	8001084 <__aeabi_cfcmpeq>
 800109c:	bf0c      	ite	eq
 800109e:	2001      	moveq	r0, #1
 80010a0:	2000      	movne	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmplt>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffea 	bl	8001084 <__aeabi_cfcmpeq>
 80010b0:	bf34      	ite	cc
 80010b2:	2001      	movcc	r0, #1
 80010b4:	2000      	movcs	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmple>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffe0 	bl	8001084 <__aeabi_cfcmpeq>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpge>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffd2 	bl	800107c <__aeabi_cfrcmple>
 80010d8:	bf94      	ite	ls
 80010da:	2001      	movls	r0, #1
 80010dc:	2000      	movhi	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_fcmpgt>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff ffc8 	bl	800107c <__aeabi_cfrcmple>
 80010ec:	bf34      	ite	cc
 80010ee:	2001      	movcc	r0, #1
 80010f0:	2000      	movcs	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmpun>:
 80010f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001100:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001104:	d102      	bne.n	800110c <__aeabi_fcmpun+0x14>
 8001106:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800110a:	d108      	bne.n	800111e <__aeabi_fcmpun+0x26>
 800110c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001110:	d102      	bne.n	8001118 <__aeabi_fcmpun+0x20>
 8001112:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001116:	d102      	bne.n	800111e <__aeabi_fcmpun+0x26>
 8001118:	f04f 0000 	mov.w	r0, #0
 800111c:	4770      	bx	lr
 800111e:	f04f 0001 	mov.w	r0, #1
 8001122:	4770      	bx	lr

08001124 <__aeabi_f2iz>:
 8001124:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001128:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800112c:	d30f      	bcc.n	800114e <__aeabi_f2iz+0x2a>
 800112e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001132:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001136:	d90d      	bls.n	8001154 <__aeabi_f2iz+0x30>
 8001138:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800113c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001140:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001144:	fa23 f002 	lsr.w	r0, r3, r2
 8001148:	bf18      	it	ne
 800114a:	4240      	negne	r0, r0
 800114c:	4770      	bx	lr
 800114e:	f04f 0000 	mov.w	r0, #0
 8001152:	4770      	bx	lr
 8001154:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001158:	d101      	bne.n	800115e <__aeabi_f2iz+0x3a>
 800115a:	0242      	lsls	r2, r0, #9
 800115c:	d105      	bne.n	800116a <__aeabi_f2iz+0x46>
 800115e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001162:	bf08      	it	eq
 8001164:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr

08001170 <__aeabi_f2uiz>:
 8001170:	0042      	lsls	r2, r0, #1
 8001172:	d20e      	bcs.n	8001192 <__aeabi_f2uiz+0x22>
 8001174:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001178:	d30b      	bcc.n	8001192 <__aeabi_f2uiz+0x22>
 800117a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800117e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001182:	d409      	bmi.n	8001198 <__aeabi_f2uiz+0x28>
 8001184:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001188:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800118c:	fa23 f002 	lsr.w	r0, r3, r2
 8001190:	4770      	bx	lr
 8001192:	f04f 0000 	mov.w	r0, #0
 8001196:	4770      	bx	lr
 8001198:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800119c:	d101      	bne.n	80011a2 <__aeabi_f2uiz+0x32>
 800119e:	0242      	lsls	r2, r0, #9
 80011a0:	d102      	bne.n	80011a8 <__aeabi_f2uiz+0x38>
 80011a2:	f04f 30ff 	mov.w	r0, #4294967295
 80011a6:	4770      	bx	lr
 80011a8:	f04f 0000 	mov.w	r0, #0
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop

080011b0 <_ZN9Publisher9subscribeEP10Subscriber>:

struct Publisher
{
    Static_vector<Subscriber*, 12> subscriber;

    void subscribe  (Subscriber* p) { subscriber.push_back(p); }
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6839      	ldr	r1, [r7, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f003 fa05 	bl	80045ce <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <_ZN9Publisher11unsubscribeEP10Subscriber>:
    void unsubscribe(Subscriber* p) { subscriber.remove(p);  }
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6839      	ldr	r1, [r7, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 fa0e 	bl	80045fc <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <_ZN9Publisher6notifyEv>:
    void notify() {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 80011f0:	2300      	movs	r3, #0
 80011f2:	73fb      	strb	r3, [r7, #15]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f003 fa3a 	bl	8004670 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	7bfb      	ldrb	r3, [r7, #15]
 8001202:	4293      	cmp	r3, r2
 8001204:	bf34      	ite	cc
 8001206:	2301      	movcc	r3, #1
 8001208:	2300      	movcs	r3, #0
 800120a:	b2db      	uxtb	r3, r3
 800120c:	2b00      	cmp	r3, #0
 800120e:	d00e      	beq.n	800122e <_ZN9Publisher6notifyEv+0x46>
          subscriber[i]->notify();
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	7bfa      	ldrb	r2, [r7, #15]
 8001214:	4611      	mov	r1, r2
 8001216:	4618      	mov	r0, r3
 8001218:	f003 fa36 	bl	8004688 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>
 800121c:	4603      	mov	r3, r0
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	4790      	blx	r2
      for(uint8_t i = 0; i < subscriber.cend(); i++){
 8001226:	7bfb      	ldrb	r3, [r7, #15]
 8001228:	3301      	adds	r3, #1
 800122a:	73fb      	strb	r3, [r7, #15]
 800122c:	e7e2      	b.n	80011f4 <_ZN9Publisher6notifyEv+0xc>
      }
    }
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <_ZN9PublisherC1Ev>:
struct Publisher
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4618      	mov	r0, r3
 8001242:	f003 fa2f 	bl	80046a4 <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <_ZN11TickUpdater7SubtickC1Ev>:
    void subscribe_subtick (Subscriber& v);
    void interrupt();


private:
    struct Subtick : Publisher {} subtick {};
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff ffeb 	bl	8001236 <_ZN9PublisherC1Ev>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <_ZN11TickUpdaterC1Ev>:
    TickUpdater() { systemtick.initInterrupt<1000>(); }
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffdd 	bl	8001236 <_ZN9PublisherC1Ev>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	3334      	adds	r3, #52	; 0x34
 8001280:	2234      	movs	r2, #52	; 0x34
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f009 fe3d 	bl	800af04 <memset>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3334      	adds	r3, #52	; 0x34
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ffde 	bl	8001250 <_ZN11TickUpdater7SubtickC1Ev>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2200      	movs	r2, #0
 8001298:	669a      	str	r2, [r3, #104]	; 0x68
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	66da      	str	r2, [r3, #108]	; 0x6c
 80012a0:	4803      	ldr	r0, [pc, #12]	; (80012b0 <_ZN11TickUpdaterC1Ev+0x44>)
 80012a2:	f003 fa09 	bl	80046b8 <_ZN10SystemTick13initInterruptILt1000EEEvv>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4618      	mov	r0, r3
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000094 	.word	0x20000094

080012b4 <HAL_IncTick>:
} tickUpdater{};



void HAL_IncTick()
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
    tickUpdater.interrupt();
 80012b8:	4802      	ldr	r0, [pc, #8]	; (80012c4 <HAL_IncTick+0x10>)
 80012ba:	f000 f89b 	bl	80013f4 <_ZN11TickUpdater9interruptEv>
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000098 	.word	0x20000098

080012c8 <_ZN14TickSubscriber9subscribeEv>:

class TickSubscriber : Subscriber
{
protected:
   bool subscribed;
   void subscribe()
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
   {
     if (not subscribed) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	791b      	ldrb	r3, [r3, #4]
 80012d4:	f083 0301 	eor.w	r3, r3, #1
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d007      	beq.n	80012ee <_ZN14TickSubscriber9subscribeEv+0x26>
       subscribed = true;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	711a      	strb	r2, [r3, #4]
       tickUpdater.subscribe (this);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4803      	ldr	r0, [pc, #12]	; (80012f8 <_ZN14TickSubscriber9subscribeEv+0x30>)
 80012ea:	f7ff ff61 	bl	80011b0 <_ZN9Publisher9subscribeEP10Subscriber>
     }
   }
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000098 	.word	0x20000098

080012fc <_ZN14TickSubscriber11unsubscribeEv>:
   void unsubscribe()
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
   {
     if (subscribed) {
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	791b      	ldrb	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d007      	beq.n	800131c <_ZN14TickSubscriber11unsubscribeEv+0x20>
       subscribed = false;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	711a      	strb	r2, [r3, #4]
       tickUpdater.unsubscribe (this);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4619      	mov	r1, r3
 8001316:	4803      	ldr	r0, [pc, #12]	; (8001324 <_ZN14TickSubscriber11unsubscribeEv+0x28>)
 8001318:	f7ff ff58 	bl	80011cc <_ZN9Publisher11unsubscribeEP10Subscriber>
     }
   }
 800131c:	bf00      	nop
 800131e:	3708      	adds	r7, #8
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20000098 	.word	0x20000098

08001328 <_ZN10SubscriberC1Ev>:
struct Subscriber  {
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	4a04      	ldr	r2, [pc, #16]	; (8001344 <_ZN10SubscriberC1Ev+0x1c>)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	601a      	str	r2, [r3, #0]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	0800b084 	.word	0x0800b084

08001348 <_ZN14TickSubscriberC1Ev>:
class TickSubscriber : Subscriber
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff ffe8 	bl	8001328 <_ZN10SubscriberC1Ev>
 8001358:	4a03      	ldr	r2, [pc, #12]	; (8001368 <_ZN14TickSubscriberC1Ev+0x20>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	0800b078 	.word	0x0800b078

0800136c <_ZN5TimerC1Ev>:

class Timer : TickSubscriber
{
  volatile uint32_t time_passed;
public:
  Timer(){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ffe6 	bl	8001348 <_ZN14TickSubscriberC1Ev>
 800137c:	4a06      	ldr	r2, [pc, #24]	; (8001398 <_ZN5TimerC1Ev+0x2c>)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
    subscribed = false;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	711a      	strb	r2, [r3, #4]
  };
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4618      	mov	r0, r3
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	0800b06c 	.word	0x0800b06c

0800139c <_ZN5TimerC1Em>:
  Timer(uint32_t ms){
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ffcd 	bl	8001348 <_ZN14TickSubscriberC1Ev>
 80013ae:	4a09      	ldr	r2, [pc, #36]	; (80013d4 <_ZN5TimerC1Em+0x38>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	601a      	str	r2, [r3, #0]
    time_passed = 0;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	609a      	str	r2, [r3, #8]
    subscribed = false;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	711a      	strb	r2, [r3, #4]
    start(ms);
 80013c0:	6839      	ldr	r1, [r7, #0]
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f000 f822 	bl	800140c <_ZN5Timer5startEm>
  }
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4618      	mov	r0, r3
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	0800b06c 	.word	0x0800b06c

080013d8 <_ZN5Timer6notifyEv>:
  uint32_t timePassed(); ///   
  uint32_t timeLeft();   ///   
  template<class function>
  void     event (function); ///  function,     

  void notify() {
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    time_passed++;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	1c5a      	adds	r2, r3, #1
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	609a      	str	r2, [r3, #8]
  }
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <_ZN11TickUpdater9interruptEv>:
    if (not(cnt++ % qty))
        call();
}

void TickUpdater::interrupt()
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
//    subtick.notify();
//    every_qty_cnt_call (subtick_cnt, subtick_qty, [this]{
        notify();
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff fef2 	bl	80011e8 <_ZN9Publisher6notifyEv>
//    });
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <_ZN5Timer5startEm>:


void Timer::start(uint32_t ms){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	6039      	str	r1, [r7, #0]
   time_passed = 0;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
   time_set = ms;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	683a      	ldr	r2, [r7, #0]
 8001420:	60da      	str	r2, [r3, #12]
   subscribe();
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff4f 	bl	80012c8 <_ZN14TickSubscriber9subscribeEv>
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <_ZN5Timer5eventEv>:

bool Timer::event()
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  if (time_passed >= time_set) {
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689a      	ldr	r2, [r3, #8]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	429a      	cmp	r2, r3
 8001444:	bf2c      	ite	cs
 8001446:	2301      	movcs	r3, #1
 8001448:	2300      	movcc	r3, #0
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b00      	cmp	r3, #0
 800144e:	d004      	beq.n	800145a <_ZN5Timer5eventEv+0x28>
      time_passed = 0;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2200      	movs	r2, #0
 8001454:	609a      	str	r2, [r3, #8]
      return (true);
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <_ZN5Timer5eventEv+0x2a>
  } else {
    return (false);
 800145a:	2300      	movs	r3, #0
  }
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	bc80      	pop	{r7}
 8001464:	4770      	bx	lr

08001466 <_ZN5Timer4stopEv>:
        time_passed = 0;
        functor();
    }
}

void Timer::stop() {
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
   time_passed = 0;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	609a      	str	r2, [r3, #8]
   unsubscribe();
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff ff40 	bl	80012fc <_ZN14TickSubscriber11unsubscribeEv>
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <_ZN5Timer4doneEv>:

bool     Timer::done()       { return time_passed >= time_set; }
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	429a      	cmp	r2, r3
 8001496:	bf2c      	ite	cs
 8001498:	2301      	movcs	r3, #1
 800149a:	2300      	movcc	r3, #0
 800149c:	b2db      	uxtb	r3, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <_ZN5Timer5startEv>:
void     Timer::pause()      { unsubscribe(); }
void     Timer::start()      { subscribe();  }
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ff08 	bl	80012c8 <_ZN14TickSubscriber9subscribeEv>
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_ZN5Timer7isCountEv>:
bool     Timer::isCount()    { return subscribed; }
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	791b      	ldrb	r3, [r3, #4]
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <_ZN9Interrupt9subscribeEP12Interrupting>:
{
    Interrupting* pointer;

public:

    void subscribe(Interrupting* ps)
 80014d6:	b480      	push	{r7}
 80014d8:	b083      	sub	sp, #12
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
    {
      pointer = ps;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	601a      	str	r2, [r3, #0]
    }
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <_ZN9Interrupt9interruptEv>:

    void clear_subscribe() { pointer = 0; }

    void interrupt()
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    {
      pointer->interrupt();
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4610      	mov	r0, r2
 8001506:	4798      	blx	r3
    }
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <_ZN4ADC_13adc_interruptEv>:

	uint16_t max_current_phase{20};
	uint8_t over_current_a{0};
	uint8_t over_current_c{0};

	void adc_interrupt() {
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
		HAL_ADC_Stop_DMA (&hadc1);
 8001518:	4811      	ldr	r0, [pc, #68]	; (8001560 <_ZN4ADC_13adc_interruptEv+0x50>)
 800151a:	f004 fa2b 	bl	8005974 <HAL_ADC_Stop_DMA>
		new_hv = buffer[HV];
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	8b9a      	ldrh	r2, [r3, #28]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
		if (abs(new_hv - h_voltage) > 170) {  // 250 ~= 96V
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800152e:	461a      	mov	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	bfb8      	it	lt
 800153c:	425b      	neglt	r3, r3
 800153e:	2baa      	cmp	r3, #170	; 0xaa
 8001540:	dd03      	ble.n	800154a <_ZN4ADC_13adc_interruptEv+0x3a>
			error_HV = true;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2201      	movs	r2, #1
 8001546:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
		}
//		h_voltage += (new_hv - h_voltage) * 10 / 30;
		h_voltage = new_hv;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f8b3 2078 	ldrh.w	r2, [r3, #120]	; 0x78
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
	}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000108 	.word	0x20000108

08001564 <_ZN4ADC_22adc_injected_interruptEv>:

	void adc_injected_interrupt() {
 8001564:	b5b0      	push	{r4, r5, r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

		HAL_ADCEx_InjectedStop_IT (&hadc2);
 800156c:	4862      	ldr	r0, [pc, #392]	; (80016f8 <_ZN4ADC_22adc_injected_interruptEv+0x194>)
 800156e:	f004 fe09 	bl	8006184 <HAL_ADCEx_InjectedStop_IT>
		arr_current_S[j] = HAL_ADCEx_InjectedGetValue(&hadc2, PS);
 8001572:	2101      	movs	r1, #1
 8001574:	4860      	ldr	r0, [pc, #384]	; (80016f8 <_ZN4ADC_22adc_injected_interruptEv+0x194>)
 8001576:	f004 fe4f 	bl	8006218 <HAL_ADCEx_InjectedGetValue>
 800157a:	4602      	mov	r2, r0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001582:	b211      	sxth	r1, r2
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	330c      	adds	r3, #12
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	4413      	add	r3, r2
 800158c:	460a      	mov	r2, r1
 800158e:	80da      	strh	r2, [r3, #6]
		arr_current_A[j] = HAL_ADCEx_InjectedGetValue(&hadc2, phase_A);
 8001590:	2102      	movs	r1, #2
 8001592:	4859      	ldr	r0, [pc, #356]	; (80016f8 <_ZN4ADC_22adc_injected_interruptEv+0x194>)
 8001594:	f004 fe40 	bl	8006218 <HAL_ADCEx_InjectedGetValue>
 8001598:	4601      	mov	r1, r0
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80015a0:	461a      	mov	r2, r3
 80015a2:	b209      	sxth	r1, r1
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3218      	adds	r2, #24
 80015a8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		arr_current_C[j] = HAL_ADCEx_InjectedGetValue(&hadc2, phase_C);
 80015ac:	2103      	movs	r1, #3
 80015ae:	4852      	ldr	r0, [pc, #328]	; (80016f8 <_ZN4ADC_22adc_injected_interruptEv+0x194>)
 80015b0:	f004 fe32 	bl	8006218 <HAL_ADCEx_InjectedGetValue>
 80015b4:	4602      	mov	r2, r0
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80015bc:	b211      	sxth	r1, r2
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	3320      	adds	r3, #32
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	460a      	mov	r2, r1
 80015c8:	805a      	strh	r2, [r3, #2]
//		if(abs(new_hv - h_voltage) > 150) {  // 250 ~= 96V
//			error_HV = true;
//		}
//		h_voltage += (new_hv - h_voltage) * 10 / 30;

		measure = true;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87

		if(not work) {
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 80015d8:	f083 0301 	eor.w	r3, r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 808e 	beq.w	8001700 <_ZN4ADC_22adc_injected_interruptEv+0x19c>
			offset_I_S = 0;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
			offset_I_A = 0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
			offset_I_C = 0;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
			for (auto i = 0; i < 9; i++) {
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b08      	cmp	r3, #8
 8001604:	dc37      	bgt.n	8001676 <_ZN4ADC_22adc_injected_interruptEv+0x112>
				offset_I_S += arr_current_S[i];
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f9b3 30f4 	ldrsh.w	r3, [r3, #244]	; 0xf4
 800160c:	b29a      	uxth	r2, r3
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	330c      	adds	r3, #12
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	440b      	add	r3, r1
 8001618:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800161c:	b29b      	uxth	r3, r3
 800161e:	4413      	add	r3, r2
 8001620:	b29b      	uxth	r3, r3
 8001622:	b21a      	sxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
				offset_I_A += arr_current_A[i];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 8001630:	b29a      	uxth	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68f9      	ldr	r1, [r7, #12]
 8001636:	3118      	adds	r1, #24
 8001638:	f933 3011 	ldrsh.w	r3, [r3, r1, lsl #1]
 800163c:	b29b      	uxth	r3, r3
 800163e:	4413      	add	r3, r2
 8001640:	b29b      	uxth	r3, r3
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
				offset_I_C += arr_current_C[i];
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 8001650:	b29a      	uxth	r2, r3
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3320      	adds	r3, #32
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	440b      	add	r3, r1
 800165c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001660:	b29b      	uxth	r3, r3
 8001662:	4413      	add	r3, r2
 8001664:	b29b      	uxth	r3, r3
 8001666:	b21a      	sxth	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
			for (auto i = 0; i < 9; i++) {
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	3301      	adds	r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	e7c4      	b.n	8001600 <_ZN4ADC_22adc_injected_interruptEv+0x9c>
			}
			offset_I_S /= (9);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f9b3 30f4 	ldrsh.w	r3, [r3, #244]	; 0xf4
 800167c:	4a1f      	ldr	r2, [pc, #124]	; (80016fc <_ZN4ADC_22adc_injected_interruptEv+0x198>)
 800167e:	fb82 1203 	smull	r1, r2, r2, r3
 8001682:	1052      	asrs	r2, r2, #1
 8001684:	17db      	asrs	r3, r3, #31
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	b21a      	sxth	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
			offset_I_A /= (9);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 8001696:	4a19      	ldr	r2, [pc, #100]	; (80016fc <_ZN4ADC_22adc_injected_interruptEv+0x198>)
 8001698:	fb82 1203 	smull	r1, r2, r2, r3
 800169c:	1052      	asrs	r2, r2, #1
 800169e:	17db      	asrs	r3, r3, #31
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	b21a      	sxth	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
			offset_I_C /= (9);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 80016b0:	4a12      	ldr	r2, [pc, #72]	; (80016fc <_ZN4ADC_22adc_injected_interruptEv+0x198>)
 80016b2:	fb82 1203 	smull	r1, r2, r2, r3
 80016b6:	1052      	asrs	r2, r2, #1
 80016b8:	17db      	asrs	r3, r3, #31
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	b21a      	sxth	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8

			error_a = 0;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
			error_b = 0;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
			error_c = 0;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8

			over_current_s = 0;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
			over_current_a = 0;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
			over_current_c = 0;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80016f4:	e261      	b.n	8001bba <_ZN4ADC_22adc_injected_interruptEv+0x656>
 80016f6:	bf00      	nop
 80016f8:	20000138 	.word	0x20000138
 80016fc:	38e38e39 	.word	0x38e38e39

		} else if (work) {
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8001706:	2b00      	cmp	r3, #0
 8001708:	f000 8257 	beq.w	8001bba <_ZN4ADC_22adc_injected_interruptEv+0x656>

			arr_S[j] = abs(arr_current_S[j] - offset_I_S);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	330c      	adds	r3, #12
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4413      	add	r3, r2
 800171a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800171e:	461a      	mov	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f9b3 30f4 	ldrsh.w	r3, [r3, #244]	; 0xf4
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800172c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001736:	b211      	sxth	r1, r2
 8001738:	687a      	ldr	r2, [r7, #4]
 800173a:	3344      	adds	r3, #68	; 0x44
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4413      	add	r3, r2
 8001740:	460a      	mov	r2, r1
 8001742:	80da      	strh	r2, [r3, #6]
			arr_A[j] = abs(arr_current_A[j] - offset_I_A);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800174a:	461a      	mov	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3218      	adds	r2, #24
 8001750:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001754:	461a      	mov	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001762:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800176c:	b211      	sxth	r1, r2
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	3358      	adds	r3, #88	; 0x58
 8001772:	005b      	lsls	r3, r3, #1
 8001774:	4413      	add	r3, r2
 8001776:	460a      	mov	r2, r1
 8001778:	805a      	strh	r2, [r3, #2]
			arr_B[j] = abs(abs(arr_current_A[j] - offset_I_A) - abs(arr_current_C[j] - offset_I_C));
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001780:	461a      	mov	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3218      	adds	r2, #24
 8001786:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800178a:	461a      	mov	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 8001792:	1ad3      	subs	r3, r2, r3
 8001794:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001798:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80017a2:	6879      	ldr	r1, [r7, #4]
 80017a4:	3320      	adds	r3, #32
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	440b      	add	r3, r1
 80017aa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017ae:	4619      	mov	r1, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 80017b6:	1acb      	subs	r3, r1, r3
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	bfb8      	it	lt
 80017bc:	425b      	neglt	r3, r3
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80017c4:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80017ce:	b211      	sxth	r1, r2
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	3360      	adds	r3, #96	; 0x60
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	4413      	add	r3, r2
 80017d8:	460a      	mov	r2, r1
 80017da:	809a      	strh	r2, [r3, #4]
			arr_C[j] = abs(arr_current_C[j] - offset_I_C);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	3320      	adds	r3, #32
 80017e6:	005b      	lsls	r3, r3, #1
 80017e8:	4413      	add	r3, r2
 80017ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80017ee:	461a      	mov	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 80017fc:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001806:	461a      	mov	r2, r3
 8001808:	b209      	sxth	r1, r1
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	3250      	adds	r2, #80	; 0x50
 800180e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			a = (arr_current_A[j] - offset_I_A) * 10 / 21;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001818:	461a      	mov	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3218      	adds	r2, #24
 800181e:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 800182a:	1ad2      	subs	r2, r2, r3
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4ac4      	ldr	r2, [pc, #784]	; (8001b48 <_ZN4ADC_22adc_injected_interruptEv+0x5e4>)
 8001836:	fb82 1203 	smull	r1, r2, r2, r3
 800183a:	1092      	asrs	r2, r2, #2
 800183c:	17db      	asrs	r3, r3, #31
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	b21a      	sxth	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
			c = (arr_current_C[j] - offset_I_C) * 10 / 21;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	3320      	adds	r3, #32
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800185a:	461a      	mov	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 8001862:	1ad2      	subs	r2, r2, r3
 8001864:	4613      	mov	r3, r2
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	4413      	add	r3, r2
 800186a:	005b      	lsls	r3, r3, #1
 800186c:	4ab6      	ldr	r2, [pc, #728]	; (8001b48 <_ZN4ADC_22adc_injected_interruptEv+0x5e4>)
 800186e:	fb82 1203 	smull	r1, r2, r2, r3
 8001872:	1092      	asrs	r2, r2, #2
 8001874:	17db      	asrs	r3, r3, #31
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	b21a      	sxth	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
			b = -1 * (a + c);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 8001886:	b29a      	uxth	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 800188e:	b29b      	uxth	r3, r3
 8001890:	4413      	add	r3, r2
 8001892:	b29b      	uxth	r3, r3
 8001894:	425b      	negs	r3, r3
 8001896:	b29b      	uxth	r3, r3
 8001898:	b21a      	sxth	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c

//			if(abs(new_hv - h_voltage) > 250) {  // 250 ~= 96V
//				error_HV = true;
//			}

			if(arr_B[j] <= abs(offset_I_A - offset_I_C) and Km_check) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	3360      	adds	r3, #96	; 0x60
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	4413      	add	r3, r2
 80018ae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018b2:	461a      	mov	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f9b3 30f6 	ldrsh.w	r3, [r3, #246]	; 0xf6
 80018ba:	4619      	mov	r1, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f9b3 30f8 	ldrsh.w	r3, [r3, #248]	; 0xf8
 80018c2:	1acb      	subs	r3, r1, r3
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	bfb8      	it	lt
 80018c8:	425b      	neglt	r3, r3
 80018ca:	429a      	cmp	r2, r3
 80018cc:	dc15      	bgt.n	80018fa <_ZN4ADC_22adc_injected_interruptEv+0x396>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d010      	beq.n	80018fa <_ZN4ADC_22adc_injected_interruptEv+0x396>
				error_b++;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 80018de:	3301      	adds	r3, #1
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
				if(error_b > 6)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 80018ee:	2b06      	cmp	r3, #6
 80018f0:	d903      	bls.n	80018fa <_ZN4ADC_22adc_injected_interruptEv+0x396>
					error = true;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2201      	movs	r2, #1
 80018f6:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
			}

			if (arr_A[j] <= 5 and Km_check) {
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	3358      	adds	r3, #88	; 0x58
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	4413      	add	r3, r2
 8001908:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800190c:	2b05      	cmp	r3, #5
 800190e:	dc15      	bgt.n	800193c <_ZN4ADC_22adc_injected_interruptEv+0x3d8>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001916:	2b00      	cmp	r3, #0
 8001918:	d010      	beq.n	800193c <_ZN4ADC_22adc_injected_interruptEv+0x3d8>
				error_a++;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f893 30d6 	ldrb.w	r3, [r3, #214]	; 0xd6
 8001920:	3301      	adds	r3, #1
 8001922:	b2da      	uxtb	r2, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
				if (error_a > 6)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f893 30d6 	ldrb.w	r3, [r3, #214]	; 0xd6
 8001930:	2b06      	cmp	r3, #6
 8001932:	d903      	bls.n	800193c <_ZN4ADC_22adc_injected_interruptEv+0x3d8>
					error = true;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2201      	movs	r2, #1
 8001938:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
			}

			if (arr_C[j] <= 5 and Km_check) {
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001942:	461a      	mov	r2, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3250      	adds	r2, #80	; 0x50
 8001948:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800194c:	2b05      	cmp	r3, #5
 800194e:	dc15      	bgt.n	800197c <_ZN4ADC_22adc_injected_interruptEv+0x418>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001956:	2b00      	cmp	r3, #0
 8001958:	d010      	beq.n	800197c <_ZN4ADC_22adc_injected_interruptEv+0x418>
				error_c++;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001960:	3301      	adds	r3, #1
 8001962:	b2da      	uxtb	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
				if (error_c > 6)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8001970:	2b06      	cmp	r3, #6
 8001972:	d903      	bls.n	800197c <_ZN4ADC_22adc_injected_interruptEv+0x418>
					error = true;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
			}

			if (arr_S[j] / 21 >= max_current and Km_check) {
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	3344      	adds	r3, #68	; 0x44
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	4413      	add	r3, r2
 800198a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800198e:	4a6e      	ldr	r2, [pc, #440]	; (8001b48 <_ZN4ADC_22adc_injected_interruptEv+0x5e4>)
 8001990:	fb82 1203 	smull	r1, r2, r2, r3
 8001994:	1092      	asrs	r2, r2, #2
 8001996:	17db      	asrs	r3, r3, #31
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	b21b      	sxth	r3, r3
 800199c:	461a      	mov	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f8b3 30da 	ldrh.w	r3, [r3, #218]	; 0xda
 80019a4:	429a      	cmp	r2, r3
 80019a6:	db15      	blt.n	80019d4 <_ZN4ADC_22adc_injected_interruptEv+0x470>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d010      	beq.n	80019d4 <_ZN4ADC_22adc_injected_interruptEv+0x470>
				over_current_s++;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80019b8:	3301      	adds	r3, #1
 80019ba:	b2da      	uxtb	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
				if (over_current_s >= 4)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d903      	bls.n	80019d4 <_ZN4ADC_22adc_injected_interruptEv+0x470>
					over_cur_s = true;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
			}

			if (arr_A[j] / 21 >= max_current_phase and Km_check) {
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	3358      	adds	r3, #88	; 0x58
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4413      	add	r3, r2
 80019e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019e6:	4a58      	ldr	r2, [pc, #352]	; (8001b48 <_ZN4ADC_22adc_injected_interruptEv+0x5e4>)
 80019e8:	fb82 1203 	smull	r1, r2, r2, r3
 80019ec:	1092      	asrs	r2, r2, #2
 80019ee:	17db      	asrs	r3, r3, #31
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	b21b      	sxth	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 80019fc:	429a      	cmp	r2, r3
 80019fe:	db26      	blt.n	8001a4e <_ZN4ADC_22adc_injected_interruptEv+0x4ea>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d021      	beq.n	8001a4e <_ZN4ADC_22adc_injected_interruptEv+0x4ea>
				over_current_a++;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8001a10:	3301      	adds	r3, #1
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
				if (over_current_a >= 3) {
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d914      	bls.n	8001a4e <_ZN4ADC_22adc_injected_interruptEv+0x4ea>
					over_cur_phase++;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	b2da      	uxtb	r2, r3
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
					over_current_a = 0;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
					if(over_cur_phase >= 2) {
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d903      	bls.n	8001a4e <_ZN4ADC_22adc_injected_interruptEv+0x4ea>
						over_cur_a = true;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
					}
				}
			}

			if (arr_C[j] / 21 >= max_current_phase and Km_check) {
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001a54:	461a      	mov	r2, r3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	3250      	adds	r2, #80	; 0x50
 8001a5a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001a5e:	4a3a      	ldr	r2, [pc, #232]	; (8001b48 <_ZN4ADC_22adc_injected_interruptEv+0x5e4>)
 8001a60:	fb82 1203 	smull	r1, r2, r2, r3
 8001a64:	1092      	asrs	r2, r2, #2
 8001a66:	17db      	asrs	r3, r3, #31
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 8001a74:	429a      	cmp	r2, r3
 8001a76:	db26      	blt.n	8001ac6 <_ZN4ADC_22adc_injected_interruptEv+0x562>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d021      	beq.n	8001ac6 <_ZN4ADC_22adc_injected_interruptEv+0x562>
				over_current_c++;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
				if (over_current_c >= 3) {
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d914      	bls.n	8001ac6 <_ZN4ADC_22adc_injected_interruptEv+0x562>
					over_cur_phase++;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
					over_current_c = 0;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
					if(over_cur_phase >= 2)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d903      	bls.n	8001ac6 <_ZN4ADC_22adc_injected_interruptEv+0x562>
						over_cur_c = true;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
				}
			}

			new_r = (std::sqrt( std::pow((a - b / 2 - c / 2), 2) + std::pow( (b * 17 / 20 - c * 17 / 20), 2) ) * 2) / 3;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 8001acc:	4619      	mov	r1, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8001ad4:	0fda      	lsrs	r2, r3, #31
 8001ad6:	4413      	add	r3, r2
 8001ad8:	105b      	asrs	r3, r3, #1
 8001ada:	b21b      	sxth	r3, r3
 8001adc:	1aca      	subs	r2, r1, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8001ae4:	0fd9      	lsrs	r1, r3, #31
 8001ae6:	440b      	add	r3, r1
 8001ae8:	105b      	asrs	r3, r3, #1
 8001aea:	b21b      	sxth	r3, r3
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2102      	movs	r1, #2
 8001af0:	4618      	mov	r0, r3
 8001af2:	f002 fdf7 	bl	80046e4 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001af6:	4604      	mov	r4, r0
 8001af8:	460d      	mov	r5, r1
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8001b00:	461a      	mov	r2, r3
 8001b02:	4613      	mov	r3, r2
 8001b04:	011b      	lsls	r3, r3, #4
 8001b06:	4413      	add	r3, r2
 8001b08:	4a10      	ldr	r2, [pc, #64]	; (8001b4c <_ZN4ADC_22adc_injected_interruptEv+0x5e8>)
 8001b0a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b0e:	10d2      	asrs	r2, r2, #3
 8001b10:	17db      	asrs	r3, r3, #31
 8001b12:	1ad2      	subs	r2, r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	011b      	lsls	r3, r3, #4
 8001b20:	440b      	add	r3, r1
 8001b22:	490a      	ldr	r1, [pc, #40]	; (8001b4c <_ZN4ADC_22adc_injected_interruptEv+0x5e8>)
 8001b24:	fb81 0103 	smull	r0, r1, r1, r3
 8001b28:	10c9      	asrs	r1, r1, #3
 8001b2a:	17db      	asrs	r3, r3, #31
 8001b2c:	1a5b      	subs	r3, r3, r1
 8001b2e:	4413      	add	r3, r2
 8001b30:	2102      	movs	r1, #2
 8001b32:	4618      	mov	r0, r3
 8001b34:	f002 fdd6 	bl	80046e4 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fb78 	bl	8000234 <__adddf3>
 8001b44:	e004      	b.n	8001b50 <_ZN4ADC_22adc_injected_interruptEv+0x5ec>
 8001b46:	bf00      	nop
 8001b48:	30c30c31 	.word	0x30c30c31
 8001b4c:	66666667 	.word	0x66666667
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4610      	mov	r0, r2
 8001b56:	4619      	mov	r1, r3
 8001b58:	f008 fa56 	bl	800a008 <sqrt>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	f7fe fb68 	bl	8000234 <__adddf3>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4610      	mov	r0, r2
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f04f 0200 	mov.w	r2, #0
 8001b70:	4b2b      	ldr	r3, [pc, #172]	; (8001c20 <_ZN4ADC_22adc_injected_interruptEv+0x6bc>)
 8001b72:	f7fe fe3f 	bl	80007f4 <__aeabi_ddiv>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4610      	mov	r0, r2
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	f7fe ffbf 	bl	8000b00 <__aeabi_d2iz>
 8001b82:	4603      	mov	r3, r0
 8001b84:	b21a      	sxth	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82

			r += (new_r - r) / 4;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8001ba2:	1acb      	subs	r3, r1, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	da00      	bge.n	8001baa <_ZN4ADC_22adc_injected_interruptEv+0x646>
 8001ba8:	3303      	adds	r3, #3
 8001baa:	109b      	asrs	r3, r3, #2
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	4413      	add	r3, r2
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	b21a      	sxth	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		}

		if (j < 8) j++;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001bc0:	2b07      	cmp	r3, #7
 8001bc2:	d808      	bhi.n	8001bd6 <_ZN4ADC_22adc_injected_interruptEv+0x672>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
//			} else
//				second_half = true;
		}
//		if(m < 15) m++;
//		else m = 0;
	}
 8001bd4:	e01f      	b.n	8001c16 <_ZN4ADC_22adc_injected_interruptEv+0x6b2>
			j = 0;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			error_a = 0;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
			error_b = 0;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
			error_c = 0;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
			over_current_s = 0;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
			over_current_a = 0;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
			over_current_c = 0;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
				over_cur_phase = 0;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
	}
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40080000 	.word	0x40080000

08001c24 <_ZN12InterruptingC1Ev>:
struct Interrupting
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <_ZN12InterruptingC1Ev+0x1c>)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bc80      	pop	{r7}
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	0800b060 	.word	0x0800b060

08001c44 <_ZN4ADC_13ADC_interruptC1ERS_>:

	using Parent = ADC_;

	struct ADC_interrupt : Interrupting {
		Parent &parent;
		ADC_interrupt(Parent &parent) :
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ffe7 	bl	8001c24 <_ZN12InterruptingC1Ev>
 8001c56:	4a09      	ldr	r2, [pc, #36]	; (8001c7c <_ZN4ADC_13ADC_interruptC1ERS_+0x38>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	605a      	str	r2, [r3, #4]
			parent.adc_callback.subscribe(this);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	4611      	mov	r1, r2
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff fc33 	bl	80014d6 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	0800b054 	.word	0x0800b054

08001c80 <_ZN4ADC_13ADC_interrupt9interruptEv>:
		void interrupt() override {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
			parent.adc_interrupt();
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff fc3f 	bl	8001510 <_ZN4ADC_13adc_interruptEv>
		}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
	...

08001c9c <_ZN4ADC_17ADC_INJ_interruptC1ERS_>:
	} adc_ { *this };

	struct ADC_INJ_interrupt : Interrupting {
		Parent &parent;
		ADC_INJ_interrupt(Parent &parent) :
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ffbb 	bl	8001c24 <_ZN12InterruptingC1Ev>
 8001cae:	4a09      	ldr	r2, [pc, #36]	; (8001cd4 <_ZN4ADC_17ADC_INJ_interruptC1ERS_+0x38>)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	683a      	ldr	r2, [r7, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
			parent.adc_injected_callback.subscribe(this);
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff fc07 	bl	80014d6 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	0800b048 	.word	0x0800b048

08001cd8 <_ZN4ADC_17ADC_INJ_interrupt9interruptEv>:
		void interrupt() override {
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
			parent.adc_injected_interrupt();
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fc3d 	bl	8001564 <_ZN4ADC_22adc_injected_interruptEv>
		}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <_ZN4ADC_C1ER9InterruptS1_ht>:
	} adc_injected_ { *this };

public:

	ADC_(Interrupt& adc_callback, Interrupt& adc_injected_callback, uint8_t qty_channel, uint16_t time_refresh)
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	70fb      	strb	r3, [r7, #3]
    : adc_callback {adc_callback}
    , adc_injected_callback {adc_injected_callback}
    , qty_channel  {qty_channel}
    , time_refresh {time_refresh}
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff fb1f 	bl	8001348 <_ZN14TickSubscriberC1Ev>
 8001d0a:	4a74      	ldr	r2, [pc, #464]	; (8001edc <_ZN4ADC_C1ER9InterruptS1_ht+0x1e8>)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	68ba      	ldr	r2, [r7, #8]
 8001d14:	609a      	str	r2, [r3, #8]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	60da      	str	r2, [r3, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	78fa      	ldrb	r2, [r7, #3]
 8001d20:	741a      	strb	r2, [r3, #16]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	8b3a      	ldrh	r2, [r7, #24]
 8001d26:	825a      	strh	r2, [r3, #18]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	829a      	strh	r2, [r3, #20]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	331e      	adds	r3, #30
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	821a      	strh	r2, [r3, #16]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	3330      	adds	r3, #48	; 0x30
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	821a      	strh	r2, [r3, #16]
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	3342      	adds	r3, #66	; 0x42
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
 8001d5c:	821a      	strh	r2, [r3, #16]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	3354      	adds	r3, #84	; 0x54
 8001d62:	2220      	movs	r2, #32
 8001d64:	2100      	movs	r1, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f009 f8cc 	bl	800af04 <memset>
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	2200      	movs	r2, #0
 8001d78:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	2200      	movs	r2, #0
 8001df8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	338e      	adds	r3, #142	; 0x8e
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	821a      	strh	r2, [r3, #16]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	33a0      	adds	r3, #160	; 0xa0
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	821a      	strh	r2, [r3, #16]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	33b2      	adds	r3, #178	; 0xb2
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	821a      	strh	r2, [r3, #16]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	33c4      	adds	r3, #196	; 0xc4
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	821a      	strh	r2, [r3, #16]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2214      	movs	r2, #20
 8001e58:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2214      	movs	r2, #20
 8001e78:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	33e4      	adds	r3, #228	; 0xe4
 8001e90:	68f9      	ldr	r1, [r7, #12]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff fed6 	bl	8001c44 <_ZN4ADC_13ADC_interruptC1ERS_>
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	33ec      	adds	r3, #236	; 0xec
 8001e9c:	68f9      	ldr	r1, [r7, #12]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fefc 	bl	8001c9c <_ZN4ADC_17ADC_INJ_interruptC1ERS_>
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
	{
		subscribed = false;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	711a      	strb	r2, [r3, #4]
		if (time_refresh > 0)
 8001ec2:	8b3b      	ldrh	r3, [r7, #24]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d003      	beq.n	8001ed0 <_ZN4ADC_C1ER9InterruptS1_ht+0x1dc>
		  subscribe();
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff f9fc 	bl	80012c8 <_ZN14TickSubscriber9subscribeEv>
	}
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3710      	adds	r7, #16
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	0800b03c 	.word	0x0800b03c

08001ee0 <_ZN4ADC_14measure_offsetEv>:

	int16_t offset_I_S{0};
	int16_t offset_I_A{0};
	int16_t offset_I_C{0};

	void measure_offset() {
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
		work = false;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
	}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bc80      	pop	{r7}
 8001ef8:	4770      	bx	lr

08001efa <_ZN4ADC_13measure_valueEv>:

	void measure_value() {
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
		work = true;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
	}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bc80      	pop	{r7}
 8001f12:	4770      	bx	lr

08001f14 <_ZN4ADC_ixEh>:

	uint16_t operator[](uint8_t i) {
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
		return buffer[i];
 8001f20:	78fb      	ldrb	r3, [r7, #3]
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	3308      	adds	r3, #8
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	4413      	add	r3, r2
 8001f2a:	88db      	ldrh	r3, [r3, #6]
	}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <_ZN4ADC_5valueEh>:

	uint16_t value(uint8_t i) {
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	70fb      	strb	r3, [r7, #3]
		if (i == PS)
 8001f42:	78fb      	ldrb	r3, [r7, #3]
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d10a      	bne.n	8001f5e <_ZN4ADC_5valueEh+0x28>
			return arr_current_S[j];
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	330c      	adds	r3, #12
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4413      	add	r3, r2
 8001f56:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	e01b      	b.n	8001f96 <_ZN4ADC_5valueEh+0x60>
		if (i == phase_A)
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d109      	bne.n	8001f78 <_ZN4ADC_5valueEh+0x42>
			return arr_current_A[j];
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3218      	adds	r2, #24
 8001f70:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	e00e      	b.n	8001f96 <_ZN4ADC_5valueEh+0x60>
		if (i == phase_C)
 8001f78:	78fb      	ldrb	r3, [r7, #3]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d10a      	bne.n	8001f94 <_ZN4ADC_5valueEh+0x5e>
			return arr_current_C[j];
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	3320      	adds	r3, #32
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	e000      	b.n	8001f96 <_ZN4ADC_5valueEh+0x60>
		return 0;
 8001f94:	2300      	movs	r3, #0
//		if (i == HV)
//			return h_voltage;
	}
 8001f96:	4618      	mov	r0, r3
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <_ZN4ADC_7currentEv>:

	uint16_t current(){
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
		return r;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8001fae:	b29b      	uxth	r3, r3
	}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr

08001fba <_ZN4ADC_8value_HVEv>:

	uint16_t value_HV() {
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
		return h_voltage;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
	}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bc80      	pop	{r7}
 8001fd0:	4770      	bx	lr

08001fd2 <_ZN4ADC_13reset_measureEv>:

	bool is_measure() { return measure; }
	void reset_measure() { measure = false; }
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr

08001fec <_ZN4ADC_11reset_errorEv>:
	bool is_error(){return error;}
	void reset_error(){error = false;}
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr

08002006 <_ZN4ADC_9is_over_sEv>:
	bool is_over_s(){return over_cur_s;}
 8002006:	b480      	push	{r7}
 8002008:	b083      	sub	sp, #12
 800200a:	af00      	add	r7, sp, #0
 800200c:	6078      	str	r0, [r7, #4]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr

0800201e <_ZN4ADC_12reset_over_sEv>:
	void reset_over_s(){over_cur_s = false;}
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <_ZN4ADC_9is_over_aEv>:
	bool is_over_a(){return over_cur_a;}
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 308a 	ldrb.w	r3, [r3, #138]	; 0x8a
 8002046:	4618      	mov	r0, r3
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	bc80      	pop	{r7}
 800204e:	4770      	bx	lr

08002050 <_ZN4ADC_12reset_over_aEv>:
	void reset_over_a(){over_cur_a = false;}
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr

0800206a <_ZN4ADC_9is_over_cEv>:
	bool is_over_c(){return over_cur_c;}
 800206a:	b480      	push	{r7}
 800206c:	b083      	sub	sp, #12
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 308b 	ldrb.w	r3, [r3, #139]	; 0x8b
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr

08002082 <_ZN4ADC_12reset_over_cEv>:
	void reset_over_c(){over_cur_c = false;}
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
 8002092:	bf00      	nop
 8002094:	370c      	adds	r7, #12
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr

0800209c <_ZN4ADC_11is_error_HVEv>:
	bool is_error_HV(){return error_HV;}
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr

080020b4 <_ZN4ADC_14reset_error_HVEv>:
	void reset_error_HV(){error_HV = false;}
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 80020c4:	bf00      	nop
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bc80      	pop	{r7}
 80020cc:	4770      	bx	lr

080020ce <_ZN4ADC_7what_KmEt>:
	void what_Km(uint16_t k) {Km_check = k > 50 ? true : false;}
 80020ce:	b480      	push	{r7}
 80020d0:	b083      	sub	sp, #12
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
 80020d6:	460b      	mov	r3, r1
 80020d8:	807b      	strh	r3, [r7, #2]
 80020da:	887b      	ldrh	r3, [r7, #2]
 80020dc:	2b32      	cmp	r3, #50	; 0x32
 80020de:	bf8c      	ite	hi
 80020e0:	2301      	movhi	r3, #1
 80020e2:	2300      	movls	r3, #0
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
	...

080020f8 <_ZN4ADC_6notifyEv>:

	void notify(){
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
		if (time++ >= time_refresh) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	8a9b      	ldrh	r3, [r3, #20]
 8002104:	1c5a      	adds	r2, r3, #1
 8002106:	b291      	uxth	r1, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	8291      	strh	r1, [r2, #20]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	8a52      	ldrh	r2, [r2, #18]
 8002110:	4293      	cmp	r3, r2
 8002112:	bf2c      	ite	cs
 8002114:	2301      	movcs	r3, #1
 8002116:	2300      	movcc	r3, #0
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00b      	beq.n	8002136 <_ZN4ADC_6notifyEv+0x3e>
		   time = 0;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	829a      	strh	r2, [r3, #20]
		   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, qty_channel);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f103 0116 	add.w	r1, r3, #22
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	7c1b      	ldrb	r3, [r3, #16]
 800212e:	461a      	mov	r2, r3
 8002130:	480d      	ldr	r0, [pc, #52]	; (8002168 <_ZN4ADC_6notifyEv+0x70>)
 8002132:	f003 fb41 	bl	80057b8 <HAL_ADC_Start_DMA>
		}
		if( not time % 100 and not work)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	8a9b      	ldrh	r3, [r3, #20]
 800213a:	2b00      	cmp	r3, #0
 800213c:	bf0c      	ite	eq
 800213e:	2301      	moveq	r3, #1
 8002140:	2300      	movne	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00a      	beq.n	800215e <_ZN4ADC_6notifyEv+0x66>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 800214e:	f083 0301 	eor.w	r3, r3, #1
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <_ZN4ADC_6notifyEv+0x66>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 8002158:	4804      	ldr	r0, [pc, #16]	; (800216c <_ZN4ADC_6notifyEv+0x74>)
 800215a:	f003 ff85 	bl	8006068 <HAL_ADCEx_InjectedStart_IT>
	}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000108 	.word	0x20000108
 800216c:	20000138 	.word	0x20000138

08002170 <_ZN4ADC_15set_max_currentEt>:

	void set_max_current(uint16_t v){
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	460b      	mov	r3, r1
 800217a:	807b      	strh	r3, [r7, #2]
		max_current = v;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	887a      	ldrh	r2, [r7, #2]
 8002180:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
	}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	bc80      	pop	{r7}
 800218c:	4770      	bx	lr

0800218e <_ZN4ADC_21set_max_current_phaseEt>:

	void set_max_current_phase(uint16_t v){
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	460b      	mov	r3, r1
 8002198:	807b      	strh	r3, [r7, #2]
		max_current_phase = v;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	887a      	ldrh	r2, [r7, #2]
 800219e:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
	}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bc80      	pop	{r7}
 80021aa:	4770      	bx	lr

080021ac <HAL_ADC_ConvCpltCallback>:
};

Interrupt adc_callback;
Interrupt adc_injected_callback;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef * hadc){
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a04      	ldr	r2, [pc, #16]	; (80021cc <HAL_ADC_ConvCpltCallback+0x20>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d102      	bne.n	80021c4 <HAL_ADC_ConvCpltCallback+0x18>
	{
		adc_callback.interrupt();
 80021be:	4804      	ldr	r0, [pc, #16]	; (80021d0 <HAL_ADC_ConvCpltCallback+0x24>)
 80021c0:	f7ff f996 	bl	80014f0 <_ZN9Interrupt9interruptEv>
	}
}
 80021c4:	bf00      	nop
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40012400 	.word	0x40012400
 80021d0:	20000350 	.word	0x20000350

080021d4 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC2) //check if the interrupt comes from ACD2
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a04      	ldr	r2, [pc, #16]	; (80021f4 <HAL_ADCEx_InjectedConvCpltCallback+0x20>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d102      	bne.n	80021ec <HAL_ADCEx_InjectedConvCpltCallback+0x18>
	{
		adc_injected_callback.interrupt();
 80021e6:	4804      	ldr	r0, [pc, #16]	; (80021f8 <HAL_ADCEx_InjectedConvCpltCallback+0x24>)
 80021e8:	f7ff f982 	bl	80014f0 <_ZN9Interrupt9interruptEv>
	}
}
 80021ec:	bf00      	nop
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40012800 	.word	0x40012800
 80021f8:	20000354 	.word	0x20000354

080021fc <_ZN3PinC1EP12GPIO_TypeDeft>:
	GPIO_TypeDef* port;
	uint16_t n;

public:

	Pin (GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	4613      	mov	r3, r2
 8002208:	80fb      	strh	r3, [r7, #6]
	    port = GPIOx;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	68ba      	ldr	r2, [r7, #8]
 800220e:	601a      	str	r2, [r3, #0]
	    n = GPIO_Pin;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	88fa      	ldrh	r2, [r7, #6]
 8002214:	809a      	strh	r2, [r3, #4]
	  }
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	4618      	mov	r0, r3
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr

08002222 <_ZN3Pin3setEv>:

	  Pin(){}

	  void set()   {HAL_GPIO_WritePin(port, n, GPIO_PIN_SET);}
 8002222:	b580      	push	{r7, lr}
 8002224:	b082      	sub	sp, #8
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6818      	ldr	r0, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	889b      	ldrh	r3, [r3, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	4619      	mov	r1, r3
 8002236:	f005 f904 	bl	8007442 <HAL_GPIO_WritePin>
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <_ZN3Pin5clearEv>:
	  void clear() {HAL_GPIO_WritePin (port, n, GPIO_PIN_RESET);}
 8002242:	b580      	push	{r7, lr}
 8002244:	b082      	sub	sp, #8
 8002246:	af00      	add	r7, sp, #0
 8002248:	6078      	str	r0, [r7, #4]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6818      	ldr	r0, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	889b      	ldrh	r3, [r3, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	4619      	mov	r1, r3
 8002256:	f005 f8f4 	bl	8007442 <HAL_GPIO_WritePin>
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}

08002262 <_ZN3Pin6is_setEv>:
	  bool is_set(){return HAL_GPIO_ReadPin(port, n);}
 8002262:	b580      	push	{r7, lr}
 8002264:	b082      	sub	sp, #8
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	889b      	ldrh	r3, [r3, #4]
 8002272:	4619      	mov	r1, r3
 8002274:	4610      	mov	r0, r2
 8002276:	f005 f8cd 	bl	8007414 <HAL_GPIO_ReadPin>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	bf14      	ite	ne
 8002280:	2301      	movne	r3, #1
 8002282:	2300      	moveq	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	4618      	mov	r0, r3
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}

0800228e <_ZN3PinaSEb>:

	  void toggle() {
		  HAL_GPIO_TogglePin(port, n);
	  }

	  bool operator=(bool v)
 800228e:	b580      	push	{r7, lr}
 8002290:	b082      	sub	sp, #8
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
 8002296:	460b      	mov	r3, r1
 8002298:	70fb      	strb	r3, [r7, #3]
	  {
	      v ? set() : clear();
 800229a:	78fb      	ldrb	r3, [r7, #3]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <_ZN3PinaSEb+0x1a>
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f7ff ffbe 	bl	8002222 <_ZN3Pin3setEv>
 80022a6:	e002      	b.n	80022ae <_ZN3PinaSEb+0x20>
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f7ff ffca 	bl	8002242 <_ZN3Pin5clearEv>
	      return v;
 80022ae:	78fb      	ldrb	r3, [r7, #3]
	  }
 80022b0:	4618      	mov	r0, r3
 80022b2:	3708      	adds	r7, #8
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <_ZN3PincvbEv>:
	  {
	     if (v)
	        toggle();
	  }

	  operator bool() {return is_set();}
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff ffce 	bl	8002262 <_ZN3Pin6is_setEv>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4618      	mov	r0, r3
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <_ZN3NTCC1Ev>:
    float T_formula; //25   .
    float Temp_formula;

public:

    NTC()
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    {
      R_formula = 10000;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4a05      	ldr	r2, [pc, #20]	; (80022f0 <_ZN3NTCC1Ev+0x20>)
 80022dc:	605a      	str	r2, [r3, #4]
      T_formula  =298.15;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <_ZN3NTCC1Ev+0x24>)
 80022e2:	609a      	str	r2, [r3, #8]
    }
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr
 80022f0:	461c4000 	.word	0x461c4000
 80022f4:	43951333 	.word	0x43951333

080022f8 <_ZN3NTCclEt>:

    uint16_t operator() (uint16_t adc)
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
    {
      //    
        Om_float = (float)4095 - adc;
 8002304:	887b      	ldrh	r3, [r7, #2]
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fcdc 	bl	8000cc4 <__aeabi_i2f>
 800230c:	4603      	mov	r3, r0
 800230e:	4619      	mov	r1, r3
 8002310:	482d      	ldr	r0, [pc, #180]	; (80023c8 <_ZN3NTCclEt+0xd0>)
 8002312:	f7fe fc21 	bl	8000b58 <__aeabi_fsub>
 8002316:	4603      	mov	r3, r0
 8002318:	461a      	mov	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	601a      	str	r2, [r3, #0]
        Om_float = adc / Om_float;
 800231e:	887b      	ldrh	r3, [r7, #2]
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe fccf 	bl	8000cc4 <__aeabi_i2f>
 8002326:	4602      	mov	r2, r0
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4619      	mov	r1, r3
 800232e:	4610      	mov	r0, r2
 8002330:	f7fe fdd0 	bl	8000ed4 <__aeabi_fdiv>
 8002334:	4603      	mov	r3, r0
 8002336:	461a      	mov	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	601a      	str	r2, [r3, #0]
        Om_float = Om_float * RESESTIVE_TEMPERATUR_SCHOULDER;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4922      	ldr	r1, [pc, #136]	; (80023cc <_ZN3NTCclEt+0xd4>)
 8002342:	4618      	mov	r0, r3
 8002344:	f7fe fd12 	bl	8000d6c <__aeabi_fmul>
 8002348:	4603      	mov	r3, r0
 800234a:	461a      	mov	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	601a      	str	r2, [r3, #0]
        //   T1 = 1 / ((ln(R1)  ln(R2)) / B + 1 / T2) .
        Temp_formula = (1 / ( (log1pf(Om_float) - log1pf(R_formula)) / B_T_1_2 + 1 / T_formula));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f007 fc6b 	bl	8009c30 <log1pf>
 800235a:	4604      	mov	r4, r0
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4618      	mov	r0, r3
 8002362:	f007 fc65 	bl	8009c30 <log1pf>
 8002366:	4603      	mov	r3, r0
 8002368:	4619      	mov	r1, r3
 800236a:	4620      	mov	r0, r4
 800236c:	f7fe fbf4 	bl	8000b58 <__aeabi_fsub>
 8002370:	4603      	mov	r3, r0
 8002372:	4917      	ldr	r1, [pc, #92]	; (80023d0 <_ZN3NTCclEt+0xd8>)
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe fdad 	bl	8000ed4 <__aeabi_fdiv>
 800237a:	4603      	mov	r3, r0
 800237c:	461c      	mov	r4, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	4619      	mov	r1, r3
 8002384:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002388:	f7fe fda4 	bl	8000ed4 <__aeabi_fdiv>
 800238c:	4603      	mov	r3, r0
 800238e:	4619      	mov	r1, r3
 8002390:	4620      	mov	r0, r4
 8002392:	f7fe fbe3 	bl	8000b5c <__addsf3>
 8002396:	4603      	mov	r3, r0
 8002398:	4619      	mov	r1, r3
 800239a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800239e:	f7fe fd99 	bl	8000ed4 <__aeabi_fdiv>
 80023a2:	4603      	mov	r3, r0
 80023a4:	461a      	mov	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	60da      	str	r2, [r3, #12]
        return (int16_t)Temp_formula - 273;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe feb8 	bl	8001124 <__aeabi_f2iz>
 80023b4:	4603      	mov	r3, r0
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 80023be:	b29b      	uxth	r3, r3
    }
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd90      	pop	{r4, r7, pc}
 80023c8:	457ff000 	.word	0x457ff000
 80023cc:	461c4000 	.word	0x461c4000
 80023d0:	45790000 	.word	0x45790000

080023d4 <HAL_UART_TxCpltCallback>:

Interrupt interrupt_dma;
Interrupt interrupt_uart;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a04      	ldr	r2, [pc, #16]	; (80023f4 <HAL_UART_TxCpltCallback+0x20>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d102      	bne.n	80023ec <HAL_UART_TxCpltCallback+0x18>
		interrupt_dma.interrupt();
 80023e6:	4804      	ldr	r0, [pc, #16]	; (80023f8 <HAL_UART_TxCpltCallback+0x24>)
 80023e8:	f7ff f882 	bl	80014f0 <_ZN9Interrupt9interruptEv>
	}
}
 80023ec:	bf00      	nop
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40004800 	.word	0x40004800
 80023f8:	20000358 	.word	0x20000358

080023fc <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	460b      	mov	r3, r1
 8002406:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART3) {
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a04      	ldr	r2, [pc, #16]	; (8002420 <HAL_UARTEx_RxEventCallback+0x24>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d102      	bne.n	8002418 <HAL_UARTEx_RxEventCallback+0x1c>
		interrupt_uart.interrupt();
 8002412:	4804      	ldr	r0, [pc, #16]	; (8002424 <HAL_UARTEx_RxEventCallback+0x28>)
 8002414:	f7ff f86c 	bl	80014f0 <_ZN9Interrupt9interruptEv>
	}
}
 8002418:	bf00      	nop
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40004800 	.word	0x40004800
 8002424:	2000035c 	.word	0x2000035c

08002428 <_ZN9ContactorC1ER4ADC_R7ServiceI7In_data8Out_dataE>:
	bool on_off{false};
	bool enable{false};

public:

	Contactor(ADC_& adc, Service<In_data, Out_data>& service) : adc{adc}, service{service} {}
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	605a      	str	r2, [r3, #4]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	3308      	adds	r3, #8
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe ff91 	bl	800136c <_ZN5TimerC1Ev>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	761a      	strb	r2, [r3, #24]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2200      	movs	r2, #0
 8002454:	765a      	strb	r2, [r3, #25]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	769a      	strb	r2, [r3, #26]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	4618      	mov	r0, r3
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_ZN9Contactor5startEv>:

	void start(){
 8002466:	b580      	push	{r7, lr}
 8002468:	b082      	sub	sp, #8
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
		on_off = true;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	765a      	strb	r2, [r3, #25]
		enable = false;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	769a      	strb	r2, [r3, #26]
		timer.stop();
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3308      	adds	r3, #8
 800247e:	4618      	mov	r0, r3
 8002480:	f7fe fff1 	bl	8001466 <_ZN5Timer4stopEv>
	}
 8002484:	bf00      	nop
 8002486:	3708      	adds	r7, #8
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <_ZN9Contactor4stopEv>:

	void stop(){
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
		TIM4->CCR1 = 0;
 8002494:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <_ZN9Contactor4stopEv+0x34>)
 8002496:	2200      	movs	r2, #0
 8002498:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800249a:	2100      	movs	r1, #0
 800249c:	4809      	ldr	r0, [pc, #36]	; (80024c4 <_ZN9Contactor4stopEv+0x38>)
 800249e:	f005 fea1 	bl	80081e4 <HAL_TIM_PWM_Stop>
		enable = false;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	769a      	strb	r2, [r3, #26]
		on_off = false;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	765a      	strb	r2, [r3, #25]
		timer.stop();
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	3308      	adds	r3, #8
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7fe ffd7 	bl	8001466 <_ZN5Timer4stopEv>
	}
 80024b8:	bf00      	nop
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40000800 	.word	0x40000800
 80024c4:	2000023c 	.word	0x2000023c

080024c8 <_ZN9Contactor5is_onEv>:

	bool is_on() {
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
		return on;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	7e1b      	ldrb	r3, [r3, #24]
	}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr
	...

080024e0 <_ZN9ContactorclEv>:

	void operator()(){
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
		if(on_off and not enable and service.outData.high_voltage >= 300) {
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	7e5b      	ldrb	r3, [r3, #25]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d042      	beq.n	8002576 <_ZN9ContactorclEv+0x96>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	7e9b      	ldrb	r3, [r3, #26]
 80024f4:	f083 0301 	eor.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d03b      	beq.n	8002576 <_ZN9ContactorclEv+0x96>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002506:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800250a:	d334      	bcc.n	8002576 <_ZN9ContactorclEv+0x96>
			HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800250c:	2100      	movs	r1, #0
 800250e:	4836      	ldr	r0, [pc, #216]	; (80025e8 <_ZN9ContactorclEv+0x108>)
 8002510:	f005 fdae 	bl	8008070 <HAL_TIM_PWM_Start>
			TIM4->CCR1 = 1799;
 8002514:	4b35      	ldr	r3, [pc, #212]	; (80025ec <_ZN9ContactorclEv+0x10c>)
 8002516:	f240 7207 	movw	r2, #1799	; 0x707
 800251a:	635a      	str	r2, [r3, #52]	; 0x34
			if(is_on() and not timer.isCount()) {
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff ffd3 	bl	80024c8 <_ZN9Contactor5is_onEv>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00c      	beq.n	8002542 <_ZN9ContactorclEv+0x62>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3308      	adds	r3, #8
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe ffc7 	bl	80014c0 <_ZN5Timer7isCountEv>
 8002532:	4603      	mov	r3, r0
 8002534:	f083 0301 	eor.w	r3, r3, #1
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <_ZN9ContactorclEv+0x62>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <_ZN9ContactorclEv+0x64>
 8002542:	2300      	movs	r3, #0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d006      	beq.n	8002556 <_ZN9ContactorclEv+0x76>
				timer.start(1000);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3308      	adds	r3, #8
 800254c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe ff5b 	bl	800140c <_ZN5Timer5startEm>
			}

			if(timer.done()){
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	3308      	adds	r3, #8
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe ff92 	bl	8001484 <_ZN5Timer4doneEv>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d007      	beq.n	8002576 <_ZN9ContactorclEv+0x96>
				timer.stop();
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3308      	adds	r3, #8
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe ff7b 	bl	8001466 <_ZN5Timer4stopEv>
				enable = true;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	769a      	strb	r2, [r3, #26]
			}
		}

		if(enable){
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7e9b      	ldrb	r3, [r3, #26]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d023      	beq.n	80025c6 <_ZN9ContactorclEv+0xe6>
			if(service.outData.voltage_board > 240) TIM4->CCR1 = 900;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 8002586:	2bf0      	cmp	r3, #240	; 0xf0
 8002588:	d904      	bls.n	8002594 <_ZN9ContactorclEv+0xb4>
 800258a:	4b18      	ldr	r3, [pc, #96]	; (80025ec <_ZN9ContactorclEv+0x10c>)
 800258c:	f44f 7261 	mov.w	r2, #900	; 0x384
 8002590:	635a      	str	r2, [r3, #52]	; 0x34
 8002592:	e018      	b.n	80025c6 <_ZN9ContactorclEv+0xe6>
			else if (service.outData.voltage_board < 200) TIM4->CCR1 = 1799;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 800259c:	2bc7      	cmp	r3, #199	; 0xc7
 800259e:	d804      	bhi.n	80025aa <_ZN9ContactorclEv+0xca>
 80025a0:	4b12      	ldr	r3, [pc, #72]	; (80025ec <_ZN9ContactorclEv+0x10c>)
 80025a2:	f240 7207 	movw	r2, #1799	; 0x707
 80025a6:	635a      	str	r2, [r3, #52]	; 0x34
 80025a8:	e00d      	b.n	80025c6 <_ZN9ContactorclEv+0xe6>
			else
				TIM4->CCR1 = 5220 - 18 * service.outData.voltage_board;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80025b2:	461a      	mov	r2, r3
 80025b4:	f06f 0311 	mvn.w	r3, #17
 80025b8:	fb03 f302 	mul.w	r3, r3, r2
 80025bc:	f503 53a3 	add.w	r3, r3, #5216	; 0x1460
 80025c0:	3304      	adds	r3, #4
 80025c2:	4a0a      	ldr	r2, [pc, #40]	; (80025ec <_ZN9ContactorclEv+0x10c>)
 80025c4:	6353      	str	r3, [r2, #52]	; 0x34
		}

		on = HAL_GPIO_ReadPin(GPIOD, Contactor_Pin);
 80025c6:	2104      	movs	r1, #4
 80025c8:	4809      	ldr	r0, [pc, #36]	; (80025f0 <_ZN9ContactorclEv+0x110>)
 80025ca:	f004 ff23 	bl	8007414 <HAL_GPIO_ReadPin>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf14      	ite	ne
 80025d4:	2301      	movne	r3, #1
 80025d6:	2300      	moveq	r3, #0
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	761a      	strb	r2, [r3, #24]
	}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	2000023c 	.word	0x2000023c
 80025ec:	40000800 	.word	0x40000800
 80025f0:	40011400 	.word	0x40011400

080025f4 <_ZN9Convertor14TIM3_interruptC1ERS_>:

	using Parent = Convertor;

	struct TIM3_interrupt: Interrupting {
		Parent &parent;
		TIM3_interrupt(Parent &parent) :
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fb0f 	bl	8001c24 <_ZN12InterruptingC1Ev>
 8002606:	4a09      	ldr	r2, [pc, #36]	; (800262c <_ZN9Convertor14TIM3_interruptC1ERS_+0x38>)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	601a      	str	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	605a      	str	r2, [r3, #4]
			parent.period_callback.subscribe(this);
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	4611      	mov	r1, r2
 800261a:	4618      	mov	r0, r3
 800261c:	f7fe ff5b 	bl	80014d6 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4618      	mov	r0, r3
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	0800b018 	.word	0x0800b018

08002630 <_ZN9Convertor14TIM3_interrupt9interruptEv>:
		void interrupt() override {
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
			parent.period_interrupt();
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4618      	mov	r0, r3
 800263e:	f000 f805 	bl	800264c <_ZN9Convertor16period_interruptEv>
		}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <_ZN9Convertor16period_interruptEv>:
//		void interrupt() override {
//			parent.comparator_interrupt();
//		}
//	} adc_comparator_ { *this };

	void period_interrupt(){
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]

//		condens = 1;

		TIM1->CCR1 = Km * sin_table[k++] / 1000;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8002660:	1c59      	adds	r1, r3, #1
 8002662:	b2c8      	uxtb	r0, r1
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	f881 00c1 	strb.w	r0, [r1, #193]	; 0xc1
 800266a:	4619      	mov	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	313c      	adds	r1, #60	; 0x3c
 8002670:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002674:	fb03 f302 	mul.w	r3, r3, r2
 8002678:	4a35      	ldr	r2, [pc, #212]	; (8002750 <_ZN9Convertor16period_interruptEv+0x104>)
 800267a:	4936      	ldr	r1, [pc, #216]	; (8002754 <_ZN9Convertor16period_interruptEv+0x108>)
 800267c:	fba1 1303 	umull	r1, r3, r1, r3
 8002680:	099b      	lsrs	r3, r3, #6
 8002682:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2 = Km * sin_table[m++] / 1000;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 8002690:	1c59      	adds	r1, r3, #1
 8002692:	b2c8      	uxtb	r0, r1
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	f881 00c2 	strb.w	r0, [r1, #194]	; 0xc2
 800269a:	4619      	mov	r1, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	313c      	adds	r1, #60	; 0x3c
 80026a0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80026a4:	fb03 f302 	mul.w	r3, r3, r2
 80026a8:	4a29      	ldr	r2, [pc, #164]	; (8002750 <_ZN9Convertor16period_interruptEv+0x104>)
 80026aa:	492a      	ldr	r1, [pc, #168]	; (8002754 <_ZN9Convertor16period_interruptEv+0x108>)
 80026ac:	fba1 1303 	umull	r1, r3, r1, r3
 80026b0:	099b      	lsrs	r3, r3, #6
 80026b2:	6393      	str	r3, [r2, #56]	; 0x38
		TIM1->CCR3 = Km * sin_table[n++] / 1000;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 80026c0:	1c59      	adds	r1, r3, #1
 80026c2:	b2c8      	uxtb	r0, r1
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	f881 00c3 	strb.w	r0, [r1, #195]	; 0xc3
 80026ca:	4619      	mov	r1, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	313c      	adds	r1, #60	; 0x3c
 80026d0:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80026d4:	fb03 f302 	mul.w	r3, r3, r2
 80026d8:	4a1d      	ldr	r2, [pc, #116]	; (8002750 <_ZN9Convertor16period_interruptEv+0x104>)
 80026da:	491e      	ldr	r1, [pc, #120]	; (8002754 <_ZN9Convertor16period_interruptEv+0x108>)
 80026dc:	fba1 1303 	umull	r1, r3, r1, r3
 80026e0:	099b      	lsrs	r3, r3, #6
 80026e2:	63d3      	str	r3, [r2, #60]	; 0x3c

		if (k >= qty_point) {k = 0;}
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80026ea:	2b23      	cmp	r3, #35	; 0x23
 80026ec:	d903      	bls.n	80026f6 <_ZN9Convertor16period_interruptEv+0xaa>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		if (m >= qty_point) {m = 0;}
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 80026fc:	2b23      	cmp	r3, #35	; 0x23
 80026fe:	d903      	bls.n	8002708 <_ZN9Convertor16period_interruptEv+0xbc>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
		if (n >= qty_point) {n = 0;}
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800270e:	2b23      	cmp	r3, #35	; 0x23
 8002710:	d903      	bls.n	800271a <_ZN9Convertor16period_interruptEv+0xce>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3

		switcher ^= 1;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 8002720:	f083 0301 	eor.w	r3, r3, #1
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b00      	cmp	r3, #0
 8002728:	bf14      	ite	ne
 800272a:	2301      	movne	r3, #1
 800272c:	2300      	moveq	r3, #0
 800272e:	b2da      	uxtb	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f883 20e6 	strb.w	r2, [r3, #230]	; 0xe6

		if(switcher) HAL_ADCEx_InjectedStart_IT(&hadc2);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
 800273c:	2b00      	cmp	r3, #0
 800273e:	d002      	beq.n	8002746 <_ZN9Convertor16period_interruptEv+0xfa>
 8002740:	4805      	ldr	r0, [pc, #20]	; (8002758 <_ZN9Convertor16period_interruptEv+0x10c>)
 8002742:	f003 fc91 	bl	8006068 <HAL_ADCEx_InjectedStart_IT>

//		condens = 0;

	}
 8002746:	bf00      	nop
 8002748:	3708      	adds	r7, #8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	40012c00 	.word	0x40012c00
 8002754:	10624dd3 	.word	0x10624dd3
 8002758:	20000138 	.word	0x20000138

0800275c <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9ContactorR9InterruptR3PinSC_SC_SC_SC_SC_SC_SC_SC_>:
//
//	}

public:

	Convertor(ADC_& adc, Service<In_data, Out_data>& service, Contactor& contactor, Interrupt& period_callback/*, Interrupt& adc_comparator_callback*/
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
			, Pin& led_red, Pin& led_green, Pin& ventilator, Pin& unload, Pin& condens, Pin& TD_DM, Pin& SP, Pin& Start, Pin& Motor)
	: adc{adc}, service{service}, contactor{contactor}, period_callback{period_callback}/*, adc_comparator_callback{adc_comparator_callback}*/
	, led_red{led_red}, led_green{led_green}, ventilator{ventilator}, unload{unload}, condens{condens}, TD_DM{TD_DM}, SP{SP}, Start{Start}, Motor{Motor}
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	701a      	strb	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	68ba      	ldr	r2, [r7, #8]
 8002774:	605a      	str	r2, [r3, #4]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	60da      	str	r2, [r3, #12]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	611a      	str	r2, [r3, #16]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	615a      	str	r2, [r3, #20]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6a3a      	ldr	r2, [r7, #32]
 8002792:	619a      	str	r2, [r3, #24]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002798:	61da      	str	r2, [r3, #28]
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800279e:	621a      	str	r2, [r3, #32]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027aa:	629a      	str	r2, [r3, #40]	; 0x28
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027b6:	631a      	str	r2, [r3, #48]	; 0x30
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80027bc:	635a      	str	r2, [r3, #52]	; 0x34
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	3338      	adds	r3, #56	; 0x38
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fe fdd2 	bl	800136c <_ZN5TimerC1Ev>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	3348      	adds	r3, #72	; 0x48
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fe fdcd 	bl	800136c <_ZN5TimerC1Ev>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	3358      	adds	r3, #88	; 0x58
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fe fdc8 	bl	800136c <_ZN5TimerC1Ev>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	3368      	adds	r3, #104	; 0x68
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fe fdc3 	bl	800136c <_ZN5TimerC1Ev>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4a52      	ldr	r2, [pc, #328]	; (8002934 <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9ContactorR9InterruptR3PinSC_SC_SC_SC_SC_SC_SC_SC_+0x1d8>)
 80027ea:	3378      	adds	r3, #120	; 0x78
 80027ec:	4611      	mov	r1, r2
 80027ee:	2248      	movs	r2, #72	; 0x48
 80027f0:	4618      	mov	r0, r3
 80027f2:	f008 fb79 	bl	800aee8 <memcpy>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	220c      	movs	r2, #12
 800280a:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	2218      	movs	r2, #24
 8002812:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2205      	movs	r2, #5
 800281a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f240 427e 	movw	r2, #1150	; 0x47e
 8002824:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2264      	movs	r2, #100	; 0x64
 800282c:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2219      	movs	r2, #25
 8002834:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 800283e:	f8a3 20ce 	strh.w	r2, [r3, #206]	; 0xce
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2202      	movs	r2, #2
 800284e:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2219      	movs	r2, #25
 8002876:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	22b8      	movs	r2, #184	; 0xb8
 80028a6:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 20e5 	strb.w	r2, [r3, #229]	; 0xe5
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 20e6 	strb.w	r2, [r3, #230]	; 0xe6
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f24c 3250 	movw	r2, #50000	; 0xc350
 80028d8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	33ec      	adds	r3, #236	; 0xec
 80028e0:	68f9      	ldr	r1, [r7, #12]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fe86 	bl	80025f4 <_ZN9Convertor14TIM3_interruptC1ERS_>
	{rerun.time_set = 0; timer_stop.time_set = 0; clump_timer.time_set = 0;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	655a      	str	r2, [r3, #84]	; 0x54
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	665a      	str	r2, [r3, #100]	; 0x64
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	675a      	str	r2, [r3, #116]	; 0x74
		if(motor == SYNCHRON) {
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10a      	bne.n	800291a <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9ContactorR9InterruptR3PinSC_SC_SC_SC_SC_SC_SC_SC_+0x1be>
			unload = true;
 8002904:	2101      	movs	r1, #1
 8002906:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002908:	f7ff fcc1 	bl	800228e <_ZN3PinaSEb>
			clump_timer.start(3000);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	3368      	adds	r3, #104	; 0x68
 8002910:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002914:	4618      	mov	r0, r3
 8002916:	f7fe fd79 	bl	800140c <_ZN5Timer5startEm>
		}
		motor = Motor;
 800291a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800291c:	f7ff fccc 	bl	80022b8 <_ZN3PincvbEv>
 8002920:	4603      	mov	r3, r0
 8002922:	461a      	mov	r2, r3
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
//		TIM3->ARR = 180;
//		HAL_TIM_Base_Start_IT(&htim3);
//		pusk();
	}
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	0800afb8 	.word	0x0800afb8

08002938 <_ZN9ConvertorclEv>:

	void operator() (){
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]

//		condens = 1;
		service();
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	4618      	mov	r0, r3
 8002946:	f001 fee7 	bl	8004718 <_ZN7ServiceI7In_data8Out_dataEclEv>
		contactor();
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff fdc6 	bl	80024e0 <_ZN9ContactorclEv>

		service.outData.PWM = Km;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	b212      	sxth	r2, r2
 8002960:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
		service.outData.error.on = Start;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689c      	ldr	r4, [r3, #8]
 800296c:	4610      	mov	r0, r2
 800296e:	f7ff fca3 	bl	80022b8 <_ZN3PincvbEv>
 8002972:	4603      	mov	r3, r0
 8002974:	461a      	mov	r2, r3
 8002976:	f894 308e 	ldrb.w	r3, [r4, #142]	; 0x8e
 800297a:	f362 1304 	bfi	r3, r2, #4, #1
 800297e:	f884 308e 	strb.w	r3, [r4, #142]	; 0x8e
		service.outData.U_phase = U_phase;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	f8b2 20d4 	ldrh.w	r2, [r2, #212]	; 0xd4
 800298c:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
		service.outData.error.overheat_c = not bool(TD_DM);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fc8f 	bl	80022b8 <_ZN3PincvbEv>
 800299a:	4603      	mov	r3, r0
 800299c:	4619      	mov	r1, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	f081 0301 	eor.w	r3, r1, #1
 80029a6:	b2d9      	uxtb	r1, r3
 80029a8:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 80029ac:	f361 1386 	bfi	r3, r1, #6, #1
 80029b0:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
		service.outData.error.HV_low = U_stop;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 10d6 	ldrb.w	r1, [r3, #214]	; 0xd6
 80029be:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 80029c2:	f361 1345 	bfi	r3, r1, #5, #1
 80029c6:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
		service.outData.error.voltage_board_low = (service.outData.voltage_board < 180);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6892      	ldr	r2, [r2, #8]
 80029d6:	2bb3      	cmp	r3, #179	; 0xb3
 80029d8:	bf94      	ite	ls
 80029da:	2301      	movls	r3, #1
 80029dc:	2300      	movhi	r3, #0
 80029de:	b2d9      	uxtb	r1, r3
 80029e0:	f892 308f 	ldrb.w	r3, [r2, #143]	; 0x8f
 80029e4:	f361 0341 	bfi	r3, r1, #1, #1
 80029e8:	f882 308f 	strb.w	r3, [r2, #143]	; 0x8f
		service.outData.error.voltage_board_high = (service.outData.voltage_board > 300);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6892      	ldr	r2, [r2, #8]
 80029f8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80029fc:	bf8c      	ite	hi
 80029fe:	2301      	movhi	r3, #1
 8002a00:	2300      	movls	r3, #0
 8002a02:	b2d9      	uxtb	r1, r3
 8002a04:	f892 308f 	ldrb.w	r3, [r2, #143]	; 0x8f
 8002a08:	f361 0382 	bfi	r3, r1, #2, #1
 8002a0c:	f882 308f 	strb.w	r3, [r2, #143]	; 0x8f

		service.outData.max_current_A = min_ARR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8002a1a:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
		service.outData.max_current_C = U_phase_max;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	f8b2 20d8 	ldrh.w	r2, [r2, #216]	; 0xd8
 8002a28:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
		service.outData.current_C = Kp;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	f8b2 20c8 	ldrh.w	r2, [r2, #200]	; 0xc8
 8002a36:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		service.outData.max_current = TIM3->ARR;
 8002a3a:	4bb5      	ldr	r3, [pc, #724]	; (8002d10 <_ZN9ConvertorclEv+0x3d8>)
 8002a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	b292      	uxth	r2, r2
 8002a44:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		if(service.outData.high_voltage <= 300) U_stop = true;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002a50:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002a54:	d804      	bhi.n	8002a60 <_ZN9ConvertorclEv+0x128>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8002a5e:	e00f      	b.n	8002a80 <_ZN9ConvertorclEv+0x148>
		else if(service.outData.high_voltage > 310) {U_stop = false; adc.reset_error_HV();}
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002a68:	f5b3 7f9b 	cmp.w	r3, #310	; 0x136
 8002a6c:	d908      	bls.n	8002a80 <_ZN9ConvertorclEv+0x148>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 20d6 	strb.w	r2, [r3, #214]	; 0xd6
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff fb1a 	bl	80020b4 <_ZN4ADC_14reset_error_HVEv>

		if (service.outData.error.overheat_fc |= service.outData.convertor_temp >= 60) {
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8002a88:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8002a98:	2b3b      	cmp	r3, #59	; 0x3b
 8002a9a:	bfcc      	ite	gt
 8002a9c:	2301      	movgt	r3, #1
 8002a9e:	2300      	movle	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2a00      	cmp	r2, #0
 8002aaa:	bf14      	ite	ne
 8002aac:	2201      	movne	r2, #1
 8002aae:	2200      	moveq	r2, #0
 8002ab0:	b2d1      	uxtb	r1, r2
 8002ab2:	f893 208e 	ldrb.w	r2, [r3, #142]	; 0x8e
 8002ab6:	f361 12c7 	bfi	r2, r1, #7, #1
 8002aba:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 8002abe:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8002ac2:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d010      	beq.n	8002aee <_ZN9ConvertorclEv+0x1b6>
			service.outData.error.overheat_fc = service.outData.convertor_temp >= 50;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6892      	ldr	r2, [r2, #8]
 8002ad8:	2b31      	cmp	r3, #49	; 0x31
 8002ada:	bfcc      	ite	gt
 8002adc:	2301      	movgt	r3, #1
 8002ade:	2300      	movle	r3, #0
 8002ae0:	b2d9      	uxtb	r1, r3
 8002ae2:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8002ae6:	f361 13c7 	bfi	r3, r1, #7, #1
 8002aea:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
//			ventilator = cool;
//		else
//			ventilator = false;
/////////////////CONDITIONER

		if(contactor.is_on() and enable) alarm();
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fce8 	bl	80024c8 <_ZN9Contactor5is_onEv>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d006      	beq.n	8002b0c <_ZN9ConvertorclEv+0x1d4>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <_ZN9ConvertorclEv+0x1d4>
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e000      	b.n	8002b0e <_ZN9ConvertorclEv+0x1d6>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d002      	beq.n	8002b18 <_ZN9ConvertorclEv+0x1e0>
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 fe1e 	bl	8003754 <_ZN9Convertor5alarmEv>
//		condens = 0;

		switch(state) {
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d004      	beq.n	8002b2a <_ZN9ConvertorclEv+0x1f2>
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	f000 81b3 	beq.w	8002e8c <_ZN9ConvertorclEv+0x554>
							}
				} // else if(motor == SYNCHRON) {
			}
			break;
		} // switch
	} //void operator() (){
 8002b26:	f000 bd0d 	b.w	8003544 <_ZN9ConvertorclEv+0xc0c>
			motor = Motor;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fbc2 	bl	80022b8 <_ZN3PincvbEv>
 8002b34:	4603      	mov	r3, r0
 8002b36:	461a      	mov	r2, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
if(motor == ASYNCHRON) {
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d16f      	bne.n	8002c28 <_ZN9ConvertorclEv+0x2f0>
	adc.set_max_current(20);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2114      	movs	r1, #20
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff fb0e 	bl	8002170 <_ZN4ADC_15set_max_currentEt>
	adc.set_max_current_phase(24);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2118      	movs	r1, #24
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff fb17 	bl	800218e <_ZN4ADC_21set_max_current_phaseEt>
	unload = false;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	2100      	movs	r1, #0
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff fb91 	bl	800228e <_ZN3PinaSEb>
	if (service.outData.high_voltage > 300 and service.outData.high_voltage < 540) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002b74:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002b78:	d94c      	bls.n	8002c14 <_ZN9ConvertorclEv+0x2dc>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002b82:	f5b3 7f07 	cmp.w	r3, #540	; 0x21c
 8002b86:	d245      	bcs.n	8002c14 <_ZN9ConvertorclEv+0x2dc>
		U_phase_max = ((((service.outData.high_voltage / 20) * 990) / 141) * 115) / 100;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002b90:	4a60      	ldr	r2, [pc, #384]	; (8002d14 <_ZN9ConvertorclEv+0x3dc>)
 8002b92:	fba2 2303 	umull	r2, r3, r2, r3
 8002b96:	091b      	lsrs	r3, r3, #4
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	f240 33de 	movw	r3, #990	; 0x3de
 8002ba0:	fb03 f302 	mul.w	r3, r3, r2
 8002ba4:	4a5c      	ldr	r2, [pc, #368]	; (8002d18 <_ZN9ConvertorclEv+0x3e0>)
 8002ba6:	fb82 1203 	smull	r1, r2, r2, r3
 8002baa:	1152      	asrs	r2, r2, #5
 8002bac:	17db      	asrs	r3, r3, #31
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2273      	movs	r2, #115	; 0x73
 8002bb2:	fb02 f303 	mul.w	r3, r2, r3
 8002bb6:	4a59      	ldr	r2, [pc, #356]	; (8002d1c <_ZN9ConvertorclEv+0x3e4>)
 8002bb8:	fb82 1203 	smull	r1, r2, r2, r3
 8002bbc:	1152      	asrs	r2, r2, #5
 8002bbe:	17db      	asrs	r3, r3, #31
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = (div_f / ((U_phase_max) * 5)) * 22; // 5/22 = 50/220
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	; 0xd8
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	460b      	mov	r3, r1
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	440b      	add	r3, r1
 8002bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	0092      	lsls	r2, r2, #2
 8002be8:	441a      	add	r2, r3
 8002bea:	0052      	lsls	r2, r2, #1
 8002bec:	4413      	add	r3, r2
 8002bee:	005b      	lsls	r3, r3, #1
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
		if(min_ARR <= 2081) min_ARR = 2081;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 8002bfe:	f640 0221 	movw	r2, #2081	; 0x821
 8002c02:	4293      	cmp	r3, r2
 8002c04:	f200 8097 	bhi.w	8002d36 <_ZN9ConvertorclEv+0x3fe>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	f640 0221 	movw	r2, #2081	; 0x821
 8002c0e:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8002c12:	e090      	b.n	8002d36 <_ZN9ConvertorclEv+0x3fe>
		U_phase_max = 220;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	22dc      	movs	r2, #220	; 0xdc
 8002c18:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = 2080;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f44f 6202 	mov.w	r2, #2080	; 0x820
 8002c22:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8002c26:	e086      	b.n	8002d36 <_ZN9ConvertorclEv+0x3fe>
} else if (motor == SYNCHRON) {
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f040 8081 	bne.w	8002d36 <_ZN9ConvertorclEv+0x3fe>
	adc.set_max_current(18);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2112      	movs	r1, #18
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff fa98 	bl	8002170 <_ZN4ADC_15set_max_currentEt>
	adc.set_max_current_phase(28);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	211c      	movs	r1, #28
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff faa1 	bl	800218e <_ZN4ADC_21set_max_current_phaseEt>
	if(clump_timer.done()) {
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3368      	adds	r3, #104	; 0x68
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7fe fc17 	bl	8001484 <_ZN5Timer4doneEv>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <_ZN9ConvertorclEv+0x33a>
		clump_timer.stop(); unload = false;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3368      	adds	r3, #104	; 0x68
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe fc00 	bl	8001466 <_ZN5Timer4stopEv>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a1b      	ldr	r3, [r3, #32]
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff fb0e 	bl	800228e <_ZN3PinaSEb>
 	if(service.outData.high_voltage > 300 and service.outData.high_voltage < 540) {
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002c7a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002c7e:	d951      	bls.n	8002d24 <_ZN9ConvertorclEv+0x3ec>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002c88:	f5b3 7f07 	cmp.w	r3, #540	; 0x21c
 8002c8c:	d24a      	bcs.n	8002d24 <_ZN9ConvertorclEv+0x3ec>
		U_phase_max = ((((service.outData.high_voltage / 20) * 940) / 141) * 115) / 100;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002c96:	4a1f      	ldr	r2, [pc, #124]	; (8002d14 <_ZN9ConvertorclEv+0x3dc>)
 8002c98:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9c:	091b      	lsrs	r3, r3, #4
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f44f 736b 	mov.w	r3, #940	; 0x3ac
 8002ca6:	fb03 f302 	mul.w	r3, r3, r2
 8002caa:	4a1b      	ldr	r2, [pc, #108]	; (8002d18 <_ZN9ConvertorclEv+0x3e0>)
 8002cac:	fb82 1203 	smull	r1, r2, r2, r3
 8002cb0:	1152      	asrs	r2, r2, #5
 8002cb2:	17db      	asrs	r3, r3, #31
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2273      	movs	r2, #115	; 0x73
 8002cb8:	fb02 f303 	mul.w	r3, r2, r3
 8002cbc:	4a17      	ldr	r2, [pc, #92]	; (8002d1c <_ZN9ConvertorclEv+0x3e4>)
 8002cbe:	fb82 1203 	smull	r1, r2, r2, r3
 8002cc2:	1152      	asrs	r2, r2, #5
 8002cc4:	17db      	asrs	r3, r3, #31
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = ( (div_f / (U_phase_max)) * 50) / 70; // 70/53 = 280/212
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	f8b2 20d8 	ldrh.w	r2, [r2, #216]	; 0xd8
 8002cdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ce0:	2232      	movs	r2, #50	; 0x32
 8002ce2:	fb02 f303 	mul.w	r3, r2, r3
 8002ce6:	085b      	lsrs	r3, r3, #1
 8002ce8:	4a0d      	ldr	r2, [pc, #52]	; (8002d20 <_ZN9ConvertorclEv+0x3e8>)
 8002cea:	fba2 2303 	umull	r2, r3, r2, r3
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
		if(min_ARR < 312) min_ARR = 312;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 8002cfe:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8002d02:	d218      	bcs.n	8002d36 <_ZN9ConvertorclEv+0x3fe>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f44f 729c 	mov.w	r2, #312	; 0x138
 8002d0a:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8002d0e:	e012      	b.n	8002d36 <_ZN9ConvertorclEv+0x3fe>
 8002d10:	40000400 	.word	0x40000400
 8002d14:	cccccccd 	.word	0xcccccccd
 8002d18:	3a196b1f 	.word	0x3a196b1f
 8002d1c:	51eb851f 	.word	0x51eb851f
 8002d20:	ea0ea0eb 	.word	0xea0ea0eb
		U_phase_max = 212;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	22d4      	movs	r2, #212	; 0xd4
 8002d28:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = 312;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	f44f 729c 	mov.w	r2, #312	; 0x138
 8002d32:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
			enable = Start and not rerun.isCount()
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff fabc 	bl	80022b8 <_ZN3PincvbEv>
 8002d40:	4603      	mov	r3, r0
					 and not U_stop;
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d050      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
			enable = Start and not rerun.isCount()
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3348      	adds	r3, #72	; 0x48
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7fe fbb8 	bl	80014c0 <_ZN5Timer7isCountEv>
 8002d50:	4603      	mov	r3, r0
 8002d52:	f083 0301 	eor.w	r3, r3, #1
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d045      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
					 and not service.outData.error.overheat_fc and not service.outData.error.overheat_c
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8002d64:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	f083 0301 	eor.w	r3, r3, #1
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d039      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8002d7c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	f083 0301 	eor.w	r3, r3, #1
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d02d      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
					 and not service.outData.error.HV_low
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8002d94:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	f083 0301 	eor.w	r3, r3, #1
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d021      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
					 and not service.outData.error.voltage_board_low and not service.outData.error.voltage_board_high
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 8002dac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	f083 0301 	eor.w	r3, r3, #1
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d015      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 8002dc4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	f083 0301 	eor.w	r3, r3, #1
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d009      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
					 and not U_stop;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 30d6 	ldrb.w	r3, [r3, #214]	; 0xd6
 8002dda:	f083 0301 	eor.w	r3, r3, #1
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <_ZN9ConvertorclEv+0x4b0>
 8002de4:	2201      	movs	r2, #1
 8002de6:	e000      	b.n	8002dea <_ZN9ConvertorclEv+0x4b2>
 8002de8:	2200      	movs	r2, #0
			enable = Start and not rerun.isCount()
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
			if(rerun.done()) rerun.stop();
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3348      	adds	r3, #72	; 0x48
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fe fb45 	bl	8001484 <_ZN5Timer4doneEv>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d004      	beq.n	8002e0a <_ZN9ConvertorclEv+0x4d2>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	3348      	adds	r3, #72	; 0x48
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe fb2e 	bl	8001466 <_ZN5Timer4stopEv>
			if (enable){
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d017      	beq.n	8002e44 <_ZN9ConvertorclEv+0x50c>
				rerun.stop();
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	3348      	adds	r3, #72	; 0x48
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe fb24 	bl	8001466 <_ZN5Timer4stopEv>
				contactor.start();
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fb1f 	bl	8002466 <_ZN9Contactor5startEv>
				if(contactor.is_on()) {
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff fb4b 	bl	80024c8 <_ZN9Contactor5is_onEv>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d005      	beq.n	8002e44 <_ZN9ConvertorclEv+0x50c>
					pusk();
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 fb89 	bl	8003550 <_ZN9Convertor4puskEv>
					state = State::starting;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
			if (not Start) {
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fa35 	bl	80022b8 <_ZN3PincvbEv>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	f083 0301 	eor.w	r3, r3, #1
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f000 8371 	beq.w	800353e <_ZN9ConvertorclEv+0xc06>
				rerun.stop();
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3348      	adds	r3, #72	; 0x48
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe fb00 	bl	8001466 <_ZN5Timer4stopEv>
				rerun.time_set = 0;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	655a      	str	r2, [r3, #84]	; 0x54
				led_red = false;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	2100      	movs	r1, #0
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7ff fa0b 	bl	800228e <_ZN3PinaSEb>
				adc.reset_error();
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff f8b5 	bl	8001fec <_ZN4ADC_11reset_errorEv>
				phase = false;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
			break;
 8002e8a:	e358      	b.n	800353e <_ZN9ConvertorclEv+0xc06>
			adc.what_Km(Km);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	f7ff f917 	bl	80020ce <_ZN4ADC_7what_KmEt>
if(motor == ASYNCHRON) {
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	f040 816c 	bne.w	8003184 <_ZN9ConvertorclEv+0x84c>
	if (service.outData.high_voltage > 300 and service.outData.high_voltage < 540) {
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002eb4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8002eb8:	d94b      	bls.n	8002f52 <_ZN9ConvertorclEv+0x61a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002ec2:	f5b3 7f07 	cmp.w	r3, #540	; 0x21c
 8002ec6:	d244      	bcs.n	8002f52 <_ZN9ConvertorclEv+0x61a>
		U_phase_max = ((((service.outData.high_voltage / 20) * 990) / 141) * 115) / 100;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002ed0:	4aa7      	ldr	r2, [pc, #668]	; (8003170 <_ZN9ConvertorclEv+0x838>)
 8002ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	461a      	mov	r2, r3
 8002edc:	f240 33de 	movw	r3, #990	; 0x3de
 8002ee0:	fb03 f302 	mul.w	r3, r3, r2
 8002ee4:	4aa3      	ldr	r2, [pc, #652]	; (8003174 <_ZN9ConvertorclEv+0x83c>)
 8002ee6:	fb82 1203 	smull	r1, r2, r2, r3
 8002eea:	1152      	asrs	r2, r2, #5
 8002eec:	17db      	asrs	r3, r3, #31
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2273      	movs	r2, #115	; 0x73
 8002ef2:	fb02 f303 	mul.w	r3, r2, r3
 8002ef6:	4aa0      	ldr	r2, [pc, #640]	; (8003178 <_ZN9ConvertorclEv+0x840>)
 8002ef8:	fb82 1203 	smull	r1, r2, r2, r3
 8002efc:	1152      	asrs	r2, r2, #5
 8002efe:	17db      	asrs	r3, r3, #31
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = (div_f / ((U_phase_max) * 5)) * 22; // 5/22 = 50/220
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	; 0xd8
 8002f16:	4619      	mov	r1, r3
 8002f18:	460b      	mov	r3, r1
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	0092      	lsls	r2, r2, #2
 8002f28:	441a      	add	r2, r3
 8002f2a:	0052      	lsls	r2, r2, #1
 8002f2c:	4413      	add	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
		if(min_ARR <= 2081) min_ARR = 2081;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 8002f3e:	f640 0221 	movw	r2, #2081	; 0x821
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d80e      	bhi.n	8002f64 <_ZN9ConvertorclEv+0x62c>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f640 0221 	movw	r2, #2081	; 0x821
 8002f4c:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8002f50:	e008      	b.n	8002f64 <_ZN9ConvertorclEv+0x62c>
		U_phase_max = 220;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	22dc      	movs	r2, #220	; 0xdc
 8002f56:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
		min_ARR = 2080;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f44f 6202 	mov.w	r2, #2080	; 0x820
 8002f60:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
	U_phase = ((((service.outData.high_voltage / 20) * Km) / 141) * 112) / 100; // 31 = 620 / 20; 141 = sqrt(2) * 100; 115 = 
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8002f6c:	4a80      	ldr	r2, [pc, #512]	; (8003170 <_ZN9ConvertorclEv+0x838>)
 8002f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f72:	091b      	lsrs	r3, r3, #4
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	461a      	mov	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002f7e:	fb03 f302 	mul.w	r3, r3, r2
 8002f82:	4a7c      	ldr	r2, [pc, #496]	; (8003174 <_ZN9ConvertorclEv+0x83c>)
 8002f84:	fba2 2303 	umull	r2, r3, r2, r3
 8002f88:	095a      	lsrs	r2, r3, #5
 8002f8a:	4613      	mov	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	1a9b      	subs	r3, r3, r2
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	461a      	mov	r2, r3
 8002f94:	4b78      	ldr	r3, [pc, #480]	; (8003178 <_ZN9ConvertorclEv+0x840>)
 8002f96:	fba3 2302 	umull	r2, r3, r3, r2
 8002f9a:	095b      	lsrs	r3, r3, #5
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
	Km = offset + ( (Kp * (div_f / TIM3->ARR) / service.outData.high_voltage ) * 4 )/ 3;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8002faa:	4619      	mov	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002fba:	4b70      	ldr	r3, [pc, #448]	; (800317c <_ZN9ConvertorclEv+0x844>)
 8002fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc2:	fb03 f300 	mul.w	r3, r3, r0
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6892      	ldr	r2, [r2, #8]
 8002fca:	f8b2 2084 	ldrh.w	r2, [r2, #132]	; 0x84
 8002fce:	fbb3 f3f2 	udiv	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	4a6a      	ldr	r2, [pc, #424]	; (8003180 <_ZN9ConvertorclEv+0x848>)
 8002fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fda:	085b      	lsrs	r3, r3, #1
 8002fdc:	18ca      	adds	r2, r1, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	if (TIM3->ARR <= uint32_t(min_ARR + 5)) {
 8002fe4:	4b65      	ldr	r3, [pc, #404]	; (800317c <_ZN9ConvertorclEv+0x844>)
 8002fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8002fee:	3205      	adds	r2, #5
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	bf94      	ite	ls
 8002ff4:	2301      	movls	r3, #1
 8002ff6:	2300      	movhi	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d009      	beq.n	8003012 <_ZN9ConvertorclEv+0x6da>
		unload = true;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	2101      	movs	r1, #1
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff f942 	bl	800228e <_ZN3PinaSEb>
		error = 0;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
	if (Kp > 12000) {
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003018:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800301c:	4293      	cmp	r3, r2
 800301e:	d904      	bls.n	800302a <_ZN9ConvertorclEv+0x6f2>
		Kp = 12000;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8003026:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	if (TIM3->ARR <= min_ARR) {
 800302a:	4b54      	ldr	r3, [pc, #336]	; (800317c <_ZN9ConvertorclEv+0x844>)
 800302c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8003034:	4293      	cmp	r3, r2
 8003036:	bf94      	ite	ls
 8003038:	2301      	movls	r3, #1
 800303a:	2300      	movhi	r3, #0
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d04d      	beq.n	80030de <_ZN9ConvertorclEv+0x7a6>
		if (U_phase - U_phase_max > 10) {
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8003048:	461a      	mov	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	; 0xd8
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	2b0a      	cmp	r3, #10
 8003054:	dd08      	ble.n	8003068 <_ZN9ConvertorclEv+0x730>
			Kp--;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 8003066:	e01e      	b.n	80030a6 <_ZN9ConvertorclEv+0x76e>
			if(adc.current() < 120 and (U_phase_max - U_phase > 10))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe ff97 	bl	8001fa0 <_ZN4ADC_7currentEv>
 8003072:	4603      	mov	r3, r0
 8003074:	2b77      	cmp	r3, #119	; 0x77
 8003076:	d80b      	bhi.n	8003090 <_ZN9ConvertorclEv+0x758>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	; 0xd8
 800307e:	461a      	mov	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b0a      	cmp	r3, #10
 800308a:	dd01      	ble.n	8003090 <_ZN9ConvertorclEv+0x758>
 800308c:	2301      	movs	r3, #1
 800308e:	e000      	b.n	8003092 <_ZN9ConvertorclEv+0x75a>
 8003090:	2300      	movs	r3, #0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d007      	beq.n	80030a6 <_ZN9ConvertorclEv+0x76e>
			Kp++;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800309c:	3301      	adds	r3, #1
 800309e:	b29a      	uxth	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
		if (adc.current() > 160) {
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7fe ff78 	bl	8001fa0 <_ZN4ADC_7currentEv>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2ba0      	cmp	r3, #160	; 0xa0
 80030b4:	bf8c      	ite	hi
 80030b6:	2301      	movhi	r3, #1
 80030b8:	2300      	movls	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00e      	beq.n	80030de <_ZN9ConvertorclEv+0x7a6>
			if (Kp > 5000) {
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 80030c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d907      	bls.n	80030de <_ZN9ConvertorclEv+0x7a6>
				Kp -= 4;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 80030d4:	3b04      	subs	r3, #4
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	if (adc.current() < 35) {
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe ff5c 	bl	8001fa0 <_ZN4ADC_7currentEv>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b22      	cmp	r3, #34	; 0x22
 80030ec:	bf94      	ite	ls
 80030ee:	2301      	movls	r3, #1
 80030f0:	2300      	movhi	r3, #0
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00e      	beq.n	8003116 <_ZN9ConvertorclEv+0x7de>
		if (Kp < 12000) {
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 80030fe:	f642 62df 	movw	r2, #11999	; 0x2edf
 8003102:	4293      	cmp	r3, r2
 8003104:	d807      	bhi.n	8003116 <_ZN9ConvertorclEv+0x7de>
			Kp++;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800310c:	3301      	adds	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
	if (TIM3->ARR > uint32_t(min_ARR + 5)) {
 8003116:	4b19      	ldr	r3, [pc, #100]	; (800317c <_ZN9ConvertorclEv+0x844>)
 8003118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8003120:	3205      	adds	r2, #5
 8003122:	4293      	cmp	r3, r2
 8003124:	bf8c      	ite	hi
 8003126:	2301      	movhi	r3, #1
 8003128:	2300      	movls	r3, #0
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	f000 8128 	beq.w	8003382 <_ZN9ConvertorclEv+0xa4a>
		if (adc.current() > 75) {
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe ff32 	bl	8001fa0 <_ZN4ADC_7currentEv>
 800313c:	4603      	mov	r3, r0
 800313e:	2b4b      	cmp	r3, #75	; 0x4b
 8003140:	bf8c      	ite	hi
 8003142:	2301      	movhi	r3, #1
 8003144:	2300      	movls	r3, #0
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 811a 	beq.w	8003382 <_ZN9ConvertorclEv+0xa4a>
			if (Kp >= 6000) {
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003154:	f241 726f 	movw	r2, #5999	; 0x176f
 8003158:	4293      	cmp	r3, r2
 800315a:	f240 8112 	bls.w	8003382 <_ZN9ConvertorclEv+0xa4a>
				Kp--;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003164:	3b01      	subs	r3, #1
 8003166:	b29a      	uxth	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
 800316e:	e108      	b.n	8003382 <_ZN9ConvertorclEv+0xa4a>
 8003170:	cccccccd 	.word	0xcccccccd
 8003174:	3a196b1f 	.word	0x3a196b1f
 8003178:	51eb851f 	.word	0x51eb851f
 800317c:	40000400 	.word	0x40000400
 8003180:	aaaaaaab 	.word	0xaaaaaaab
} else if(motor == SYNCHRON) {
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 800318a:	2b00      	cmp	r3, #0
 800318c:	f040 80f9 	bne.w	8003382 <_ZN9ConvertorclEv+0xa4a>
				if (service.outData.high_voltage > 300 and service.outData.high_voltage < 540) {
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003198:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800319c:	d947      	bls.n	800322e <_ZN9ConvertorclEv+0x8f6>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80031a6:	f5b3 7f07 	cmp.w	r3, #540	; 0x21c
 80031aa:	d240      	bcs.n	800322e <_ZN9ConvertorclEv+0x8f6>
					U_phase_max = ((((service.outData.high_voltage / 20) * 940) / 141) * 115) / 100;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80031b4:	4aa1      	ldr	r2, [pc, #644]	; (800343c <_ZN9ConvertorclEv+0xb04>)
 80031b6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ba:	091b      	lsrs	r3, r3, #4
 80031bc:	b29b      	uxth	r3, r3
 80031be:	461a      	mov	r2, r3
 80031c0:	f44f 736b 	mov.w	r3, #940	; 0x3ac
 80031c4:	fb03 f302 	mul.w	r3, r3, r2
 80031c8:	4a9d      	ldr	r2, [pc, #628]	; (8003440 <_ZN9ConvertorclEv+0xb08>)
 80031ca:	fb82 1203 	smull	r1, r2, r2, r3
 80031ce:	1152      	asrs	r2, r2, #5
 80031d0:	17db      	asrs	r3, r3, #31
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2273      	movs	r2, #115	; 0x73
 80031d6:	fb02 f303 	mul.w	r3, r2, r3
 80031da:	4a9a      	ldr	r2, [pc, #616]	; (8003444 <_ZN9ConvertorclEv+0xb0c>)
 80031dc:	fb82 1203 	smull	r1, r2, r2, r3
 80031e0:	1152      	asrs	r2, r2, #5
 80031e2:	17db      	asrs	r3, r3, #31
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					min_ARR = ((div_f / (U_phase_max)) * 50) / 70; // 70/53 = 280/212
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	f8b2 20d8 	ldrh.w	r2, [r2, #216]	; 0xd8
 80031fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80031fe:	2232      	movs	r2, #50	; 0x32
 8003200:	fb02 f303 	mul.w	r3, r2, r3
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	4a90      	ldr	r2, [pc, #576]	; (8003448 <_ZN9ConvertorclEv+0xb10>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	095b      	lsrs	r3, r3, #5
 800320e:	b29a      	uxth	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
					if(min_ARR < 312) min_ARR = 312;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	; 0xe0
 800321c:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003220:	d20e      	bcs.n	8003240 <_ZN9ConvertorclEv+0x908>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f44f 729c 	mov.w	r2, #312	; 0x138
 8003228:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 800322c:	e008      	b.n	8003240 <_ZN9ConvertorclEv+0x908>
					min_ARR = 312;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f44f 729c 	mov.w	r2, #312	; 0x138
 8003234:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
					U_phase_max = 212;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	22d4      	movs	r2, #212	; 0xd4
 800323c:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				U_phase = ((((service.outData.high_voltage / 20) * Km) / 141) * 115) / 100; // 31 = 620 / 20; 141 = sqrt(2) * 100; 115 = 
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8003248:	4a7c      	ldr	r2, [pc, #496]	; (800343c <_ZN9ConvertorclEv+0xb04>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	091b      	lsrs	r3, r3, #4
 8003250:	b29b      	uxth	r3, r3
 8003252:	461a      	mov	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800325a:	fb03 f302 	mul.w	r3, r3, r2
 800325e:	4a78      	ldr	r2, [pc, #480]	; (8003440 <_ZN9ConvertorclEv+0xb08>)
 8003260:	fba2 2303 	umull	r2, r3, r2, r3
 8003264:	095b      	lsrs	r3, r3, #5
 8003266:	2273      	movs	r2, #115	; 0x73
 8003268:	fb02 f303 	mul.w	r3, r2, r3
 800326c:	4a75      	ldr	r2, [pc, #468]	; (8003444 <_ZN9ConvertorclEv+0xb0c>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	b29a      	uxth	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
				Km = offset + Kp * (div_f / TIM3->ARR) / (service.outData.high_voltage);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8003282:	4619      	mov	r1, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800328a:	4618      	mov	r0, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003292:	4b6e      	ldr	r3, [pc, #440]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	fb03 f300 	mul.w	r3, r3, r0
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6892      	ldr	r2, [r2, #8]
 80032a2:	f8b2 2084 	ldrh.w	r2, [r2, #132]	; 0x84
 80032a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80032aa:	18ca      	adds	r2, r1, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
				if (TIM3->ARR <= uint32_t(min_ARR + 5)) {
 80032b2:	4b66      	ldr	r3, [pc, #408]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 80032bc:	3205      	adds	r2, #5
 80032be:	4293      	cmp	r3, r2
 80032c0:	bf94      	ite	ls
 80032c2:	2301      	movls	r3, #1
 80032c4:	2300      	movhi	r3, #0
 80032c6:	b2db      	uxtb	r3, r3
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d009      	beq.n	80032e0 <_ZN9ConvertorclEv+0x9a8>
					unload = true;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	2101      	movs	r1, #1
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7fe ffdb 	bl	800228e <_ZN3PinaSEb>
					error = 0;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
				if (adc.current() < 35) {
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe fe5b 	bl	8001fa0 <_ZN4ADC_7currentEv>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b22      	cmp	r3, #34	; 0x22
 80032ee:	bf94      	ite	ls
 80032f0:	2301      	movls	r3, #1
 80032f2:	2300      	movhi	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d00e      	beq.n	8003318 <_ZN9ConvertorclEv+0x9e0>
					if (Kp < 2200) {
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003300:	f640 0297 	movw	r2, #2199	; 0x897
 8003304:	4293      	cmp	r3, r2
 8003306:	d807      	bhi.n	8003318 <_ZN9ConvertorclEv+0x9e0>
						Kp++;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 800330e:	3301      	adds	r3, #1
 8003310:	b29a      	uxth	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
				if (TIM3->ARR > uint32_t(min_ARR + 5)) {
 8003318:	4b4c      	ldr	r3, [pc, #304]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8003322:	3205      	adds	r2, #5
 8003324:	4293      	cmp	r3, r2
 8003326:	bf8c      	ite	hi
 8003328:	2301      	movhi	r3, #1
 800332a:	2300      	movls	r3, #0
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b00      	cmp	r3, #0
 8003330:	d01b      	beq.n	800336a <_ZN9ConvertorclEv+0xa32>
					if (adc.current() > 110) {
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	4618      	mov	r0, r3
 8003338:	f7fe fe32 	bl	8001fa0 <_ZN4ADC_7currentEv>
 800333c:	4603      	mov	r3, r0
 800333e:	2b6e      	cmp	r3, #110	; 0x6e
 8003340:	bf8c      	ite	hi
 8003342:	2301      	movhi	r3, #1
 8003344:	2300      	movls	r3, #0
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00e      	beq.n	800336a <_ZN9ConvertorclEv+0xa32>
						if(Kp > 1250) {
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003352:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8003356:	4293      	cmp	r3, r2
 8003358:	d907      	bls.n	800336a <_ZN9ConvertorclEv+0xa32>
							Kp--;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003360:	3b01      	subs	r3, #1
 8003362:	b29a      	uxth	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
				if (Kp >= 2200) {
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	; 0xc8
 8003370:	f640 0297 	movw	r2, #2199	; 0x897
 8003374:	4293      	cmp	r3, r2
 8003376:	d904      	bls.n	8003382 <_ZN9ConvertorclEv+0xa4a>
					Kp = 2200;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f640 0298 	movw	r2, #2200	; 0x898
 800337e:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
			if (Km >= 940) {
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003388:	f5b3 7f6b 	cmp.w	r3, #940	; 0x3ac
 800338c:	d304      	bcc.n	8003398 <_ZN9ConvertorclEv+0xa60>
				Km = 940;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f44f 726b 	mov.w	r2, #940	; 0x3ac
 8003394:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			if (timer.done()) {
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3338      	adds	r3, #56	; 0x38
 800339c:	4618      	mov	r0, r3
 800339e:	f7fe f871 	bl	8001484 <_ZN5Timer4doneEv>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 80cc 	beq.w	8003542 <_ZN9ConvertorclEv+0xc0a>
				timer.stop();
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3338      	adds	r3, #56	; 0x38
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7fe f859 	bl	8001466 <_ZN5Timer4stopEv>
				timer.start(time);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 80033c0:	4619      	mov	r1, r3
 80033c2:	4610      	mov	r0, r2
 80033c4:	f7fe f822 	bl	800140c <_ZN5Timer5startEm>
				if(motor == ASYNCHRON) {
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d13e      	bne.n	8003450 <_ZN9ConvertorclEv+0xb18>
					if (TIM3->ARR != min_ARR) {
 80033d2:	4b1e      	ldr	r3, [pc, #120]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 80033d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 80033dc:	4293      	cmp	r3, r2
 80033de:	bf14      	ite	ne
 80033e0:	2301      	movne	r3, #1
 80033e2:	2300      	moveq	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	f000 80ab 	beq.w	8003542 <_ZN9ConvertorclEv+0xc0a>
						if (TIM3->ARR > 6000) {
 80033ec:	4b17      	ldr	r3, [pc, #92]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 80033ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f0:	f241 7270 	movw	r2, #6000	; 0x1770
 80033f4:	4293      	cmp	r3, r2
 80033f6:	bf8c      	ite	hi
 80033f8:	2301      	movhi	r3, #1
 80033fa:	2300      	movls	r3, #0
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <_ZN9ConvertorclEv+0xad6>
							TIM3->ARR -= 25;
 8003402:	4b12      	ldr	r3, [pc, #72]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003406:	4a11      	ldr	r2, [pc, #68]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003408:	3b19      	subs	r3, #25
 800340a:	62d3      	str	r3, [r2, #44]	; 0x2c
			break;
 800340c:	e099      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
						} else if (TIM3->ARR > min_ARR) {
 800340e:	4b0f      	ldr	r3, [pc, #60]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8003418:	4293      	cmp	r3, r2
 800341a:	bf8c      	ite	hi
 800341c:	2301      	movhi	r3, #1
 800341e:	2300      	movls	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	2b00      	cmp	r3, #0
 8003424:	d005      	beq.n	8003432 <_ZN9ConvertorclEv+0xafa>
							TIM3->ARR -= 5;
 8003426:	4b09      	ldr	r3, [pc, #36]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342a:	4a08      	ldr	r2, [pc, #32]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 800342c:	3b05      	subs	r3, #5
 800342e:	62d3      	str	r3, [r2, #44]	; 0x2c
			break;
 8003430:	e087      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
							TIM3->ARR++;
 8003432:	4b06      	ldr	r3, [pc, #24]	; (800344c <_ZN9ConvertorclEv+0xb14>)
 8003434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003436:	3201      	adds	r2, #1
 8003438:	62da      	str	r2, [r3, #44]	; 0x2c
			break;
 800343a:	e082      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
 800343c:	cccccccd 	.word	0xcccccccd
 8003440:	3a196b1f 	.word	0x3a196b1f
 8003444:	51eb851f 	.word	0x51eb851f
 8003448:	ea0ea0eb 	.word	0xea0ea0eb
 800344c:	40000400 	.word	0x40000400
				} else if(motor == SYNCHRON) {
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8003456:	2b00      	cmp	r3, #0
 8003458:	d173      	bne.n	8003542 <_ZN9ConvertorclEv+0xc0a>
							if(TIM3->ARR != min_ARR) {
 800345a:	4b3c      	ldr	r3, [pc, #240]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 800345c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 8003464:	4293      	cmp	r3, r2
 8003466:	bf14      	ite	ne
 8003468:	2301      	movne	r3, #1
 800346a:	2300      	moveq	r3, #0
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b00      	cmp	r3, #0
 8003470:	d067      	beq.n	8003542 <_ZN9ConvertorclEv+0xc0a>
								if(TIM3->ARR > min_ARR) {
 8003472:	4b36      	ldr	r3, [pc, #216]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 8003474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	f8b2 20e0 	ldrh.w	r2, [r2, #224]	; 0xe0
 800347c:	4293      	cmp	r3, r2
 800347e:	bf8c      	ite	hi
 8003480:	2301      	movhi	r3, #1
 8003482:	2300      	movls	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d026      	beq.n	80034d8 <_ZN9ConvertorclEv+0xba0>
									if(TIM3->ARR > 624) {
 800348a:	4b30      	ldr	r3, [pc, #192]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 800348c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800348e:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8003492:	bf8c      	ite	hi
 8003494:	2301      	movhi	r3, #1
 8003496:	2300      	movls	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d016      	beq.n	80034cc <_ZN9ConvertorclEv+0xb94>
										if(TIM3->ARR > 1500) {
 800349e:	4b2b      	ldr	r3, [pc, #172]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80034a6:	4293      	cmp	r3, r2
 80034a8:	bf8c      	ite	hi
 80034aa:	2301      	movhi	r3, #1
 80034ac:	2300      	movls	r3, #0
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d005      	beq.n	80034c0 <_ZN9ConvertorclEv+0xb88>
											TIM3->ARR -= 32;
 80034b4:	4b25      	ldr	r3, [pc, #148]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b8:	4a24      	ldr	r2, [pc, #144]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034ba:	3b20      	subs	r3, #32
 80034bc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80034be:	e00f      	b.n	80034e0 <_ZN9ConvertorclEv+0xba8>
											TIM3->ARR -= 3;
 80034c0:	4b22      	ldr	r3, [pc, #136]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	4a21      	ldr	r2, [pc, #132]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034c6:	3b03      	subs	r3, #3
 80034c8:	62d3      	str	r3, [r2, #44]	; 0x2c
 80034ca:	e009      	b.n	80034e0 <_ZN9ConvertorclEv+0xba8>
										TIM3->ARR-=1;
 80034cc:	4b1f      	ldr	r3, [pc, #124]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d0:	4a1e      	ldr	r2, [pc, #120]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034d2:	3b01      	subs	r3, #1
 80034d4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80034d6:	e003      	b.n	80034e0 <_ZN9ConvertorclEv+0xba8>
									TIM3->ARR++;
 80034d8:	4b1c      	ldr	r3, [pc, #112]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034dc:	3201      	adds	r2, #1
 80034de:	62da      	str	r2, [r3, #44]	; 0x2c
								if(TIM3->ARR > 624) {
 80034e0:	4b1a      	ldr	r3, [pc, #104]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 80034e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e4:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 80034e8:	bf8c      	ite	hi
 80034ea:	2301      	movhi	r3, #1
 80034ec:	2300      	movls	r3, #0
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d004      	beq.n	80034fe <_ZN9ConvertorclEv+0xbc6>
									time = 2;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2202      	movs	r2, #2
 80034f8:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
			break;
 80034fc:	e021      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
								} else if (TIM3->ARR >= 554) {
 80034fe:	4b13      	ldr	r3, [pc, #76]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 8003500:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003502:	f240 2229 	movw	r2, #553	; 0x229
 8003506:	4293      	cmp	r3, r2
 8003508:	bf8c      	ite	hi
 800350a:	2301      	movhi	r3, #1
 800350c:	2300      	movls	r3, #0
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b00      	cmp	r3, #0
 8003512:	d004      	beq.n	800351e <_ZN9ConvertorclEv+0xbe6>
									time = 5;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2205      	movs	r2, #5
 8003518:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
			break;
 800351c:	e011      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
								} else if (TIM3->ARR < 554) {
 800351e:	4b0b      	ldr	r3, [pc, #44]	; (800354c <_ZN9ConvertorclEv+0xc14>)
 8003520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003522:	f240 2229 	movw	r2, #553	; 0x229
 8003526:	4293      	cmp	r3, r2
 8003528:	bf94      	ite	ls
 800352a:	2301      	movls	r3, #1
 800352c:	2300      	movhi	r3, #0
 800352e:	b2db      	uxtb	r3, r3
 8003530:	2b00      	cmp	r3, #0
 8003532:	d006      	beq.n	8003542 <_ZN9ConvertorclEv+0xc0a>
									time = 7;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2207      	movs	r2, #7
 8003538:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
			break;
 800353c:	e001      	b.n	8003542 <_ZN9ConvertorclEv+0xc0a>
			break;
 800353e:	bf00      	nop
 8003540:	e000      	b.n	8003544 <_ZN9ConvertorclEv+0xc0c>
			break;
 8003542:	bf00      	nop
	} //void operator() (){
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	bd90      	pop	{r4, r7, pc}
 800354c:	40000400 	.word	0x40000400

08003550 <_ZN9Convertor4puskEv>:

	void pusk() {
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]

		if(motor == ASYNCHRON) {
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 800355e:	2b01      	cmp	r3, #1
 8003560:	d111      	bne.n	8003586 <_ZN9Convertor4puskEv+0x36>
				frequency = 60;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	223c      	movs	r2, #60	; 0x3c
 8003566:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
				Kp = 6000;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f241 7270 	movw	r2, #6000	; 0x1770
 8003570:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
				time = 3;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2203      	movs	r2, #3
 8003578:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
				offset = 35;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2223      	movs	r2, #35	; 0x23
 8003580:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
 8003584:	e015      	b.n	80035b2 <_ZN9Convertor4puskEv+0x62>

		} else if(motor == SYNCHRON) {
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 800358c:	2b00      	cmp	r3, #0
 800358e:	d110      	bne.n	80035b2 <_ZN9Convertor4puskEv+0x62>
				frequency = 10;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	220a      	movs	r2, #10
 8003594:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
				Kp = 1140;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f240 4274 	movw	r2, #1140	; 0x474
 800359e:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
				time = 2;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2202      	movs	r2, #2
 80035a6:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
				offset = 40;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2228      	movs	r2, #40	; 0x28
 80035ae:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
		}
		Km = 5;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2205      	movs	r2, #5
 80035b6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		TIM3->ARR = (div_f / (frequency)) * 10 - 1;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	f8b2 20ca 	ldrh.w	r2, [r2, #202]	; 0xca
 80035c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80035ca:	4613      	mov	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	005b      	lsls	r3, r3, #1
 80035d2:	4a35      	ldr	r2, [pc, #212]	; (80036a8 <_ZN9Convertor4puskEv+0x158>)
 80035d4:	3b01      	subs	r3, #1
 80035d6:	62d3      	str	r3, [r2, #44]	; 0x2c

		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80035d8:	2100      	movs	r1, #0
 80035da:	4834      	ldr	r0, [pc, #208]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 80035dc:	f004 fd48 	bl	8008070 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80035e0:	2100      	movs	r1, #0
 80035e2:	4832      	ldr	r0, [pc, #200]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 80035e4:	f005 fafa 	bl	8008bdc <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80035e8:	2104      	movs	r1, #4
 80035ea:	4830      	ldr	r0, [pc, #192]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 80035ec:	f004 fd40 	bl	8008070 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80035f0:	2104      	movs	r1, #4
 80035f2:	482e      	ldr	r0, [pc, #184]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 80035f4:	f005 faf2 	bl	8008bdc <HAL_TIMEx_PWMN_Start>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80035f8:	2108      	movs	r1, #8
 80035fa:	482c      	ldr	r0, [pc, #176]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 80035fc:	f004 fd38 	bl	8008070 <HAL_TIM_PWM_Start>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8003600:	2108      	movs	r1, #8
 8003602:	482a      	ldr	r0, [pc, #168]	; (80036ac <_ZN9Convertor4puskEv+0x15c>)
 8003604:	f005 faea 	bl	8008bdc <HAL_TIMEx_PWMN_Start>

		HAL_TIM_Base_Start_IT(&htim3);
 8003608:	4829      	ldr	r0, [pc, #164]	; (80036b0 <_ZN9Convertor4puskEv+0x160>)
 800360a:	f004 fc05 	bl	8007e18 <HAL_TIM_Base_Start_IT>

		timer.start(time);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	; 0xd2
 800361a:	4619      	mov	r1, r3
 800361c:	4610      	mov	r0, r2
 800361e:	f7fd fef5 	bl	800140c <_ZN5Timer5startEm>
		adc.measure_value();
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fe fc67 	bl	8001efa <_ZN4ADC_13measure_valueEv>

		service.outData.error.current_S = false;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003634:	f36f 0300 	bfc	r3, #0, #1
 8003638:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
		service.outData.error.current_A = false;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003644:	f36f 0341 	bfc	r3, #1, #1
 8003648:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
		service.outData.error.current_C = false;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003654:	f36f 0382 	bfc	r3, #2, #1
 8003658:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
		service.outData.error.phase_break = false;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	f892 308f 	ldrb.w	r3, [r2, #143]	; 0x8f
 8003664:	f36f 0300 	bfc	r3, #0, #1
 8003668:	f882 308f 	strb.w	r3, [r2, #143]	; 0x8f
		service.outData.error.HV = false;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003674:	f36f 03c3 	bfc	r3, #3, #1
 8003678:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e

		led_red = false;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	2100      	movs	r1, #0
 8003682:	4618      	mov	r0, r3
 8003684:	f7fe fe03 	bl	800228e <_ZN3PinaSEb>
		if(motor == SYNCHRON)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 800368e:	2b00      	cmp	r3, #0
 8003690:	d105      	bne.n	800369e <_ZN9Convertor4puskEv+0x14e>
			unload = true;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	2101      	movs	r1, #1
 8003698:	4618      	mov	r0, r3
 800369a:	f7fe fdf8 	bl	800228e <_ZN3PinaSEb>
	}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	bf00      	nop
 80036a8:	40000400 	.word	0x40000400
 80036ac:	200001ac 	.word	0x200001ac
 80036b0:	200001f4 	.word	0x200001f4

080036b4 <_ZN9Convertor4stopEv>:

	void stop() {
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]

		TIM1->CCR1 = 0;
 80036bc:	4b22      	ldr	r3, [pc, #136]	; (8003748 <_ZN9Convertor4stopEv+0x94>)
 80036be:	2200      	movs	r2, #0
 80036c0:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2 = 0;
 80036c2:	4b21      	ldr	r3, [pc, #132]	; (8003748 <_ZN9Convertor4stopEv+0x94>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3 = 0;
 80036c8:	4b1f      	ldr	r3, [pc, #124]	; (8003748 <_ZN9Convertor4stopEv+0x94>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80036ce:	2100      	movs	r1, #0
 80036d0:	481e      	ldr	r0, [pc, #120]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036d2:	f004 fd87 	bl	80081e4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80036d6:	2100      	movs	r1, #0
 80036d8:	481c      	ldr	r0, [pc, #112]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036da:	f005 fb2b 	bl	8008d34 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80036de:	2104      	movs	r1, #4
 80036e0:	481a      	ldr	r0, [pc, #104]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036e2:	f004 fd7f 	bl	80081e4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80036e6:	2104      	movs	r1, #4
 80036e8:	4818      	ldr	r0, [pc, #96]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036ea:	f005 fb23 	bl	8008d34 <HAL_TIMEx_PWMN_Stop>
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80036ee:	2108      	movs	r1, #8
 80036f0:	4816      	ldr	r0, [pc, #88]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036f2:	f004 fd77 	bl	80081e4 <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 80036f6:	2108      	movs	r1, #8
 80036f8:	4814      	ldr	r0, [pc, #80]	; (800374c <_ZN9Convertor4stopEv+0x98>)
 80036fa:	f005 fb1b 	bl	8008d34 <HAL_TIMEx_PWMN_Stop>

		HAL_TIM_Base_Stop_IT(&htim3);
 80036fe:	4814      	ldr	r0, [pc, #80]	; (8003750 <_ZN9Convertor4stopEv+0x9c>)
 8003700:	f004 fbea 	bl	8007ed8 <HAL_TIM_Base_Stop_IT>
		timer.stop();
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3338      	adds	r3, #56	; 0x38
 8003708:	4618      	mov	r0, r3
 800370a:	f7fd feac 	bl	8001466 <_ZN5Timer4stopEv>
		contactor.stop();
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	4618      	mov	r0, r3
 8003714:	f7fe feba 	bl	800248c <_ZN9Contactor4stopEv>

		k = 0;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		m = 12;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	220c      	movs	r2, #12
 8003724:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
		n = 24;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2218      	movs	r2, #24
 800372c:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3

//		k = 0;
//		m = 6;
//		n = 12;
		state = State::wait;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	701a      	strb	r2, [r3, #0]
		adc.measure_offset();
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	4618      	mov	r0, r3
 800373c:	f7fe fbd0 	bl	8001ee0 <_ZN4ADC_14measure_offsetEv>

	}
 8003740:	bf00      	nop
 8003742:	3708      	adds	r7, #8
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}
 8003748:	40012c00 	.word	0x40012c00
 800374c:	200001ac 	.word	0x200001ac
 8003750:	200001f4 	.word	0x200001f4

08003754 <_ZN9Convertor5alarmEv>:

	void alarm() {
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
		if((not Start or timer_stop.done()) or not contactor.is_on()
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003760:	4618      	mov	r0, r3
 8003762:	f7fe fda9 	bl	80022b8 <_ZN3PincvbEv>
 8003766:	4603      	mov	r3, r0
 8003768:	f083 0301 	eor.w	r3, r3, #1
 800376c:	b2db      	uxtb	r3, r3
				      or service.outData.error.overheat_fc or service.outData.error.overheat_c or service.outData.error.HV_low
					  or service.outData.error.voltage_board_low or service.outData.error.voltage_board_high
 800376e:	2b00      	cmp	r3, #0
 8003770:	d13f      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
		if((not Start or timer_stop.done()) or not contactor.is_on()
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3358      	adds	r3, #88	; 0x58
 8003776:	4618      	mov	r0, r3
 8003778:	f7fd fe84 	bl	8001484 <_ZN5Timer4doneEv>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d137      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	4618      	mov	r0, r3
 8003788:	f7fe fe9e 	bl	80024c8 <_ZN9Contactor5is_onEv>
 800378c:	4603      	mov	r3, r0
 800378e:	f083 0301 	eor.w	r3, r3, #1
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d12c      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
				      or service.outData.error.overheat_fc or service.outData.error.overheat_c or service.outData.error.HV_low
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 80037a0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d123      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 80037b2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d11a      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 80037c4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d111      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
					  or service.outData.error.voltage_board_low or service.outData.error.voltage_board_high
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 80037d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d108      	bne.n	80037f2 <_ZN9Convertor5alarmEv+0x9e>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 80037e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <_ZN9Convertor5alarmEv+0xa2>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <_ZN9Convertor5alarmEv+0xa4>
 80037f6:	2300      	movs	r3, #0
		if((not Start or timer_stop.done()) or not contactor.is_on()
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 80cb 	beq.w	8003994 <_ZN9Convertor5alarmEv+0x240>
		  )
		{
			if(not Start and not timer_stop.isCount()) {
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe fd58 	bl	80022b8 <_ZN3PincvbEv>
 8003808:	4603      	mov	r3, r0
 800380a:	f083 0301 	eor.w	r3, r3, #1
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00c      	beq.n	800382e <_ZN9Convertor5alarmEv+0xda>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3358      	adds	r3, #88	; 0x58
 8003818:	4618      	mov	r0, r3
 800381a:	f7fd fe51 	bl	80014c0 <_ZN5Timer7isCountEv>
 800381e:	4603      	mov	r3, r0
 8003820:	f083 0301 	eor.w	r3, r3, #1
 8003824:	b2db      	uxtb	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <_ZN9Convertor5alarmEv+0xda>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <_ZN9Convertor5alarmEv+0xdc>
 800382e:	2300      	movs	r3, #0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d019      	beq.n	8003868 <_ZN9Convertor5alarmEv+0x114>
//				timer_stop.start(1000);
				stop();
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f7ff ff3d 	bl	80036b4 <_ZN9Convertor4stopEv>
								timer_stop.stop();
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3358      	adds	r3, #88	; 0x58
 800383e:	4618      	mov	r0, r3
 8003840:	f7fd fe11 	bl	8001466 <_ZN5Timer4stopEv>
								if (motor == SYNCHRON) {
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10c      	bne.n	8003868 <_ZN9Convertor5alarmEv+0x114>
									unload = true;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	2101      	movs	r1, #1
 8003854:	4618      	mov	r0, r3
 8003856:	f7fe fd1a 	bl	800228e <_ZN3PinaSEb>
									clump_timer.start(3000);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	3368      	adds	r3, #104	; 0x68
 800385e:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8003862:	4618      	mov	r0, r3
 8003864:	f7fd fdd2 	bl	800140c <_ZN5Timer5startEm>
								}
			}

			if(timer_stop.done() and not Start) {
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3358      	adds	r3, #88	; 0x58
 800386c:	4618      	mov	r0, r3
 800386e:	f7fd fe09 	bl	8001484 <_ZN5Timer4doneEv>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00c      	beq.n	8003892 <_ZN9Convertor5alarmEv+0x13e>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387c:	4618      	mov	r0, r3
 800387e:	f7fe fd1b 	bl	80022b8 <_ZN3PincvbEv>
 8003882:	4603      	mov	r3, r0
 8003884:	f083 0301 	eor.w	r3, r3, #1
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <_ZN9Convertor5alarmEv+0x13e>
 800388e:	2301      	movs	r3, #1
 8003890:	e000      	b.n	8003894 <_ZN9Convertor5alarmEv+0x140>
 8003892:	2300      	movs	r3, #0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d019      	beq.n	80038cc <_ZN9Convertor5alarmEv+0x178>
				stop();
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	f7ff ff0b 	bl	80036b4 <_ZN9Convertor4stopEv>
				timer_stop.stop();
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3358      	adds	r3, #88	; 0x58
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fd fddf 	bl	8001466 <_ZN5Timer4stopEv>
				if (motor == SYNCHRON) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10c      	bne.n	80038cc <_ZN9Convertor5alarmEv+0x178>
					unload = true;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	2101      	movs	r1, #1
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fe fce8 	bl	800228e <_ZN3PinaSEb>
					clump_timer.start(3000);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	3368      	adds	r3, #104	; 0x68
 80038c2:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fd fda0 	bl	800140c <_ZN5Timer5startEm>
				}
			}

			if(not contactor.is_on()
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fe fdf9 	bl	80024c8 <_ZN9Contactor5is_onEv>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f083 0301 	eor.w	r3, r3, #1
 80038dc:	b2db      	uxtb	r3, r3
				     or service.outData.error.overheat_fc or service.outData.error.overheat_c
				     or service.outData.error.HV_low or service.outData.error.voltage_board_low or service.outData.error.voltage_board_high) {
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d12c      	bne.n	800393c <_ZN9Convertor5alarmEv+0x1e8>
				     or service.outData.error.overheat_fc or service.outData.error.overheat_c
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 80038ea:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d123      	bne.n	800393c <_ZN9Convertor5alarmEv+0x1e8>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 80038fc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11a      	bne.n	800393c <_ZN9Convertor5alarmEv+0x1e8>
				     or service.outData.error.HV_low or service.outData.error.voltage_board_low or service.outData.error.voltage_board_high) {
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 800390e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d111      	bne.n	800393c <_ZN9Convertor5alarmEv+0x1e8>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 8003920:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003924:	b2db      	uxtb	r3, r3
 8003926:	2b00      	cmp	r3, #0
 8003928:	d108      	bne.n	800393c <_ZN9Convertor5alarmEv+0x1e8>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f893 308f 	ldrb.w	r3, [r3, #143]	; 0x8f
 8003932:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <_ZN9Convertor5alarmEv+0x1ec>
 800393c:	2301      	movs	r3, #1
 800393e:	e000      	b.n	8003942 <_ZN9Convertor5alarmEv+0x1ee>
 8003940:	2300      	movs	r3, #0
			if(not contactor.is_on()
 8003942:	2b00      	cmp	r3, #0
 8003944:	d026      	beq.n	8003994 <_ZN9Convertor5alarmEv+0x240>
				stop();
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff feb4 	bl	80036b4 <_ZN9Convertor4stopEv>
				timer_stop.stop();
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3358      	adds	r3, #88	; 0x58
 8003950:	4618      	mov	r0, r3
 8003952:	f7fd fd88 	bl	8001466 <_ZN5Timer4stopEv>
				rerun.start(5000);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	3348      	adds	r3, #72	; 0x48
 800395a:	f241 3188 	movw	r1, #5000	; 0x1388
 800395e:	4618      	mov	r0, r3
 8003960:	f7fd fd54 	bl	800140c <_ZN5Timer5startEm>
				led_red = true;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	2101      	movs	r1, #1
 800396a:	4618      	mov	r0, r3
 800396c:	f7fe fc8f 	bl	800228e <_ZN3PinaSEb>
				if (motor == SYNCHRON) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10c      	bne.n	8003994 <_ZN9Convertor5alarmEv+0x240>
					unload = true;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6a1b      	ldr	r3, [r3, #32]
 800397e:	2101      	movs	r1, #1
 8003980:	4618      	mov	r0, r3
 8003982:	f7fe fc84 	bl	800228e <_ZN3PinaSEb>
					clump_timer.start(3000);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3368      	adds	r3, #104	; 0x68
 800398a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800398e:	4618      	mov	r0, r3
 8003990:	f7fd fd3c 	bl	800140c <_ZN5Timer5startEm>
//		}
//	}
//
//}

		if(adc.is_error_HV()) {
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4618      	mov	r0, r3
 800399a:	f7fe fb7f 	bl	800209c <_ZN4ADC_11is_error_HVEv>
 800399e:	4603      	mov	r3, r0
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d02e      	beq.n	8003a02 <_ZN9Convertor5alarmEv+0x2ae>
			adc.reset_error_HV();
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fe fb83 	bl	80020b4 <_ZN4ADC_14reset_error_HVEv>
			led_red = true;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	2101      	movs	r1, #1
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7fe fc6a 	bl	800228e <_ZN3PinaSEb>
			stop();
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	f7ff fe7a 	bl	80036b4 <_ZN9Convertor4stopEv>
			service.outData.error.HV = true;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	689a      	ldr	r2, [r3, #8]
 80039c4:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 80039c8:	f043 0308 	orr.w	r3, r3, #8
 80039cc:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
			rerun.start(5000);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3348      	adds	r3, #72	; 0x48
 80039d4:	f241 3188 	movw	r1, #5000	; 0x1388
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fd fd17 	bl	800140c <_ZN5Timer5startEm>
			if (motor == SYNCHRON) {
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10c      	bne.n	8003a02 <_ZN9Convertor5alarmEv+0x2ae>
				unload = true;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	2101      	movs	r1, #1
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe fc4d 	bl	800228e <_ZN3PinaSEb>
				clump_timer.start(3000);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	3368      	adds	r3, #104	; 0x68
 80039f8:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fd fd05 	bl	800140c <_ZN5Timer5startEm>
			}
		}

		if(adc.is_over_s() and not service.outData.error.current_S) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fe fafd 	bl	8002006 <_ZN4ADC_9is_over_sEv>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00d      	beq.n	8003a2e <_ZN9Convertor5alarmEv+0x2da>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8003a1a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	f083 0301 	eor.w	r3, r3, #1
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <_ZN9Convertor5alarmEv+0x2da>
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e000      	b.n	8003a30 <_ZN9Convertor5alarmEv+0x2dc>
 8003a2e:	2300      	movs	r3, #0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d02e      	beq.n	8003a92 <_ZN9Convertor5alarmEv+0x33e>
			adc.reset_over_s();
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fe faf0 	bl	800201e <_ZN4ADC_12reset_over_sEv>
			led_red = true;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	2101      	movs	r1, #1
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fe fc22 	bl	800228e <_ZN3PinaSEb>
			stop();
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f7ff fe32 	bl	80036b4 <_ZN9Convertor4stopEv>
			service.outData.error.current_S = true;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003a58:	f043 0301 	orr.w	r3, r3, #1
 8003a5c:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
			rerun.start(5000);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3348      	adds	r3, #72	; 0x48
 8003a64:	f241 3188 	movw	r1, #5000	; 0x1388
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fd fccf 	bl	800140c <_ZN5Timer5startEm>
			if (motor == SYNCHRON) {
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10c      	bne.n	8003a92 <_ZN9Convertor5alarmEv+0x33e>
				unload = true;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1b      	ldr	r3, [r3, #32]
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe fc05 	bl	800228e <_ZN3PinaSEb>
				clump_timer.start(3000);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3368      	adds	r3, #104	; 0x68
 8003a88:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fd fcbd 	bl	800140c <_ZN5Timer5startEm>
			}
		}

		if(adc.is_over_a() and not service.outData.error.current_A) {
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fe face 	bl	8002038 <_ZN4ADC_9is_over_aEv>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00d      	beq.n	8003abe <_ZN9Convertor5alarmEv+0x36a>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8003aaa:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	f083 0301 	eor.w	r3, r3, #1
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d001      	beq.n	8003abe <_ZN9Convertor5alarmEv+0x36a>
 8003aba:	2301      	movs	r3, #1
 8003abc:	e000      	b.n	8003ac0 <_ZN9Convertor5alarmEv+0x36c>
 8003abe:	2300      	movs	r3, #0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d02e      	beq.n	8003b22 <_ZN9Convertor5alarmEv+0x3ce>
			adc.reset_over_a();
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fe fac1 	bl	8002050 <_ZN4ADC_12reset_over_aEv>
			led_red = true;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fe fbda 	bl	800228e <_ZN3PinaSEb>
			stop();
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f7ff fdea 	bl	80036b4 <_ZN9Convertor4stopEv>
			service.outData.error.current_A = true;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	689a      	ldr	r2, [r3, #8]
 8003ae4:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003ae8:	f043 0302 	orr.w	r3, r3, #2
 8003aec:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
			rerun.start(5000);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3348      	adds	r3, #72	; 0x48
 8003af4:	f241 3188 	movw	r1, #5000	; 0x1388
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd fc87 	bl	800140c <_ZN5Timer5startEm>
			if (motor == SYNCHRON) {
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10c      	bne.n	8003b22 <_ZN9Convertor5alarmEv+0x3ce>
				unload = true;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a1b      	ldr	r3, [r3, #32]
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fe fbbd 	bl	800228e <_ZN3PinaSEb>
				clump_timer.start(3000);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	3368      	adds	r3, #104	; 0x68
 8003b18:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7fd fc75 	bl	800140c <_ZN5Timer5startEm>
			}
		}

		if(adc.is_over_c() and not service.outData.error.current_C) {
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe fa9f 	bl	800206a <_ZN4ADC_9is_over_cEv>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00d      	beq.n	8003b4e <_ZN9Convertor5alarmEv+0x3fa>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f893 308e 	ldrb.w	r3, [r3, #142]	; 0x8e
 8003b3a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	f083 0301 	eor.w	r3, r3, #1
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <_ZN9Convertor5alarmEv+0x3fa>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <_ZN9Convertor5alarmEv+0x3fc>
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d02e      	beq.n	8003bb2 <_ZN9Convertor5alarmEv+0x45e>
			adc.reset_over_c();
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7fe fa92 	bl	8002082 <_ZN4ADC_12reset_over_cEv>
			led_red = true;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	2101      	movs	r1, #1
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7fe fb92 	bl	800228e <_ZN3PinaSEb>
			stop();
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7ff fda2 	bl	80036b4 <_ZN9Convertor4stopEv>
			service.outData.error.current_C = true;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	f892 308e 	ldrb.w	r3, [r2, #142]	; 0x8e
 8003b78:	f043 0304 	orr.w	r3, r3, #4
 8003b7c:	f882 308e 	strb.w	r3, [r2, #142]	; 0x8e
			rerun.start(5000);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3348      	adds	r3, #72	; 0x48
 8003b84:	f241 3188 	movw	r1, #5000	; 0x1388
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fd fc3f 	bl	800140c <_ZN5Timer5startEm>
			if (motor == SYNCHRON) {
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 30d7 	ldrb.w	r3, [r3, #215]	; 0xd7
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10c      	bne.n	8003bb2 <_ZN9Convertor5alarmEv+0x45e>
				unload = true;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe fb75 	bl	800228e <_ZN3PinaSEb>
				clump_timer.start(3000);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3368      	adds	r3, #104	; 0x68
 8003ba8:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8003bac:	4618      	mov	r0, r3
 8003bae:	f7fd fc2d 	bl	800140c <_ZN5Timer5startEm>
			}
		}

		adc.reset_measure();
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fe fa0b 	bl	8001fd2 <_ZN4ADC_13reset_measureEv>
	}
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}

08003bc4 <HAL_TIM_PeriodElapsedCallback>:
};

Interrupt period_callback;
//Interrupt adc_comparator_callback;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim){
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from ACD2
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a04      	ldr	r2, [pc, #16]	; (8003be4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d102      	bne.n	8003bdc <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		period_callback.interrupt();
 8003bd6:	4804      	ldr	r0, [pc, #16]	; (8003be8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003bd8:	f7fd fc8a 	bl	80014f0 <_ZN9Interrupt9interruptEv>
	}
}
 8003bdc:	bf00      	nop
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40000400 	.word	0x40000400
 8003be8:	20000360 	.word	0x20000360

08003bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003bec:	b590      	push	{r4, r7, lr}
 8003bee:	f5ad 7d53 	sub.w	sp, sp, #844	; 0x34c
 8003bf2:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003bf4:	f001 fca6 	bl	8005544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003bf8:	f000 f8c4 	bl	8003d84 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003bfc:	f000 fc38 	bl	8004470 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8003c00:	f000 fc08 	bl	8004414 <_ZL11MX_DMA_Initv>
//  MX_CAN_Init();
  MX_TIM1_Init();
 8003c04:	f000 fa50 	bl	80040a8 <_ZL12MX_TIM1_Initv>
  MX_USART3_UART_Init();
 8003c08:	f000 fbd6 	bl	80043b8 <_ZL19MX_USART3_UART_Initv>
  MX_TIM4_Init();
 8003c0c:	f000 fb6c 	bl	80042e8 <_ZL12MX_TIM4_Initv>

  MX_ADC1_Init();
 8003c10:	f000 f926 	bl	8003e60 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8003c14:	f000 f9a6 	bl	8003f64 <_ZL12MX_ADC2_Initv>
  MX_TIM3_Init();
 8003c18:	f000 fb00 	bl	800421c <_ZL12MX_TIM3_Initv>
  /* USER CODE BEGIN 2 */

  decltype(auto) led_red    = Pin{GPIOC, LED_RED_Pin  };
 8003c1c:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8003c20:	2201      	movs	r2, #1
 8003c22:	4950      	ldr	r1, [pc, #320]	; (8003d64 <main+0x178>)
 8003c24:	4618      	mov	r0, r3
 8003c26:	f7fe fae9 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_green  = Pin{GPIOB, LED_GREEN_Pin};
 8003c2a:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003c2e:	2220      	movs	r2, #32
 8003c30:	494d      	ldr	r1, [pc, #308]	; (8003d68 <main+0x17c>)
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fe fae2 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) led_can    = Pin{GPIOC, LED_CAN_Pin  };
 8003c38:	f507 7342 	add.w	r3, r7, #776	; 0x308
 8003c3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c40:	4948      	ldr	r1, [pc, #288]	; (8003d64 <main+0x178>)
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fe fada 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) ventilator = Pin{GPIOB, VENT_Pin     };
 8003c48:	f507 7340 	add.w	r3, r7, #768	; 0x300
 8003c4c:	2210      	movs	r2, #16
 8003c4e:	4946      	ldr	r1, [pc, #280]	; (8003d68 <main+0x17c>)
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fe fad3 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) unload     = Pin{GPIOA, UNLOAD_Pin   };
 8003c56:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8003c5a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003c5e:	4943      	ldr	r1, [pc, #268]	; (8003d6c <main+0x180>)
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fe facb 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) condens    = Pin{GPIOC, CONDENS_Pin  };
 8003c66:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8003c6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c6e:	493d      	ldr	r1, [pc, #244]	; (8003d64 <main+0x178>)
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7fe fac3 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) TD_DM      = Pin{GPIOB, TD_DM_Pin    };
 8003c76:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8003c7a:	2280      	movs	r2, #128	; 0x80
 8003c7c:	493a      	ldr	r1, [pc, #232]	; (8003d68 <main+0x17c>)
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe fabc 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) SP         = Pin{GPIOB, SP_Pin       };
 8003c84:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 8003c88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c8c:	4936      	ldr	r1, [pc, #216]	; (8003d68 <main+0x17c>)
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe fab4 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) Start      = Pin{GPIOB, START_Pin    };
 8003c94:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8003c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c9c:	4932      	ldr	r1, [pc, #200]	; (8003d68 <main+0x17c>)
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fe faac 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>
  decltype(auto) Motor      = Pin{GPIOA, ASYNC_Pin    };
 8003ca4:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8003ca8:	2204      	movs	r2, #4
 8003caa:	4930      	ldr	r1, [pc, #192]	; (8003d6c <main+0x180>)
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fe faa5 	bl	80021fc <_ZN3PinC1EP12GPIO_TypeDeft>

  decltype(auto) adc = ADC_ {adc_callback, adc_injected_callback, 4, 10};
 8003cb2:	f507 70ea 	add.w	r0, r7, #468	; 0x1d4
 8003cb6:	230a      	movs	r3, #10
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	2304      	movs	r3, #4
 8003cbc:	4a2c      	ldr	r2, [pc, #176]	; (8003d70 <main+0x184>)
 8003cbe:	492d      	ldr	r1, [pc, #180]	; (8003d74 <main+0x188>)
 8003cc0:	f7fe f818 	bl	8001cf4 <_ZN4ADC_C1ER9InterruptS1_ht>

  decltype(auto) uart = UART_<>{led_can};
 8003cc4:	f507 7242 	add.w	r2, r7, #776	; 0x308
 8003cc8:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8003ccc:	4611      	mov	r1, r2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 ff06 	bl	8004ae0 <_ZN5UART_ILj26EEC1ER3Pin>

  decltype(auto) ntc = NTC{};
 8003cd4:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f7fe faf9 	bl	80022d0 <_ZN3NTCC1Ev>
  decltype(auto) service = Service<In_data, Out_data>{adc, ntc, uart, interrupt_dma, interrupt_uart};
 8003cde:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8003ce2:	f507 72d2 	add.w	r2, r7, #420	; 0x1a4
 8003ce6:	f507 71ea 	add.w	r1, r7, #468	; 0x1d4
 8003cea:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8003cee:	4c22      	ldr	r4, [pc, #136]	; (8003d78 <main+0x18c>)
 8003cf0:	9401      	str	r4, [sp, #4]
 8003cf2:	4c22      	ldr	r4, [pc, #136]	; (8003d7c <main+0x190>)
 8003cf4:	9400      	str	r4, [sp, #0]
 8003cf6:	f000 ff05 	bl	8004b04 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R3NTCR5UART_ILj26EER9InterruptSB_>
  decltype(auto) contactor = Contactor{adc, service};
 8003cfa:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8003cfe:	f507 71ea 	add.w	r1, r7, #468	; 0x1d4
 8003d02:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003d06:	4618      	mov	r0, r3
 8003d08:	f7fe fb8e 	bl	8002428 <_ZN9ContactorC1ER4ADC_R7ServiceI7In_data8Out_dataE>
//  decltype(auto) cooler = Cooler{service};

  decltype(auto) convertor = Convertor{adc, service, contactor, period_callback/*, adc_comparator_callback*/, led_red, led_green, ventilator, unload, condens, TD_DM, SP, Start, Motor};
 8003d0c:	f107 04f4 	add.w	r4, r7, #244	; 0xf4
 8003d10:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8003d14:	f507 71ea 	add.w	r1, r7, #468	; 0x1d4
 8003d18:	4638      	mov	r0, r7
 8003d1a:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8003d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8003d20:	f507 7336 	add.w	r3, r7, #728	; 0x2d8
 8003d24:	9308      	str	r3, [sp, #32]
 8003d26:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 8003d2a:	9307      	str	r3, [sp, #28]
 8003d2c:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8003d30:	9306      	str	r3, [sp, #24]
 8003d32:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8003d36:	9305      	str	r3, [sp, #20]
 8003d38:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 8003d3c:	9304      	str	r3, [sp, #16]
 8003d3e:	f507 7340 	add.w	r3, r7, #768	; 0x300
 8003d42:	9303      	str	r3, [sp, #12]
 8003d44:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8003d48:	9302      	str	r3, [sp, #8]
 8003d4a:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8003d4e:	9301      	str	r3, [sp, #4]
 8003d50:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <main+0x194>)
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	4623      	mov	r3, r4
 8003d56:	f7fe fd01 	bl	800275c <_ZN9ConvertorC1ER4ADC_R7ServiceI7In_data8Out_dataER9ContactorR9InterruptR3PinSC_SC_SC_SC_SC_SC_SC_SC_>
  /* USER CODE BEGIN WHILE */

//  contactor.start();
  while (1)
  {
	  convertor();
 8003d5a:	463b      	mov	r3, r7
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7fe fdeb 	bl	8002938 <_ZN9ConvertorclEv>
 8003d62:	e7fa      	b.n	8003d5a <main+0x16e>
 8003d64:	40011000 	.word	0x40011000
 8003d68:	40010c00 	.word	0x40010c00
 8003d6c:	40010800 	.word	0x40010800
 8003d70:	20000354 	.word	0x20000354
 8003d74:	20000350 	.word	0x20000350
 8003d78:	2000035c 	.word	0x2000035c
 8003d7c:	20000358 	.word	0x20000358
 8003d80:	20000360 	.word	0x20000360

08003d84 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b096      	sub	sp, #88	; 0x58
 8003d88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003d8e:	2228      	movs	r2, #40	; 0x28
 8003d90:	2100      	movs	r1, #0
 8003d92:	4618      	mov	r0, r3
 8003d94:	f007 f8b6 	bl	800af04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d98:	f107 031c 	add.w	r3, r7, #28
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	601a      	str	r2, [r3, #0]
 8003da0:	605a      	str	r2, [r3, #4]
 8003da2:	609a      	str	r2, [r3, #8]
 8003da4:	60da      	str	r2, [r3, #12]
 8003da6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003da8:	1d3b      	adds	r3, r7, #4
 8003daa:	2200      	movs	r2, #0
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	605a      	str	r2, [r3, #4]
 8003db0:	609a      	str	r2, [r3, #8]
 8003db2:	60da      	str	r2, [r3, #12]
 8003db4:	611a      	str	r2, [r3, #16]
 8003db6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003db8:	2301      	movs	r3, #1
 8003dba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003dbc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dc0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8003dc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003dc6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003dd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dd4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003dd6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003dda:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ddc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003de0:	4618      	mov	r0, r3
 8003de2:	f003 fb47 	bl	8007474 <HAL_RCC_OscConfig>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	bf14      	ite	ne
 8003dec:	2301      	movne	r3, #1
 8003dee:	2300      	moveq	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <_Z18SystemClock_Configv+0x76>
  {
    Error_Handler();
 8003df6:	f000 fbe5 	bl	80045c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dfa:	230f      	movs	r3, #15
 8003dfc:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003dfe:	2302      	movs	r3, #2
 8003e00:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e02:	2300      	movs	r3, #0
 8003e04:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e0a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e10:	f107 031c 	add.w	r3, r7, #28
 8003e14:	2102      	movs	r1, #2
 8003e16:	4618      	mov	r0, r3
 8003e18:	f003 fdac 	bl	8007974 <HAL_RCC_ClockConfig>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	bf14      	ite	ne
 8003e22:	2301      	movne	r3, #1
 8003e24:	2300      	moveq	r3, #0
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <_Z18SystemClock_Configv+0xac>
  {
    Error_Handler();
 8003e2c:	f000 fbca 	bl	80045c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003e30:	2302      	movs	r3, #2
 8003e32:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003e34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e38:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e3a:	1d3b      	adds	r3, r7, #4
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f003 ff35 	bl	8007cac <HAL_RCCEx_PeriphCLKConfig>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	bf14      	ite	ne
 8003e48:	2301      	movne	r3, #1
 8003e4a:	2300      	moveq	r3, #0
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <_Z18SystemClock_Configv+0xd2>
  {
    Error_Handler();
 8003e52:	f000 fbb7 	bl	80045c4 <Error_Handler>
  }
}
 8003e56:	bf00      	nop
 8003e58:	3758      	adds	r7, #88	; 0x58
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003e66:	1d3b      	adds	r3, r7, #4
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003e70:	4b3a      	ldr	r3, [pc, #232]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e72:	4a3b      	ldr	r2, [pc, #236]	; (8003f60 <_ZL12MX_ADC1_Initv+0x100>)
 8003e74:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003e76:	4b39      	ldr	r3, [pc, #228]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e7c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003e7e:	4b37      	ldr	r3, [pc, #220]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e84:	4b35      	ldr	r3, [pc, #212]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e8a:	4b34      	ldr	r3, [pc, #208]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e8c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003e90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e92:	4b32      	ldr	r3, [pc, #200]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8003e98:	4b30      	ldr	r3, [pc, #192]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e9e:	482f      	ldr	r0, [pc, #188]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003ea0:	f001 fba0 	bl	80055e4 <HAL_ADC_Init>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	bf14      	ite	ne
 8003eaa:	2301      	movne	r3, #1
 8003eac:	2300      	moveq	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <_ZL12MX_ADC1_Initv+0x58>
  {
    Error_Handler();
 8003eb4:	f000 fb86 	bl	80045c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ec4:	1d3b      	adds	r3, r7, #4
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4824      	ldr	r0, [pc, #144]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003eca:	f001 fe7d 	bl	8005bc8 <HAL_ADC_ConfigChannel>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	bf14      	ite	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	2300      	moveq	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <_ZL12MX_ADC1_Initv+0x82>
  {
    Error_Handler();
 8003ede:	f000 fb71 	bl	80045c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003ee6:	2302      	movs	r3, #2
 8003ee8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003eea:	1d3b      	adds	r3, r7, #4
 8003eec:	4619      	mov	r1, r3
 8003eee:	481b      	ldr	r0, [pc, #108]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003ef0:	f001 fe6a 	bl	8005bc8 <HAL_ADC_ConfigChannel>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	bf14      	ite	ne
 8003efa:	2301      	movne	r3, #1
 8003efc:	2300      	moveq	r3, #0
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <_ZL12MX_ADC1_Initv+0xa8>
  {
    Error_Handler();
 8003f04:	f000 fb5e 	bl	80045c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f10:	1d3b      	adds	r3, r7, #4
 8003f12:	4619      	mov	r1, r3
 8003f14:	4811      	ldr	r0, [pc, #68]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003f16:	f001 fe57 	bl	8005bc8 <HAL_ADC_ConfigChannel>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	bf14      	ite	ne
 8003f20:	2301      	movne	r3, #1
 8003f22:	2300      	moveq	r3, #0
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <_ZL12MX_ADC1_Initv+0xce>
  {
    Error_Handler();
 8003f2a:	f000 fb4b 	bl	80045c4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8003f2e:	2307      	movs	r3, #7
 8003f30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003f32:	2304      	movs	r3, #4
 8003f34:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f36:	1d3b      	adds	r3, r7, #4
 8003f38:	4619      	mov	r1, r3
 8003f3a:	4808      	ldr	r0, [pc, #32]	; (8003f5c <_ZL12MX_ADC1_Initv+0xfc>)
 8003f3c:	f001 fe44 	bl	8005bc8 <HAL_ADC_ConfigChannel>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	bf14      	ite	ne
 8003f46:	2301      	movne	r3, #1
 8003f48:	2300      	moveq	r3, #0
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <_ZL12MX_ADC1_Initv+0xf4>
  {
    Error_Handler();
 8003f50:	f000 fb38 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003f54:	bf00      	nop
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	20000108 	.word	0x20000108
 8003f60:	40012400 	.word	0x40012400

08003f64 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b08e      	sub	sp, #56	; 0x38
 8003f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003f6a:	f107 0320 	add.w	r3, r7, #32
 8003f6e:	2200      	movs	r2, #0
 8003f70:	601a      	str	r2, [r3, #0]
 8003f72:	605a      	str	r2, [r3, #4]
 8003f74:	609a      	str	r2, [r3, #8]
 8003f76:	60da      	str	r2, [r3, #12]
 8003f78:	611a      	str	r2, [r3, #16]
 8003f7a:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8003f7c:	1d3b      	adds	r3, r7, #4
 8003f7e:	2200      	movs	r2, #0
 8003f80:	601a      	str	r2, [r3, #0]
 8003f82:	605a      	str	r2, [r3, #4]
 8003f84:	609a      	str	r2, [r3, #8]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	611a      	str	r2, [r3, #16]
 8003f8a:	615a      	str	r2, [r3, #20]
 8003f8c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8003f8e:	4b44      	ldr	r3, [pc, #272]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003f90:	4a44      	ldr	r2, [pc, #272]	; (80040a4 <_ZL12MX_ADC2_Initv+0x140>)
 8003f92:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003f94:	4b42      	ldr	r3, [pc, #264]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003f96:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f9a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003f9c:	4b40      	ldr	r3, [pc, #256]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003fa2:	4b3f      	ldr	r3, [pc, #252]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003fa8:	4b3d      	ldr	r3, [pc, #244]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003faa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8003fae:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003fb0:	4b3b      	ldr	r3, [pc, #236]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8003fb6:	4b3a      	ldr	r3, [pc, #232]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003fb8:	2201      	movs	r2, #1
 8003fba:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003fbc:	4838      	ldr	r0, [pc, #224]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003fbe:	f001 fb11 	bl	80055e4 <HAL_ADC_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	bf14      	ite	ne
 8003fc8:	2301      	movne	r3, #1
 8003fca:	2300      	moveq	r3, #0
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d001      	beq.n	8003fd6 <_ZL12MX_ADC2_Initv+0x72>
  {
    Error_Handler();
 8003fd2:	f000 faf7 	bl	80045c4 <Error_Handler>
  }
  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_ALL_INJEC;
 8003fd6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003fda:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.HighThreshold = 2700;
 8003fdc:	f640 238c 	movw	r3, #2700	; 0xa8c
 8003fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.LowThreshold = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	633b      	str	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.ITMode = ENABLE;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8003fec:	f107 0320 	add.w	r3, r7, #32
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	482b      	ldr	r0, [pc, #172]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8003ff4:	f001 fee0 	bl	8005db8 <HAL_ADC_AnalogWDGConfig>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	bf14      	ite	ne
 8003ffe:	2301      	movne	r3, #1
 8004000:	2300      	moveq	r3, #0
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <_ZL12MX_ADC2_Initv+0xa8>
  {
    Error_Handler();
 8004008:	f000 fadc 	bl	80045c4 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 800400c:	2304      	movs	r3, #4
 800400e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8004010:	2301      	movs	r3, #1
 8004012:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8004014:	2303      	movs	r3, #3
 8004016:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8004018:	2303      	movs	r3, #3
 800401a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 800401c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8004020:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8004022:	2300      	movs	r3, #0
 8004024:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8004026:	2300      	movs	r3, #0
 8004028:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 800402a:	2300      	movs	r3, #0
 800402c:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800402e:	1d3b      	adds	r3, r7, #4
 8004030:	4619      	mov	r1, r3
 8004032:	481b      	ldr	r0, [pc, #108]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8004034:	f002 f91e 	bl	8006274 <HAL_ADCEx_InjectedConfigChannel>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	bf14      	ite	ne
 800403e:	2301      	movne	r3, #1
 8004040:	2300      	moveq	r3, #0
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <_ZL12MX_ADC2_Initv+0xe8>
  {
    Error_Handler();
 8004048:	f000 fabc 	bl	80045c4 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 800404c:	2305      	movs	r3, #5
 800404e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8004050:	2302      	movs	r3, #2
 8004052:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8004054:	1d3b      	adds	r3, r7, #4
 8004056:	4619      	mov	r1, r3
 8004058:	4811      	ldr	r0, [pc, #68]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 800405a:	f002 f90b 	bl	8006274 <HAL_ADCEx_InjectedConfigChannel>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	bf14      	ite	ne
 8004064:	2301      	movne	r3, #1
 8004066:	2300      	moveq	r3, #0
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <_ZL12MX_ADC2_Initv+0x10e>
  {
    Error_Handler();
 800406e:	f000 faa9 	bl	80045c4 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8004072:	2306      	movs	r3, #6
 8004074:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8004076:	2303      	movs	r3, #3
 8004078:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 800407a:	1d3b      	adds	r3, r7, #4
 800407c:	4619      	mov	r1, r3
 800407e:	4808      	ldr	r0, [pc, #32]	; (80040a0 <_ZL12MX_ADC2_Initv+0x13c>)
 8004080:	f002 f8f8 	bl	8006274 <HAL_ADCEx_InjectedConfigChannel>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	bf14      	ite	ne
 800408a:	2301      	movne	r3, #1
 800408c:	2300      	moveq	r3, #0
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <_ZL12MX_ADC2_Initv+0x134>
  {
    Error_Handler();
 8004094:	f000 fa96 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004098:	bf00      	nop
 800409a:	3738      	adds	r7, #56	; 0x38
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	20000138 	.word	0x20000138
 80040a4:	40012800 	.word	0x40012800

080040a8 <_ZL12MX_TIM1_Initv>:
//  * @brief TIM1 Initialization Function
//  * @param None
//  * @retval None
//  */
static void MX_TIM1_Init(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b092      	sub	sp, #72	; 0x48
 80040ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	605a      	str	r2, [r3, #4]
 80040c2:	609a      	str	r2, [r3, #8]
 80040c4:	60da      	str	r2, [r3, #12]
 80040c6:	611a      	str	r2, [r3, #16]
 80040c8:	615a      	str	r2, [r3, #20]
 80040ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80040cc:	1d3b      	adds	r3, r7, #4
 80040ce:	2220      	movs	r2, #32
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f006 ff16 	bl	800af04 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80040d8:	4b4e      	ldr	r3, [pc, #312]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040da:	4a4f      	ldr	r2, [pc, #316]	; (8004218 <_ZL12MX_TIM1_Initv+0x170>)
 80040dc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80040de:	4b4d      	ldr	r3, [pc, #308]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80040e4:	4b4b      	ldr	r3, [pc, #300]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040e6:	2220      	movs	r2, #32
 80040e8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80040ea:	4b4a      	ldr	r3, [pc, #296]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040ec:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80040f0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040f2:	4b48      	ldr	r3, [pc, #288]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80040f8:	4b46      	ldr	r3, [pc, #280]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040fe:	4b45      	ldr	r3, [pc, #276]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 8004100:	2200      	movs	r2, #0
 8004102:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004104:	4843      	ldr	r0, [pc, #268]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 8004106:	f003 ff64 	bl	8007fd2 <HAL_TIM_PWM_Init>
 800410a:	4603      	mov	r3, r0
 800410c:	2b00      	cmp	r3, #0
 800410e:	bf14      	ite	ne
 8004110:	2301      	movne	r3, #1
 8004112:	2300      	moveq	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 800411a:	f000 fa53 	bl	80045c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800411e:	2300      	movs	r3, #0
 8004120:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004122:	2300      	movs	r3, #0
 8004124:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004126:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800412a:	4619      	mov	r1, r3
 800412c:	4839      	ldr	r0, [pc, #228]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 800412e:	f004 fe5f 	bl	8008df0 <HAL_TIMEx_MasterConfigSynchronization>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	bf14      	ite	ne
 8004138:	2301      	movne	r3, #1
 800413a:	2300      	moveq	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8004142:	f000 fa3f 	bl	80045c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004146:	2360      	movs	r3, #96	; 0x60
 8004148:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800414a:	2300      	movs	r3, #0
 800414c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800414e:	2300      	movs	r3, #0
 8004150:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004152:	2300      	movs	r3, #0
 8004154:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004156:	2300      	movs	r3, #0
 8004158:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800415a:	2300      	movs	r3, #0
 800415c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800415e:	2300      	movs	r3, #0
 8004160:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004166:	2200      	movs	r2, #0
 8004168:	4619      	mov	r1, r3
 800416a:	482a      	ldr	r0, [pc, #168]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 800416c:	f004 fa0a 	bl	8008584 <HAL_TIM_PWM_ConfigChannel>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	bf14      	ite	ne
 8004176:	2301      	movne	r3, #1
 8004178:	2300      	moveq	r3, #0
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8004180:	f000 fa20 	bl	80045c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004188:	2204      	movs	r2, #4
 800418a:	4619      	mov	r1, r3
 800418c:	4821      	ldr	r0, [pc, #132]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 800418e:	f004 f9f9 	bl	8008584 <HAL_TIM_PWM_ConfigChannel>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	bf14      	ite	ne
 8004198:	2301      	movne	r3, #1
 800419a:	2300      	moveq	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 80041a2:	f000 fa0f 	bl	80045c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80041a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041aa:	2208      	movs	r2, #8
 80041ac:	4619      	mov	r1, r3
 80041ae:	4819      	ldr	r0, [pc, #100]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80041b0:	f004 f9e8 	bl	8008584 <HAL_TIM_PWM_ConfigChannel>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	bf14      	ite	ne
 80041ba:	2301      	movne	r3, #1
 80041bc:	2300      	moveq	r3, #0
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 80041c4:	f000 f9fe 	bl	80045c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80041d0:	2300      	movs	r3, #0
 80041d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 115;
 80041d4:	2373      	movs	r3, #115	; 0x73
 80041d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80041dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80041e2:	2300      	movs	r3, #0
 80041e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80041e6:	1d3b      	adds	r3, r7, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	480a      	ldr	r0, [pc, #40]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 80041ec:	f004 fe6c 	bl	8008ec8 <HAL_TIMEx_ConfigBreakDeadTime>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	bf14      	ite	ne
 80041f6:	2301      	movne	r3, #1
 80041f8:	2300      	moveq	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <_ZL12MX_TIM1_Initv+0x15c>
  {
    Error_Handler();
 8004200:	f000 f9e0 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004204:	4803      	ldr	r0, [pc, #12]	; (8004214 <_ZL12MX_TIM1_Initv+0x16c>)
 8004206:	f000 ffbb 	bl	8005180 <HAL_TIM_MspPostInit>

}
 800420a:	bf00      	nop
 800420c:	3748      	adds	r7, #72	; 0x48
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	200001ac 	.word	0x200001ac
 8004218:	40012c00 	.word	0x40012c00

0800421c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b08a      	sub	sp, #40	; 0x28
 8004220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004222:	f107 0320 	add.w	r3, r7, #32
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800422c:	1d3b      	adds	r3, r7, #4
 800422e:	2200      	movs	r2, #0
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	605a      	str	r2, [r3, #4]
 8004234:	609a      	str	r2, [r3, #8]
 8004236:	60da      	str	r2, [r3, #12]
 8004238:	611a      	str	r2, [r3, #16]
 800423a:	615a      	str	r2, [r3, #20]
 800423c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800423e:	4b28      	ldr	r3, [pc, #160]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 8004240:	4a28      	ldr	r2, [pc, #160]	; (80042e4 <_ZL12MX_TIM3_Initv+0xc8>)
 8004242:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 39;
 8004244:	4b26      	ldr	r3, [pc, #152]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 8004246:	2227      	movs	r2, #39	; 0x27
 8004248:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800424a:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 800424c:	2200      	movs	r2, #0
 800424e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8004250:	4b23      	ldr	r3, [pc, #140]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 8004252:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8004256:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004258:	4b21      	ldr	r3, [pc, #132]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 800425a:	2200      	movs	r2, #0
 800425c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800425e:	4b20      	ldr	r3, [pc, #128]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 8004260:	2280      	movs	r2, #128	; 0x80
 8004262:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8004264:	481e      	ldr	r0, [pc, #120]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 8004266:	f003 fe65 	bl	8007f34 <HAL_TIM_OC_Init>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	bf14      	ite	ne
 8004270:	2301      	movne	r3, #1
 8004272:	2300      	moveq	r3, #0
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 800427a:	f000 f9a3 	bl	80045c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800427e:	2300      	movs	r3, #0
 8004280:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004282:	2300      	movs	r3, #0
 8004284:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004286:	f107 0320 	add.w	r3, r7, #32
 800428a:	4619      	mov	r1, r3
 800428c:	4814      	ldr	r0, [pc, #80]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 800428e:	f004 fdaf 	bl	8008df0 <HAL_TIMEx_MasterConfigSynchronization>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf14      	ite	ne
 8004298:	2301      	movne	r3, #1
 800429a:	2300      	moveq	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 80042a2:	f000 f98f 	bl	80045c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80042a6:	2300      	movs	r3, #0
 80042a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042b6:	1d3b      	adds	r3, r7, #4
 80042b8:	2200      	movs	r2, #0
 80042ba:	4619      	mov	r1, r3
 80042bc:	4808      	ldr	r0, [pc, #32]	; (80042e0 <_ZL12MX_TIM3_Initv+0xc4>)
 80042be:	f004 f909 	bl	80084d4 <HAL_TIM_OC_ConfigChannel>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bf14      	ite	ne
 80042c8:	2301      	movne	r3, #1
 80042ca:	2300      	moveq	r3, #0
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 80042d2:	f000 f977 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80042d6:	bf00      	nop
 80042d8:	3728      	adds	r7, #40	; 0x28
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	200001f4 	.word	0x200001f4
 80042e4:	40000400 	.word	0x40000400

080042e8 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b08a      	sub	sp, #40	; 0x28
 80042ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042ee:	f107 0320 	add.w	r3, r7, #32
 80042f2:	2200      	movs	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042f8:	1d3b      	adds	r3, r7, #4
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]
 80042fe:	605a      	str	r2, [r3, #4]
 8004300:	609a      	str	r2, [r3, #8]
 8004302:	60da      	str	r2, [r3, #12]
 8004304:	611a      	str	r2, [r3, #16]
 8004306:	615a      	str	r2, [r3, #20]
 8004308:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800430a:	4b29      	ldr	r3, [pc, #164]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 800430c:	4a29      	ldr	r2, [pc, #164]	; (80043b4 <_ZL12MX_TIM4_Initv+0xcc>)
 800430e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004310:	4b27      	ldr	r3, [pc, #156]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 8004312:	2200      	movs	r2, #0
 8004314:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004316:	4b26      	ldr	r3, [pc, #152]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 8004318:	2200      	movs	r2, #0
 800431a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 800431c:	4b24      	ldr	r3, [pc, #144]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 800431e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004322:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004324:	4b22      	ldr	r3, [pc, #136]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 8004326:	2200      	movs	r2, #0
 8004328:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800432a:	4b21      	ldr	r3, [pc, #132]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 800432c:	2200      	movs	r2, #0
 800432e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004330:	481f      	ldr	r0, [pc, #124]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 8004332:	f003 fe4e 	bl	8007fd2 <HAL_TIM_PWM_Init>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf14      	ite	ne
 800433c:	2301      	movne	r3, #1
 800433e:	2300      	moveq	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <_ZL12MX_TIM4_Initv+0x62>
  {
    Error_Handler();
 8004346:	f000 f93d 	bl	80045c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800434a:	2300      	movs	r3, #0
 800434c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800434e:	2300      	movs	r3, #0
 8004350:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004352:	f107 0320 	add.w	r3, r7, #32
 8004356:	4619      	mov	r1, r3
 8004358:	4815      	ldr	r0, [pc, #84]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 800435a:	f004 fd49 	bl	8008df0 <HAL_TIMEx_MasterConfigSynchronization>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	bf14      	ite	ne
 8004364:	2301      	movne	r3, #1
 8004366:	2300      	moveq	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <_ZL12MX_TIM4_Initv+0x8a>
  {
    Error_Handler();
 800436e:	f000 f929 	bl	80045c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004372:	2360      	movs	r3, #96	; 0x60
 8004374:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004382:	1d3b      	adds	r3, r7, #4
 8004384:	2200      	movs	r2, #0
 8004386:	4619      	mov	r1, r3
 8004388:	4809      	ldr	r0, [pc, #36]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 800438a:	f004 f8fb 	bl	8008584 <HAL_TIM_PWM_ConfigChannel>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <_ZL12MX_TIM4_Initv+0xba>
  {
    Error_Handler();
 800439e:	f000 f911 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80043a2:	4803      	ldr	r0, [pc, #12]	; (80043b0 <_ZL12MX_TIM4_Initv+0xc8>)
 80043a4:	f000 feec 	bl	8005180 <HAL_TIM_MspPostInit>

}
 80043a8:	bf00      	nop
 80043aa:	3728      	adds	r7, #40	; 0x28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	2000023c 	.word	0x2000023c
 80043b4:	40000800 	.word	0x40000800

080043b8 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80043bc:	4b13      	ldr	r3, [pc, #76]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043be:	4a14      	ldr	r2, [pc, #80]	; (8004410 <_ZL19MX_USART3_UART_Initv+0x58>)
 80043c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80043c2:	4b12      	ldr	r3, [pc, #72]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043ca:	4b10      	ldr	r3, [pc, #64]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043cc:	2200      	movs	r2, #0
 80043ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80043d0:	4b0e      	ldr	r3, [pc, #56]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80043d6:	4b0d      	ldr	r3, [pc, #52]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043d8:	2200      	movs	r2, #0
 80043da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80043dc:	4b0b      	ldr	r3, [pc, #44]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043de:	220c      	movs	r2, #12
 80043e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043e2:	4b0a      	ldr	r3, [pc, #40]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80043e8:	4b08      	ldr	r3, [pc, #32]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80043ee:	4807      	ldr	r0, [pc, #28]	; (800440c <_ZL19MX_USART3_UART_Initv+0x54>)
 80043f0:	f004 fdf1 	bl	8008fd6 <HAL_UART_Init>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	bf14      	ite	ne
 80043fa:	2301      	movne	r3, #1
 80043fc:	2300      	moveq	r3, #0
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8004404:	f000 f8de 	bl	80045c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004408:	bf00      	nop
 800440a:	bd80      	pop	{r7, pc}
 800440c:	20000284 	.word	0x20000284
 8004410:	40004800 	.word	0x40004800

08004414 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800441a:	4b14      	ldr	r3, [pc, #80]	; (800446c <_ZL11MX_DMA_Initv+0x58>)
 800441c:	695b      	ldr	r3, [r3, #20]
 800441e:	4a13      	ldr	r2, [pc, #76]	; (800446c <_ZL11MX_DMA_Initv+0x58>)
 8004420:	f043 0301 	orr.w	r3, r3, #1
 8004424:	6153      	str	r3, [r2, #20]
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <_ZL11MX_DMA_Initv+0x58>)
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	607b      	str	r3, [r7, #4]
 8004430:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004432:	2200      	movs	r2, #0
 8004434:	2100      	movs	r1, #0
 8004436:	200b      	movs	r0, #11
 8004438:	f002 f99f 	bl	800677a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800443c:	200b      	movs	r0, #11
 800443e:	f002 f9b8 	bl	80067b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004442:	2200      	movs	r2, #0
 8004444:	2100      	movs	r1, #0
 8004446:	200c      	movs	r0, #12
 8004448:	f002 f997 	bl	800677a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800444c:	200c      	movs	r0, #12
 800444e:	f002 f9b0 	bl	80067b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004452:	2200      	movs	r2, #0
 8004454:	2100      	movs	r1, #0
 8004456:	200d      	movs	r0, #13
 8004458:	f002 f98f 	bl	800677a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800445c:	200d      	movs	r0, #13
 800445e:	f002 f9a8 	bl	80067b2 <HAL_NVIC_EnableIRQ>

}
 8004462:	bf00      	nop
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40021000 	.word	0x40021000

08004470 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b088      	sub	sp, #32
 8004474:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004476:	f107 0310 	add.w	r3, r7, #16
 800447a:	2200      	movs	r2, #0
 800447c:	601a      	str	r2, [r3, #0]
 800447e:	605a      	str	r2, [r3, #4]
 8004480:	609a      	str	r2, [r3, #8]
 8004482:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004484:	4b4a      	ldr	r3, [pc, #296]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	4a49      	ldr	r2, [pc, #292]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 800448a:	f043 0320 	orr.w	r3, r3, #32
 800448e:	6193      	str	r3, [r2, #24]
 8004490:	4b47      	ldr	r3, [pc, #284]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f003 0320 	and.w	r3, r3, #32
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800449c:	4b44      	ldr	r3, [pc, #272]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	4a43      	ldr	r2, [pc, #268]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044a2:	f043 0310 	orr.w	r3, r3, #16
 80044a6:	6193      	str	r3, [r2, #24]
 80044a8:	4b41      	ldr	r3, [pc, #260]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044aa:	699b      	ldr	r3, [r3, #24]
 80044ac:	f003 0310 	and.w	r3, r3, #16
 80044b0:	60bb      	str	r3, [r7, #8]
 80044b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b4:	4b3e      	ldr	r3, [pc, #248]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	4a3d      	ldr	r2, [pc, #244]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044ba:	f043 0304 	orr.w	r3, r3, #4
 80044be:	6193      	str	r3, [r2, #24]
 80044c0:	4b3b      	ldr	r3, [pc, #236]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044c2:	699b      	ldr	r3, [r3, #24]
 80044c4:	f003 0304 	and.w	r3, r3, #4
 80044c8:	607b      	str	r3, [r7, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044cc:	4b38      	ldr	r3, [pc, #224]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	4a37      	ldr	r2, [pc, #220]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044d2:	f043 0308 	orr.w	r3, r3, #8
 80044d6:	6193      	str	r3, [r2, #24]
 80044d8:	4b35      	ldr	r3, [pc, #212]	; (80045b0 <_ZL12MX_GPIO_Initv+0x140>)
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	f003 0308 	and.w	r3, r3, #8
 80044e0:	603b      	str	r3, [r7, #0]
 80044e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_CAN_Pin|CONDENS_Pin, GPIO_PIN_RESET);
 80044e4:	2200      	movs	r2, #0
 80044e6:	f241 2101 	movw	r1, #4609	; 0x1201
 80044ea:	4832      	ldr	r0, [pc, #200]	; (80045b4 <_ZL12MX_GPIO_Initv+0x144>)
 80044ec:	f002 ffa9 	bl	8007442 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UNLOAD_GPIO_Port, UNLOAD_Pin, GPIO_PIN_RESET);
 80044f0:	2200      	movs	r2, #0
 80044f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80044f6:	4830      	ldr	r0, [pc, #192]	; (80045b8 <_ZL12MX_GPIO_Initv+0x148>)
 80044f8:	f002 ffa3 	bl	8007442 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, VENT_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80044fc:	2200      	movs	r2, #0
 80044fe:	2130      	movs	r1, #48	; 0x30
 8004500:	482e      	ldr	r0, [pc, #184]	; (80045bc <_ZL12MX_GPIO_Initv+0x14c>)
 8004502:	f002 ff9e 	bl	8007442 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_Pin LED_CAN_Pin CONDENS_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_CAN_Pin|CONDENS_Pin;
 8004506:	f241 2301 	movw	r3, #4609	; 0x1201
 800450a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800450c:	2301      	movs	r3, #1
 800450e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004510:	2300      	movs	r3, #0
 8004512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004514:	2302      	movs	r3, #2
 8004516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004518:	f107 0310 	add.w	r3, r7, #16
 800451c:	4619      	mov	r1, r3
 800451e:	4825      	ldr	r0, [pc, #148]	; (80045b4 <_ZL12MX_GPIO_Initv+0x144>)
 8004520:	f002 fde4 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ASYNC_Pin */
  GPIO_InitStruct.Pin = ASYNC_Pin;
 8004524:	2304      	movs	r3, #4
 8004526:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004528:	2300      	movs	r3, #0
 800452a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800452c:	2300      	movs	r3, #0
 800452e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ASYNC_GPIO_Port, &GPIO_InitStruct);
 8004530:	f107 0310 	add.w	r3, r7, #16
 8004534:	4619      	mov	r1, r3
 8004536:	4820      	ldr	r0, [pc, #128]	; (80045b8 <_ZL12MX_GPIO_Initv+0x148>)
 8004538:	f002 fdd8 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pin : UNLOAD_Pin */
  GPIO_InitStruct.Pin = UNLOAD_Pin;
 800453c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004540:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004542:	2301      	movs	r3, #1
 8004544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004546:	2300      	movs	r3, #0
 8004548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454a:	2302      	movs	r3, #2
 800454c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UNLOAD_GPIO_Port, &GPIO_InitStruct);
 800454e:	f107 0310 	add.w	r3, r7, #16
 8004552:	4619      	mov	r1, r3
 8004554:	4818      	ldr	r0, [pc, #96]	; (80045b8 <_ZL12MX_GPIO_Initv+0x148>)
 8004556:	f002 fdc9 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pin : Contactor_Pin */
  GPIO_InitStruct.Pin = Contactor_Pin;
 800455a:	2304      	movs	r3, #4
 800455c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004562:	2300      	movs	r3, #0
 8004564:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Contactor_GPIO_Port, &GPIO_InitStruct);
 8004566:	f107 0310 	add.w	r3, r7, #16
 800456a:	4619      	mov	r1, r3
 800456c:	4814      	ldr	r0, [pc, #80]	; (80045c0 <_ZL12MX_GPIO_Initv+0x150>)
 800456e:	f002 fdbd 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : VENT_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = VENT_Pin|LED_GREEN_Pin;
 8004572:	2330      	movs	r3, #48	; 0x30
 8004574:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004576:	2301      	movs	r3, #1
 8004578:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457a:	2300      	movs	r3, #0
 800457c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800457e:	2302      	movs	r3, #2
 8004580:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004582:	f107 0310 	add.w	r3, r7, #16
 8004586:	4619      	mov	r1, r3
 8004588:	480c      	ldr	r0, [pc, #48]	; (80045bc <_ZL12MX_GPIO_Initv+0x14c>)
 800458a:	f002 fdaf 	bl	80070ec <HAL_GPIO_Init>

  /*Configure GPIO pins : TD_DM_Pin SP_Pin START_Pin */
  GPIO_InitStruct.Pin = TD_DM_Pin|SP_Pin|START_Pin;
 800458e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8004592:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004598:	2300      	movs	r3, #0
 800459a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800459c:	f107 0310 	add.w	r3, r7, #16
 80045a0:	4619      	mov	r1, r3
 80045a2:	4806      	ldr	r0, [pc, #24]	; (80045bc <_ZL12MX_GPIO_Initv+0x14c>)
 80045a4:	f002 fda2 	bl	80070ec <HAL_GPIO_Init>

}
 80045a8:	bf00      	nop
 80045aa:	3720      	adds	r7, #32
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40021000 	.word	0x40021000
 80045b4:	40011000 	.word	0x40011000
 80045b8:	40010800 	.word	0x40010800
 80045bc:	40010c00 	.word	0x40010c00
 80045c0:	40011400 	.word	0x40011400

080045c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80045c8:	b672      	cpsid	i
}
 80045ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80045cc:	e7fe      	b.n	80045cc <Error_Handler+0x8>

080045ce <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_>:
public:
    Static_vector (){}
    void clear()  {end_i = 0;}
    uint8_t cend  () const {return end_i;}
    size_t size ()  {return end_i;}
    void push_back(T p)
 80045ce:	b480      	push	{r7}
 80045d0:	b083      	sub	sp, #12
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	6078      	str	r0, [r7, #4]
 80045d6:	6039      	str	r1, [r7, #0]
    {
        if (end_i < size_)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	2b0b      	cmp	r3, #11
 80045de:	d808      	bhi.n	80045f2 <_ZN13Static_vectorIP10SubscriberLj12EE9push_backES1_+0x24>
            vector[end_i++] = p;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e4:	1c59      	adds	r1, r3, #1
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	6311      	str	r1, [r2, #48]	; 0x30
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	6839      	ldr	r1, [r7, #0]
 80045ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    }
 80045f2:	bf00      	nop
 80045f4:	370c      	adds	r7, #12
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bc80      	pop	{r7}
 80045fa:	4770      	bx	lr

080045fc <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_>:
    void remove (T p)
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
    {
      uint8_t index = 0;
 8004606:	2300      	movs	r3, #0
 8004608:	73fb      	strb	r3, [r7, #15]

      for (uint8_t i = 0; i < end_i; i++) {
 800460a:	2300      	movs	r3, #0
 800460c:	73bb      	strb	r3, [r7, #14]
 800460e:	7bba      	ldrb	r2, [r7, #14]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004614:	429a      	cmp	r2, r3
 8004616:	d20d      	bcs.n	8004634 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
        if (vector[i] == p) {
 8004618:	7bba      	ldrb	r2, [r7, #14]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004620:	683a      	ldr	r2, [r7, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d102      	bne.n	800462c <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x30>
          index = i;
 8004626:	7bbb      	ldrb	r3, [r7, #14]
 8004628:	73fb      	strb	r3, [r7, #15]
          break;
 800462a:	e003      	b.n	8004634 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x38>
      for (uint8_t i = 0; i < end_i; i++) {
 800462c:	7bbb      	ldrb	r3, [r7, #14]
 800462e:	3301      	adds	r3, #1
 8004630:	73bb      	strb	r3, [r7, #14]
 8004632:	e7ec      	b.n	800460e <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x12>
        }
      }

      for (uint8_t i = index; i < end_i; i++) {
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	737b      	strb	r3, [r7, #13]
 8004638:	7b7a      	ldrb	r2, [r7, #13]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800463e:	429a      	cmp	r2, r3
 8004640:	d20c      	bcs.n	800465c <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x60>
          vector[i] = vector[i+1];
 8004642:	7b7b      	ldrb	r3, [r7, #13]
 8004644:	1c59      	adds	r1, r3, #1
 8004646:	7b7a      	ldrb	r2, [r7, #13]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (uint8_t i = index; i < end_i; i++) {
 8004654:	7b7b      	ldrb	r3, [r7, #13]
 8004656:	3301      	adds	r3, #1
 8004658:	737b      	strb	r3, [r7, #13]
 800465a:	e7ed      	b.n	8004638 <_ZN13Static_vectorIP10SubscriberLj12EE6removeES1_+0x3c>
      }
      end_i--;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	1e5a      	subs	r2, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	631a      	str	r2, [r3, #48]	; 0x30
    }
 8004666:	bf00      	nop
 8004668:	3714      	adds	r7, #20
 800466a:	46bd      	mov	sp, r7
 800466c:	bc80      	pop	{r7}
 800466e:	4770      	bx	lr

08004670 <_ZNK13Static_vectorIP10SubscriberLj12EE4cendEv>:
    uint8_t cend  () const {return end_i;}
 8004670:	b480      	push	{r7}
 8004672:	b083      	sub	sp, #12
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	b2db      	uxtb	r3, r3
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	bc80      	pop	{r7}
 8004686:	4770      	bx	lr

08004688 <_ZNK13Static_vectorIP10SubscriberLj12EEixEj>:

    T operator[] (const size_t index) const
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
    {
        return vector[index];
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	683a      	ldr	r2, [r7, #0]
 8004696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    }
 800469a:	4618      	mov	r0, r3
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr

080046a4 <_ZN13Static_vectorIP10SubscriberLj12EEC1Ev>:
    Static_vector (){}
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	4618      	mov	r0, r3
 80046b0:	370c      	adds	r7, #12
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr

080046b8 <_ZN10SystemTick13initInterruptILt1000EEEvv>:
#ifndef SYSTICK_H_
#define SYSTICK_H_

class SystemTick {
public:
	template <uint16_t us> void initInterrupt()
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
	{
		HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000 / (1000/us) - 1);
 80046c0:	f003 faa4 	bl	8007c0c <HAL_RCC_GetHCLKFreq>
 80046c4:	4603      	mov	r3, r0
 80046c6:	4a06      	ldr	r2, [pc, #24]	; (80046e0 <_ZN10SystemTick13initInterruptILt1000EEEvv+0x28>)
 80046c8:	fba2 2303 	umull	r2, r3, r2, r3
 80046cc:	099b      	lsrs	r3, r3, #6
 80046ce:	3b01      	subs	r3, #1
 80046d0:	4618      	mov	r0, r3
 80046d2:	f002 f87c 	bl	80067ce <HAL_SYSTICK_Config>
	}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	10624dd3 	.word	0x10624dd3

080046e4 <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80046e4:	b5b0      	push	{r4, r5, r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f7fb feec 	bl	80004cc <__aeabi_i2d>
 80046f4:	4604      	mov	r4, r0
 80046f6:	460d      	mov	r5, r1
 80046f8:	6838      	ldr	r0, [r7, #0]
 80046fa:	f7fb fee7 	bl	80004cc <__aeabi_i2d>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	4620      	mov	r0, r4
 8004704:	4629      	mov	r1, r5
 8004706:	f005 fbd3 	bl	8009eb0 <pow>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
    }
 800470e:	4610      	mov	r0, r2
 8004710:	4619      	mov	r1, r3
 8004712:	3708      	adds	r7, #8
 8004714:	46bd      	mov	sp, r7
 8004716:	bdb0      	pop	{r4, r5, r7, pc}

08004718 <_ZN7ServiceI7In_data8Out_dataEclEv>:
	void operator()(){
 8004718:	b590      	push	{r4, r7, lr}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
		outData.voltage_board  = k_adc * adc[V24] * 100 + 6; // 6   
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2100      	movs	r1, #0
 8004726:	4618      	mov	r0, r3
 8004728:	f7fd fbf4 	bl	8001f14 <_ZN4ADC_ixEh>
 800472c:	4603      	mov	r3, r0
 800472e:	4618      	mov	r0, r3
 8004730:	f7fc fac8 	bl	8000cc4 <__aeabi_i2f>
 8004734:	4603      	mov	r3, r0
 8004736:	49c0      	ldr	r1, [pc, #768]	; (8004a38 <_ZN7ServiceI7In_data8Out_dataEclEv+0x320>)
 8004738:	4618      	mov	r0, r3
 800473a:	f7fc fb17 	bl	8000d6c <__aeabi_fmul>
 800473e:	4603      	mov	r3, r0
 8004740:	49be      	ldr	r1, [pc, #760]	; (8004a3c <_ZN7ServiceI7In_data8Out_dataEclEv+0x324>)
 8004742:	4618      	mov	r0, r3
 8004744:	f7fc fb12 	bl	8000d6c <__aeabi_fmul>
 8004748:	4603      	mov	r3, r0
 800474a:	49bd      	ldr	r1, [pc, #756]	; (8004a40 <_ZN7ServiceI7In_data8Out_dataEclEv+0x328>)
 800474c:	4618      	mov	r0, r3
 800474e:	f7fc fa05 	bl	8000b5c <__addsf3>
 8004752:	4603      	mov	r3, r0
 8004754:	4618      	mov	r0, r3
 8004756:	f7fc fd0b 	bl	8001170 <__aeabi_f2uiz>
 800475a:	4603      	mov	r3, r0
 800475c:	b29a      	uxth	r2, r3
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
		outData.convertor_temp  = ntc(adc[Trad]);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685c      	ldr	r4, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2102      	movs	r1, #2
 800476e:	4618      	mov	r0, r3
 8004770:	f7fd fbd0 	bl	8001f14 <_ZN4ADC_ixEh>
 8004774:	4603      	mov	r3, r0
 8004776:	4619      	mov	r1, r3
 8004778:	4620      	mov	r0, r4
 800477a:	f7fd fdbd 	bl	80022f8 <_ZN3NTCclEt>
 800477e:	4603      	mov	r3, r0
 8004780:	b21a      	sxth	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
		outData.current        = (abs(adc.value(PS) - adc.offset_I_S)) * 100 / 21;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2101      	movs	r1, #1
 800478e:	4618      	mov	r0, r3
 8004790:	f7fd fbd1 	bl	8001f36 <_ZN4ADC_5valueEh>
 8004794:	4603      	mov	r3, r0
 8004796:	461a      	mov	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f9b3 30f4 	ldrsh.w	r3, [r3, #244]	; 0xf4
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	bfb8      	it	lt
 80047a6:	425b      	neglt	r3, r3
 80047a8:	2264      	movs	r2, #100	; 0x64
 80047aa:	fb02 f303 	mul.w	r3, r2, r3
 80047ae:	4aa5      	ldr	r2, [pc, #660]	; (8004a44 <_ZN7ServiceI7In_data8Out_dataEclEv+0x32c>)
 80047b0:	fb82 1203 	smull	r1, r2, r2, r3
 80047b4:	1092      	asrs	r2, r2, #2
 80047b6:	17db      	asrs	r3, r3, #31
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
		outData.current_A      = adc.current();
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7fd fbea 	bl	8001fa0 <_ZN4ADC_7currentEv>
 80047cc:	4603      	mov	r3, r0
 80047ce:	461a      	mov	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		new_hv = (adc.value_HV() * 350 / 4095 * 45) / 10;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fd fbed 	bl	8001fba <_ZN4ADC_8value_HVEv>
 80047e0:	4603      	mov	r3, r0
 80047e2:	461a      	mov	r2, r3
 80047e4:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80047e8:	fb03 f302 	mul.w	r3, r3, r2
 80047ec:	4a96      	ldr	r2, [pc, #600]	; (8004a48 <_ZN7ServiceI7In_data8Out_dataEclEv+0x330>)
 80047ee:	fb82 1203 	smull	r1, r2, r2, r3
 80047f2:	441a      	add	r2, r3
 80047f4:	12d2      	asrs	r2, r2, #11
 80047f6:	17db      	asrs	r3, r3, #31
 80047f8:	1ad2      	subs	r2, r2, r3
 80047fa:	4613      	mov	r3, r2
 80047fc:	005b      	lsls	r3, r3, #1
 80047fe:	4413      	add	r3, r2
 8004800:	011a      	lsls	r2, r3, #4
 8004802:	1ad3      	subs	r3, r2, r3
 8004804:	4a91      	ldr	r2, [pc, #580]	; (8004a4c <_ZN7ServiceI7In_data8Out_dataEclEv+0x334>)
 8004806:	fb82 1203 	smull	r1, r2, r2, r3
 800480a:	1092      	asrs	r2, r2, #2
 800480c:	17db      	asrs	r3, r3, #31
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	b21a      	sxth	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
		if(measure_timer.done()) {
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	3348      	adds	r3, #72	; 0x48
 800481c:	4618      	mov	r0, r3
 800481e:	f7fc fe31 	bl	8001484 <_ZN5Timer4doneEv>
 8004822:	4603      	mov	r3, r0
 8004824:	2b00      	cmp	r3, #0
 8004826:	d062      	beq.n	80048ee <_ZN7ServiceI7In_data8Out_dataEclEv+0x1d6>
			measure_timer.stop();
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3348      	adds	r3, #72	; 0x48
 800482c:	4618      	mov	r0, r3
 800482e:	f7fc fe1a 	bl	8001466 <_ZN5Timer4stopEv>
			measure_timer.start();
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3348      	adds	r3, #72	; 0x48
 8004836:	4618      	mov	r0, r3
 8004838:	f7fc fe36 	bl	80014a8 <_ZN5Timer5startEv>
			arr_new_hv[m] = new_hv;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f9b3 205a 	ldrsh.w	r2, [r3, #90]	; 0x5a
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004848:	b291      	uxth	r1, r2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	3308      	adds	r3, #8
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	4413      	add	r3, r2
 8004852:	460a      	mov	r2, r1
 8004854:	809a      	strh	r2, [r3, #4]
			if (m < (qty_measure - 1)) m++;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800485c:	2b06      	cmp	r3, #6
 800485e:	d808      	bhi.n	8004872 <_ZN7ServiceI7In_data8Out_dataEclEv+0x15a>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004866:	3301      	adds	r3, #1
 8004868:	b2da      	uxtb	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004870:	e003      	b.n	800487a <_ZN7ServiceI7In_data8Out_dataEclEv+0x162>
			else m = 0;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			HV_avarage = 0;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	84da      	strh	r2, [r3, #38]	; 0x26
			for (auto i = 0; i < qty_measure; i++) {
 8004880:	2300      	movs	r3, #0
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2b07      	cmp	r3, #7
 8004888:	dc12      	bgt.n	80048b0 <_ZN7ServiceI7In_data8Out_dataEclEv+0x198>
				HV_avarage += arr_new_hv[i];
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8004890:	b29a      	uxth	r2, r3
 8004892:	6879      	ldr	r1, [r7, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	3308      	adds	r3, #8
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	440b      	add	r3, r1
 800489c:	889b      	ldrh	r3, [r3, #4]
 800489e:	4413      	add	r3, r2
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	b21a      	sxth	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	84da      	strh	r2, [r3, #38]	; 0x26
			for (auto i = 0; i < qty_measure; i++) {
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	3301      	adds	r3, #1
 80048ac:	60fb      	str	r3, [r7, #12]
 80048ae:	e7e9      	b.n	8004884 <_ZN7ServiceI7In_data8Out_dataEclEv+0x16c>
			HV_avarage /= qty_measure;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	da00      	bge.n	80048bc <_ZN7ServiceI7In_data8Out_dataEclEv+0x1a4>
 80048ba:	3307      	adds	r3, #7
 80048bc:	10db      	asrs	r3, r3, #3
 80048be:	b21a      	sxth	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	84da      	strh	r2, [r3, #38]	; 0x26
			outData.high_voltage  += (HV_avarage - outData.high_voltage) * 10 / 40;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80048d0:	4619      	mov	r1, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80048d8:	1acb      	subs	r3, r1, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	da00      	bge.n	80048e0 <_ZN7ServiceI7In_data8Out_dataEclEv+0x1c8>
 80048de:	3303      	adds	r3, #3
 80048e0:	109b      	asrs	r3, r3, #2
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	4413      	add	r3, r2
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		kolhoz ^= timer.event();
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3328      	adds	r3, #40	; 0x28
 80048f2:	4618      	mov	r0, r3
 80048f4:	f7fc fd9d 	bl	8001432 <_ZN5Timer5eventEv>
 80048f8:	4603      	mov	r3, r0
 80048fa:	461a      	mov	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8004902:	4053      	eors	r3, r2
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	bf14      	ite	ne
 800490a:	2301      	movne	r3, #1
 800490c:	2300      	moveq	r3, #0
 800490e:	b2da      	uxtb	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
		if (event or kolhoz) {
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 800491c:	2b00      	cmp	r3, #0
 800491e:	d105      	bne.n	800492c <_ZN7ServiceI7In_data8Out_dataEclEv+0x214>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8004926:	2b00      	cmp	r3, #0
 8004928:	f000 80d6 	beq.w	8004ad8 <_ZN7ServiceI7In_data8Out_dataEclEv+0x3c0>
			if(uart.buffer[0] == 4 or kolhoz) {
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	3304      	adds	r3, #4
 8004932:	2100      	movs	r1, #0
 8004934:	4618      	mov	r0, r3
 8004936:	f000 f956 	bl	8004be6 <_ZN10Net_bufferILh26EEixEi>
 800493a:	4603      	mov	r3, r0
 800493c:	2b04      	cmp	r3, #4
 800493e:	d004      	beq.n	800494a <_ZN7ServiceI7In_data8Out_dataEclEv+0x232>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
 8004946:	2b00      	cmp	r3, #0
 8004948:	d001      	beq.n	800494e <_ZN7ServiceI7In_data8Out_dataEclEv+0x236>
 800494a:	2301      	movs	r3, #1
 800494c:	e000      	b.n	8004950 <_ZN7ServiceI7In_data8Out_dataEclEv+0x238>
 800494e:	2300      	movs	r3, #0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d07d      	beq.n	8004a50 <_ZN7ServiceI7In_data8Out_dataEclEv+0x338>
				uart.buffer.clear();
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	3304      	adds	r3, #4
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f952 	bl	8004c04 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << outData.voltage_board
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	1d1a      	adds	r2, r3, #4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 800496c:	4619      	mov	r1, r3
 800496e:	4610      	mov	r0, r2
 8004970:	f000 f957 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004974:	4602      	mov	r2, r0
						    << outData.pressure
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f8b3 3078 	ldrh.w	r3, [r3, #120]	; 0x78
 800497c:	4619      	mov	r1, r3
 800497e:	4610      	mov	r0, r2
 8004980:	f000 f94f 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004984:	4602      	mov	r2, r0
							<< outData.PWM
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
 800498c:	4619      	mov	r1, r3
 800498e:	4610      	mov	r0, r2
 8004990:	f000 f965 	bl	8004c5e <_ZN10Net_bufferILh26EElsEs>
 8004994:	4602      	mov	r2, r0
							<< outData.convertor_temp
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 800499c:	4619      	mov	r1, r3
 800499e:	4610      	mov	r0, r2
 80049a0:	f000 f95d 	bl	8004c5e <_ZN10Net_bufferILh26EElsEs>
 80049a4:	4602      	mov	r2, r0
							<< outData.current
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f8b3 307e 	ldrh.w	r3, [r3, #126]	; 0x7e
 80049ac:	4619      	mov	r1, r3
 80049ae:	4610      	mov	r0, r2
 80049b0:	f000 f937 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 80049b4:	4602      	mov	r2, r0
							<< outData.current_A
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80049bc:	4619      	mov	r1, r3
 80049be:	4610      	mov	r0, r2
 80049c0:	f000 f92f 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 80049c4:	4602      	mov	r2, r0
							<< outData.current_C
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f8b3 3082 	ldrh.w	r3, [r3, #130]	; 0x82
 80049cc:	4619      	mov	r1, r3
 80049ce:	4610      	mov	r0, r2
 80049d0:	f000 f927 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 80049d4:	4602      	mov	r2, r0
							<< outData.high_voltage
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 80049dc:	4619      	mov	r1, r3
 80049de:	4610      	mov	r0, r2
 80049e0:	f000 f91f 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 80049e4:	4602      	mov	r2, r0
							<< outData.max_current
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f8b3 3086 	ldrh.w	r3, [r3, #134]	; 0x86
 80049ec:	4619      	mov	r1, r3
 80049ee:	4610      	mov	r0, r2
 80049f0:	f000 f917 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 80049f4:	4602      	mov	r2, r0
							<< outData.max_current_A
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80049fc:	4619      	mov	r1, r3
 80049fe:	4610      	mov	r0, r2
 8004a00:	f000 f90f 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004a04:	4602      	mov	r2, r0
							<< outData.max_current_C
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4610      	mov	r0, r2
 8004a10:	f000 f907 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004a14:	4602      	mov	r2, r0
							<< outData.U_phase
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	4610      	mov	r0, r2
 8004a20:	f000 f8ff 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004a24:	4602      	mov	r2, r0
							<< arOutData[12];
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f8b3 308e 	ldrh.w	r3, [r3, #142]	; 0x8e
 8004a2c:	4619      	mov	r1, r3
 8004a2e:	4610      	mov	r0, r2
 8004a30:	f000 f8f7 	bl	8004c22 <_ZN10Net_bufferILh26EElsEt>
 8004a34:	e02f      	b.n	8004a96 <_ZN7ServiceI7In_data8Out_dataEclEv+0x37e>
 8004a36:	bf00      	nop
 8004a38:	3a534067 	.word	0x3a534067
 8004a3c:	42c80000 	.word	0x42c80000
 8004a40:	40c00000 	.word	0x40c00000
 8004a44:	30c30c31 	.word	0x30c30c31
 8004a48:	80080081 	.word	0x80080081
 8004a4c:	66666667 	.word	0x66666667
			} else if(uart.buffer[0] == '+') {
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	3304      	adds	r3, #4
 8004a56:	2100      	movs	r1, #0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f000 f8c4 	bl	8004be6 <_ZN10Net_bufferILh26EEixEi>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b2b      	cmp	r3, #43	; 0x2b
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d013      	beq.n	8004a96 <_ZN7ServiceI7In_data8Out_dataEclEv+0x37e>
				uart.buffer.clear();
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	3304      	adds	r3, #4
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 f8c5 	bl	8004c04 <_ZN10Net_bufferILh26EE5clearEv>
				uart.buffer << 'O';
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	214f      	movs	r1, #79	; 0x4f
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f909 	bl	8004c9a <_ZN10Net_bufferILh26EElsEc>
				uart.buffer << 'K';
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	3304      	adds	r3, #4
 8004a8e:	214b      	movs	r1, #75	; 0x4b
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 f902 	bl	8004c9a <_ZN10Net_bufferILh26EElsEc>
			event = false;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
			kolhoz = false;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
			if(uart.buffer.size())
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f911 	bl	8004cd4 <_ZN10Net_bufferILh26EE4sizeEv>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	bf14      	ite	ne
 8004ab8:	2301      	movne	r3, #1
 8004aba:	2300      	moveq	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d005      	beq.n	8004ace <_ZN7ServiceI7In_data8Out_dataEclEv+0x3b6>
				uart.transmit();
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 f914 	bl	8004cf4 <_ZN5UART_ILj26EE8transmitEv>
	}
 8004acc:	e004      	b.n	8004ad8 <_ZN7ServiceI7In_data8Out_dataEclEv+0x3c0>
				uart.receive();
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 f930 	bl	8004d38 <_ZN5UART_ILj26EE7receiveEv>
	}
 8004ad8:	bf00      	nop
 8004ada:	3714      	adds	r7, #20
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd90      	pop	{r4, r7, pc}

08004ae0 <_ZN5UART_ILj26EEC1ER3Pin>:

public:

	Pin& led_red;

	UART_(Pin& led_red) : led_red{led_red}{}
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	601a      	str	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3304      	adds	r3, #4
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 f93b 	bl	8004d70 <_ZN10Net_bufferILh26EEC1Ev>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4618      	mov	r0, r3
 8004afe:	3708      	adds	r7, #8
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <_ZN7ServiceI7In_data8Out_dataEC1ER4ADC_R3NTCR5UART_ILj26EER9InterruptSB_>:
	Service (
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
 8004b10:	603b      	str	r3, [r7, #0]
      , arInData { }, arOutData { }, arInDataMin { }, arInDataMax {}
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	601a      	str	r2, [r3, #0]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	605a      	str	r2, [r3, #4]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	609a      	str	r2, [r3, #8]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	60da      	str	r2, [r3, #12]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	69fa      	ldr	r2, [r7, #28]
 8004b2e:	611a      	str	r2, [r3, #16]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	3314      	adds	r3, #20
 8004b34:	2200      	movs	r2, #0
 8004b36:	601a      	str	r2, [r3, #0]
 8004b38:	605a      	str	r2, [r3, #4]
 8004b3a:	609a      	str	r2, [r3, #8]
 8004b3c:	60da      	str	r2, [r3, #12]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	84da      	strh	r2, [r3, #38]	; 0x26
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	3328      	adds	r3, #40	; 0x28
 8004b50:	4618      	mov	r0, r3
 8004b52:	f7fc fc0b 	bl	800136c <_ZN5TimerC1Ev>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	3338      	adds	r3, #56	; 0x38
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fc fc06 	bl	800136c <_ZN5TimerC1Ev>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	3348      	adds	r3, #72	; 0x48
 8004b64:	2119      	movs	r1, #25
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7fc fc18 	bl	800139c <_ZN5TimerC1Em>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	3364      	adds	r3, #100	; 0x64
 8004ba0:	68f9      	ldr	r1, [r7, #12]
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 f8f0 	bl	8004d88 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	336c      	adds	r3, #108	; 0x6c
 8004bac:	68f9      	ldr	r1, [r7, #12]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f000 f908 	bl	8004dc4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3376      	adds	r3, #118	; 0x76
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	609a      	str	r2, [r3, #8]
 8004bc0:	60da      	str	r2, [r3, #12]
 8004bc2:	611a      	str	r2, [r3, #16]
 8004bc4:	615a      	str	r2, [r3, #20]
 8004bc6:	831a      	strh	r2, [r3, #24]
		uart.receive();
 8004bc8:	6838      	ldr	r0, [r7, #0]
 8004bca:	f000 f8b5 	bl	8004d38 <_ZN5UART_ILj26EE7receiveEv>
		timer.start(500);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	3328      	adds	r3, #40	; 0x28
 8004bd2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f7fc fc18 	bl	800140c <_ZN5Timer5startEm>
	}
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	4618      	mov	r0, r3
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <_ZN10Net_bufferILh26EEixEi>:
    Net_buffer& operator>> (uint16_t&);

    Net_buffer& operator<< (char*);


    uint8_t operator[](int n){return buffer[n];}
 8004be6:	b480      	push	{r7}
 8004be8:	b083      	sub	sp, #12
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
 8004bee:	6039      	str	r1, [r7, #0]
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	3302      	adds	r3, #2
 8004bf8:	781b      	ldrb	r3, [r3, #0]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bc80      	pop	{r7}
 8004c02:	4770      	bx	lr

08004c04 <_ZN10Net_bufferILh26EE5clearEv>:
    void clear() { begin_i = 0; end_i = 0; }
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	701a      	strb	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	705a      	strb	r2, [r3, #1]
 8004c18:	bf00      	nop
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bc80      	pop	{r7}
 8004c20:	4770      	bx	lr

08004c22 <_ZN10Net_bufferILh26EElsEt>:
        end_i++;
   }
}

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b084      	sub	sp, #16
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
 8004c2a:	460b      	mov	r3, r1
 8004c2c:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 8004c2e:	f107 030e 	add.w	r3, r7, #14
 8004c32:	f107 020f 	add.w	r2, r7, #15
 8004c36:	8879      	ldrh	r1, [r7, #2]
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 f8e1 	bl	8004e00 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 8004c3e:	7bbb      	ldrb	r3, [r7, #14]
 8004c40:	4619      	mov	r1, r3
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f000 f8f1 	bl	8004e2a <_ZN10Net_bufferILh26EElsEh>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	7bfb      	ldrb	r3, [r7, #15]
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4610      	mov	r0, r2
 8004c50:	f000 f8eb 	bl	8004e2a <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8004c54:	687b      	ldr	r3, [r7, #4]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3710      	adds	r7, #16
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bd80      	pop	{r7, pc}

08004c5e <_ZN10Net_bufferILh26EElsEs>:

template<uint8_t size_>
Net_buffer<size_>& Net_buffer<size_>::operator<< (int16_t v)
 8004c5e:	b580      	push	{r7, lr}
 8004c60:	b084      	sub	sp, #16
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
 8004c66:	460b      	mov	r3, r1
 8004c68:	807b      	strh	r3, [r7, #2]
{
    uint8_t low, hi;
    to_bytes(v, low, hi);
 8004c6a:	8879      	ldrh	r1, [r7, #2]
 8004c6c:	f107 030e 	add.w	r3, r7, #14
 8004c70:	f107 020f 	add.w	r2, r7, #15
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 f8c3 	bl	8004e00 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>
    *this << hi << low;
 8004c7a:	7bbb      	ldrb	r3, [r7, #14]
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f8d3 	bl	8004e2a <_ZN10Net_bufferILh26EElsEh>
 8004c84:	4602      	mov	r2, r0
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
 8004c88:	4619      	mov	r1, r3
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	f000 f8cd 	bl	8004e2a <_ZN10Net_bufferILh26EElsEh>
    return *this;
 8004c90:	687b      	ldr	r3, [r7, #4]
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <_ZN10Net_bufferILh26EElsEc>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (char v)
 8004c9a:	b480      	push	{r7}
 8004c9c:	b083      	sub	sp, #12
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	785b      	ldrb	r3, [r3, #1]
 8004caa:	2b19      	cmp	r3, #25
 8004cac:	d80c      	bhi.n	8004cc8 <_ZN10Net_bufferILh26EElsEc+0x2e>
      buffer[end_i] = v;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	785b      	ldrb	r3, [r3, #1]
 8004cb2:	461a      	mov	r2, r3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	78fa      	ldrb	r2, [r7, #3]
 8004cba:	709a      	strb	r2, [r3, #2]
      end_i++;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	785b      	ldrb	r3, [r3, #1]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	b2da      	uxtb	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	705a      	strb	r2, [r3, #1]
    return *this;
 8004cc8:	687b      	ldr	r3, [r7, #4]
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bc80      	pop	{r7}
 8004cd2:	4770      	bx	lr

08004cd4 <_ZN10Net_bufferILh26EE4sizeEv>:
    uint8_t size()  { return end_i - begin_i; }
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	785a      	ldrb	r2, [r3, #1]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	4618      	mov	r0, r3
 8004cea:	370c      	adds	r7, #12
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bc80      	pop	{r7}
 8004cf0:	4770      	bx	lr
	...

08004cf4 <_ZN5UART_ILj26EE8transmitEv>:

	Net_buffer<buffer_size> buffer;

	void transmit(){
 8004cf4:	b590      	push	{r4, r7, lr}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
//		buffer.set_size(buffer_size - DMA1_Channel3->CNDTR);
		HAL_UART_Transmit_DMA(&huart3, buffer.ptr(), buffer.size());
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	3304      	adds	r3, #4
 8004d00:	4618      	mov	r0, r3
 8004d02:	f000 f8af 	bl	8004e64 <_ZN10Net_bufferILh26EE3ptrEv>
 8004d06:	4604      	mov	r4, r0
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff ffe1 	bl	8004cd4 <_ZN10Net_bufferILh26EE4sizeEv>
 8004d12:	4603      	mov	r3, r0
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	461a      	mov	r2, r3
 8004d18:	4621      	mov	r1, r4
 8004d1a:	4806      	ldr	r0, [pc, #24]	; (8004d34 <_ZN5UART_ILj26EE8transmitEv+0x40>)
 8004d1c:	f004 f9a8 	bl	8009070 <HAL_UART_Transmit_DMA>
		led_red = true;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2101      	movs	r1, #1
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fd fab1 	bl	800228e <_ZN3PinaSEb>
	}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd90      	pop	{r4, r7, pc}
 8004d34:	20000284 	.word	0x20000284

08004d38 <_ZN5UART_ILj26EE7receiveEv>:

	void receive(){
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, buffer.ptr(), buffer_size);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	3304      	adds	r3, #4
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 f88d 	bl	8004e64 <_ZN10Net_bufferILh26EE3ptrEv>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	221a      	movs	r2, #26
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4806      	ldr	r0, [pc, #24]	; (8004d6c <_ZN5UART_ILj26EE7receiveEv+0x34>)
 8004d52:	f004 f9f9 	bl	8009148 <HAL_UARTEx_ReceiveToIdle_DMA>
		led_red = false;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fd fa96 	bl	800228e <_ZN3PinaSEb>
	}
 8004d62:	bf00      	nop
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	20000284 	.word	0x20000284

08004d70 <_ZN10Net_bufferILh26EEC1Ev>:
    Net_buffer() {
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
      clear();
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f7ff ff43 	bl	8004c04 <_ZN10Net_bufferILh26EE5clearEv>
    }
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4618      	mov	r0, r3
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_>:
		uart_interrupt(Parent &parent) :
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fc ff45 	bl	8001c24 <_ZN12InterruptingC1Ev>
 8004d9a:	4a09      	ldr	r2, [pc, #36]	; (8004dc0 <_ZN7ServiceI7In_data8Out_dataE14uart_interruptC1ERS2_+0x38>)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	605a      	str	r2, [r3, #4]
			parent.interrupt_usart.subscribe(this);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	687a      	ldr	r2, [r7, #4]
 8004dac:	4611      	mov	r1, r2
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fc fb91 	bl	80014d6 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4618      	mov	r0, r3
 8004db8:	3708      	adds	r7, #8
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	0800b030 	.word	0x0800b030

08004dc4 <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_>:
		dma_interrupt(Parent &parent) :
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
				parent(parent) {
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fc ff27 	bl	8001c24 <_ZN12InterruptingC1Ev>
 8004dd6:	4a09      	ldr	r2, [pc, #36]	; (8004dfc <_ZN7ServiceI7In_data8Out_dataE13dma_interruptC1ERS2_+0x38>)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	683a      	ldr	r2, [r7, #0]
 8004de0:	605a      	str	r2, [r3, #4]
			parent.interrupt_DMA.subscribe(this);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	687a      	ldr	r2, [r7, #4]
 8004de8:	4611      	mov	r1, r2
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fc fb73 	bl	80014d6 <_ZN9Interrupt9subscribeEP12Interrupting>
		}
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4618      	mov	r0, r3
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	0800b024 	.word	0x0800b024

08004e00 <_ZN10Net_bufferILh26EE8to_bytesEtRhS1_>:
    void to_bytes (uint16_t v, uint8_t& low, uint8_t& hi)
 8004e00:	b480      	push	{r7}
 8004e02:	b087      	sub	sp, #28
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	60f8      	str	r0, [r7, #12]
 8004e08:	607a      	str	r2, [r7, #4]
 8004e0a:	603b      	str	r3, [r7, #0]
 8004e0c:	460b      	mov	r3, r1
 8004e0e:	817b      	strh	r3, [r7, #10]
        u.d16 = v;
 8004e10:	897b      	ldrh	r3, [r7, #10]
 8004e12:	82bb      	strh	r3, [r7, #20]
        low = u.d8[0];
 8004e14:	7d3a      	ldrb	r2, [r7, #20]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	701a      	strb	r2, [r3, #0]
        hi = u.d8[1];
 8004e1a:	7d7a      	ldrb	r2, [r7, #21]
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	701a      	strb	r2, [r3, #0]
    }
 8004e20:	bf00      	nop
 8004e22:	371c      	adds	r7, #28
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bc80      	pop	{r7}
 8004e28:	4770      	bx	lr

08004e2a <_ZN10Net_bufferILh26EElsEh>:
Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 8004e2a:	b480      	push	{r7}
 8004e2c:	b083      	sub	sp, #12
 8004e2e:	af00      	add	r7, sp, #0
 8004e30:	6078      	str	r0, [r7, #4]
 8004e32:	460b      	mov	r3, r1
 8004e34:	70fb      	strb	r3, [r7, #3]
    if (end_i < size_) {
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	785b      	ldrb	r3, [r3, #1]
 8004e3a:	2b19      	cmp	r3, #25
 8004e3c:	d80c      	bhi.n	8004e58 <_ZN10Net_bufferILh26EElsEh+0x2e>
      buffer[end_i] = v;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	785b      	ldrb	r3, [r3, #1]
 8004e42:	461a      	mov	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4413      	add	r3, r2
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	709a      	strb	r2, [r3, #2]
      end_i++;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	785b      	ldrb	r3, [r3, #1]
 8004e50:	3301      	adds	r3, #1
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	705a      	strb	r2, [r3, #1]
    return *this;
 8004e58:	687b      	ldr	r3, [r7, #4]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bc80      	pop	{r7}
 8004e62:	4770      	bx	lr

08004e64 <_ZN10Net_bufferILh26EE3ptrEv>:
    uint8_t* ptr() {return &buffer[0];}
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	3302      	adds	r3, #2
 8004e70:	4618      	mov	r0, r3
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bc80      	pop	{r7}
 8004e78:	4770      	bx	lr
	...

08004e7c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d107      	bne.n	8004e9c <_Z41__static_initialization_and_destruction_0ii+0x20>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d102      	bne.n	8004e9c <_Z41__static_initialization_and_destruction_0ii+0x20>
} tickUpdater{};
 8004e96:	4803      	ldr	r0, [pc, #12]	; (8004ea4 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8004e98:	f7fc f9e8 	bl	800126c <_ZN11TickUpdaterC1Ev>
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	20000098 	.word	0x20000098

08004ea8 <_ZN7ServiceI7In_data8Out_dataE13dma_interrupt9interruptEv>:
		void interrupt() override {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
			parent.dmaInterrupt();
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 f811 	bl	8004edc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>
		}
 8004eba:	bf00      	nop
 8004ebc:	3708      	adds	r7, #8
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}

08004ec2 <_ZN7ServiceI7In_data8Out_dataE14uart_interrupt9interruptEv>:
		void interrupt() override {
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b082      	sub	sp, #8
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
			parent.uartInterrupt();
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 f811 	bl	8004ef6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>
		}
 8004ed4:	bf00      	nop
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <_ZN7ServiceI7In_data8Out_dataE12dmaInterruptEv>:
	void dmaInterrupt(){
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
		uart.receive();
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff ff25 	bl	8004d38 <_ZN5UART_ILj26EE7receiveEv>
	}
 8004eee:	bf00      	nop
 8004ef0:	3708      	adds	r7, #8
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <_ZN7ServiceI7In_data8Out_dataE13uartInterruptEv>:
	void uartInterrupt(){
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b082      	sub	sp, #8
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
		event = true;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
		timer.stop();
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	3328      	adds	r3, #40	; 0x28
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fc faab 	bl	8001466 <_ZN5Timer4stopEv>
	}
 8004f10:	bf00      	nop
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <_GLOBAL__sub_I_systemtick>:
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	af00      	add	r7, sp, #0
 8004f1c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004f20:	2001      	movs	r0, #1
 8004f22:	f7ff ffab 	bl	8004e7c <_Z41__static_initialization_and_destruction_0ii>
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004f2e:	4b15      	ldr	r3, [pc, #84]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	4a14      	ldr	r2, [pc, #80]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f34:	f043 0301 	orr.w	r3, r3, #1
 8004f38:	6193      	str	r3, [r2, #24]
 8004f3a:	4b12      	ldr	r3, [pc, #72]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	60bb      	str	r3, [r7, #8]
 8004f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f46:	4b0f      	ldr	r3, [pc, #60]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f48:	69db      	ldr	r3, [r3, #28]
 8004f4a:	4a0e      	ldr	r2, [pc, #56]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f50:	61d3      	str	r3, [r2, #28]
 8004f52:	4b0c      	ldr	r3, [pc, #48]	; (8004f84 <HAL_MspInit+0x5c>)
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5a:	607b      	str	r3, [r7, #4]
 8004f5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004f5e:	4b0a      	ldr	r3, [pc, #40]	; (8004f88 <HAL_MspInit+0x60>)
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	60fb      	str	r3, [r7, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004f6a:	60fb      	str	r3, [r7, #12]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f72:	60fb      	str	r3, [r7, #12]
 8004f74:	4a04      	ldr	r2, [pc, #16]	; (8004f88 <HAL_MspInit+0x60>)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f7a:	bf00      	nop
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40010000 	.word	0x40010000

08004f8c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08a      	sub	sp, #40	; 0x28
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f94:	f107 0318 	add.w	r3, r7, #24
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	605a      	str	r2, [r3, #4]
 8004f9e:	609a      	str	r2, [r3, #8]
 8004fa0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a44      	ldr	r2, [pc, #272]	; (80050b8 <HAL_ADC_MspInit+0x12c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d152      	bne.n	8005052 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004fac:	4b43      	ldr	r3, [pc, #268]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	4a42      	ldr	r2, [pc, #264]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fb6:	6193      	str	r3, [r2, #24]
 8004fb8:	4b40      	ldr	r3, [pc, #256]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fba:	699b      	ldr	r3, [r3, #24]
 8004fbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fc4:	4b3d      	ldr	r3, [pc, #244]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	4a3c      	ldr	r2, [pc, #240]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fca:	f043 0304 	orr.w	r3, r3, #4
 8004fce:	6193      	str	r3, [r2, #24]
 8004fd0:	4b3a      	ldr	r3, [pc, #232]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8004fd2:	699b      	ldr	r3, [r3, #24]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	613b      	str	r3, [r7, #16]
 8004fda:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_7;
 8004fdc:	238b      	movs	r3, #139	; 0x8b
 8004fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fe4:	f107 0318 	add.w	r3, r7, #24
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4835      	ldr	r0, [pc, #212]	; (80050c0 <HAL_ADC_MspInit+0x134>)
 8004fec:	f002 f87e 	bl	80070ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004ff0:	4b34      	ldr	r3, [pc, #208]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8004ff2:	4a35      	ldr	r2, [pc, #212]	; (80050c8 <HAL_ADC_MspInit+0x13c>)
 8004ff4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ff6:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ffc:	4b31      	ldr	r3, [pc, #196]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005002:	4b30      	ldr	r3, [pc, #192]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8005004:	2280      	movs	r2, #128	; 0x80
 8005006:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005008:	4b2e      	ldr	r3, [pc, #184]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 800500a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800500e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005010:	4b2c      	ldr	r3, [pc, #176]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8005012:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005016:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8005018:	4b2a      	ldr	r3, [pc, #168]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 800501a:	2200      	movs	r2, #0
 800501c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800501e:	4b29      	ldr	r3, [pc, #164]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8005020:	2200      	movs	r2, #0
 8005022:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005024:	4827      	ldr	r0, [pc, #156]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8005026:	f001 fbdf 	bl	80067e8 <HAL_DMA_Init>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8005030:	f7ff fac8 	bl	80045c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a23      	ldr	r2, [pc, #140]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 8005038:	621a      	str	r2, [r3, #32]
 800503a:	4a22      	ldr	r2, [pc, #136]	; (80050c4 <HAL_ADC_MspInit+0x138>)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 8005040:	2200      	movs	r2, #0
 8005042:	2101      	movs	r1, #1
 8005044:	2012      	movs	r0, #18
 8005046:	f001 fb98 	bl	800677a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800504a:	2012      	movs	r0, #18
 800504c:	f001 fbb1 	bl	80067b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005050:	e02e      	b.n	80050b0 <HAL_ADC_MspInit+0x124>
  else if(hadc->Instance==ADC2)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1d      	ldr	r2, [pc, #116]	; (80050cc <HAL_ADC_MspInit+0x140>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d129      	bne.n	80050b0 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800505c:	4b17      	ldr	r3, [pc, #92]	; (80050bc <HAL_ADC_MspInit+0x130>)
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	4a16      	ldr	r2, [pc, #88]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8005062:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005066:	6193      	str	r3, [r2, #24]
 8005068:	4b14      	ldr	r3, [pc, #80]	; (80050bc <HAL_ADC_MspInit+0x130>)
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005070:	60fb      	str	r3, [r7, #12]
 8005072:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005074:	4b11      	ldr	r3, [pc, #68]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	4a10      	ldr	r2, [pc, #64]	; (80050bc <HAL_ADC_MspInit+0x130>)
 800507a:	f043 0304 	orr.w	r3, r3, #4
 800507e:	6193      	str	r3, [r2, #24]
 8005080:	4b0e      	ldr	r3, [pc, #56]	; (80050bc <HAL_ADC_MspInit+0x130>)
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	f003 0304 	and.w	r3, r3, #4
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800508c:	2370      	movs	r3, #112	; 0x70
 800508e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005090:	2303      	movs	r3, #3
 8005092:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005094:	f107 0318 	add.w	r3, r7, #24
 8005098:	4619      	mov	r1, r3
 800509a:	4809      	ldr	r0, [pc, #36]	; (80050c0 <HAL_ADC_MspInit+0x134>)
 800509c:	f002 f826 	bl	80070ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80050a0:	2200      	movs	r2, #0
 80050a2:	2101      	movs	r1, #1
 80050a4:	2012      	movs	r0, #18
 80050a6:	f001 fb68 	bl	800677a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80050aa:	2012      	movs	r0, #18
 80050ac:	f001 fb81 	bl	80067b2 <HAL_NVIC_EnableIRQ>
}
 80050b0:	bf00      	nop
 80050b2:	3728      	adds	r7, #40	; 0x28
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40012400 	.word	0x40012400
 80050bc:	40021000 	.word	0x40021000
 80050c0:	40010800 	.word	0x40010800
 80050c4:	20000168 	.word	0x20000168
 80050c8:	40020008 	.word	0x40020008
 80050cc:	40012800 	.word	0x40012800

080050d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b085      	sub	sp, #20
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a12      	ldr	r2, [pc, #72]	; (8005128 <HAL_TIM_PWM_MspInit+0x58>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d10c      	bne.n	80050fc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050e2:	4b12      	ldr	r3, [pc, #72]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 80050e4:	699b      	ldr	r3, [r3, #24]
 80050e6:	4a11      	ldr	r2, [pc, #68]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 80050e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80050ec:	6193      	str	r3, [r2, #24]
 80050ee:	4b0f      	ldr	r3, [pc, #60]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80050fa:	e010      	b.n	800511e <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM4)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a0b      	ldr	r2, [pc, #44]	; (8005130 <HAL_TIM_PWM_MspInit+0x60>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d10b      	bne.n	800511e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005106:	4b09      	ldr	r3, [pc, #36]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	4a08      	ldr	r2, [pc, #32]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 800510c:	f043 0304 	orr.w	r3, r3, #4
 8005110:	61d3      	str	r3, [r2, #28]
 8005112:	4b06      	ldr	r3, [pc, #24]	; (800512c <HAL_TIM_PWM_MspInit+0x5c>)
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f003 0304 	and.w	r3, r3, #4
 800511a:	60bb      	str	r3, [r7, #8]
 800511c:	68bb      	ldr	r3, [r7, #8]
}
 800511e:	bf00      	nop
 8005120:	3714      	adds	r7, #20
 8005122:	46bd      	mov	sp, r7
 8005124:	bc80      	pop	{r7}
 8005126:	4770      	bx	lr
 8005128:	40012c00 	.word	0x40012c00
 800512c:	40021000 	.word	0x40021000
 8005130:	40000800 	.word	0x40000800

08005134 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a0d      	ldr	r2, [pc, #52]	; (8005178 <HAL_TIM_OC_MspInit+0x44>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d113      	bne.n	800516e <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005146:	4b0d      	ldr	r3, [pc, #52]	; (800517c <HAL_TIM_OC_MspInit+0x48>)
 8005148:	69db      	ldr	r3, [r3, #28]
 800514a:	4a0c      	ldr	r2, [pc, #48]	; (800517c <HAL_TIM_OC_MspInit+0x48>)
 800514c:	f043 0302 	orr.w	r3, r3, #2
 8005150:	61d3      	str	r3, [r2, #28]
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <HAL_TIM_OC_MspInit+0x48>)
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	60fb      	str	r3, [r7, #12]
 800515c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800515e:	2200      	movs	r2, #0
 8005160:	2100      	movs	r1, #0
 8005162:	201d      	movs	r0, #29
 8005164:	f001 fb09 	bl	800677a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005168:	201d      	movs	r0, #29
 800516a:	f001 fb22 	bl	80067b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800516e:	bf00      	nop
 8005170:	3710      	adds	r7, #16
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}
 8005176:	bf00      	nop
 8005178:	40000400 	.word	0x40000400
 800517c:	40021000 	.word	0x40021000

08005180 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08a      	sub	sp, #40	; 0x28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005188:	f107 0318 	add.w	r3, r7, #24
 800518c:	2200      	movs	r2, #0
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	605a      	str	r2, [r3, #4]
 8005192:	609a      	str	r2, [r3, #8]
 8005194:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a2b      	ldr	r2, [pc, #172]	; (8005248 <HAL_TIM_MspPostInit+0xc8>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d132      	bne.n	8005206 <HAL_TIM_MspPostInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051a0:	4b2a      	ldr	r3, [pc, #168]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	4a29      	ldr	r2, [pc, #164]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051a6:	f043 0308 	orr.w	r3, r3, #8
 80051aa:	6193      	str	r3, [r2, #24]
 80051ac:	4b27      	ldr	r3, [pc, #156]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051ae:	699b      	ldr	r3, [r3, #24]
 80051b0:	f003 0308 	and.w	r3, r3, #8
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051b8:	4b24      	ldr	r3, [pc, #144]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	4a23      	ldr	r2, [pc, #140]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051be:	f043 0304 	orr.w	r3, r3, #4
 80051c2:	6193      	str	r3, [r2, #24]
 80051c4:	4b21      	ldr	r3, [pc, #132]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	f003 0304 	and.w	r3, r3, #4
 80051cc:	613b      	str	r3, [r7, #16]
 80051ce:	693b      	ldr	r3, [r7, #16]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80051d0:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80051d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051da:	2302      	movs	r3, #2
 80051dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051de:	f107 0318 	add.w	r3, r7, #24
 80051e2:	4619      	mov	r1, r3
 80051e4:	481a      	ldr	r0, [pc, #104]	; (8005250 <HAL_TIM_MspPostInit+0xd0>)
 80051e6:	f001 ff81 	bl	80070ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80051ea:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80051ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051f0:	2302      	movs	r3, #2
 80051f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051f4:	2302      	movs	r3, #2
 80051f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051f8:	f107 0318 	add.w	r3, r7, #24
 80051fc:	4619      	mov	r1, r3
 80051fe:	4815      	ldr	r0, [pc, #84]	; (8005254 <HAL_TIM_MspPostInit+0xd4>)
 8005200:	f001 ff74 	bl	80070ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005204:	e01c      	b.n	8005240 <HAL_TIM_MspPostInit+0xc0>
  else if(htim->Instance==TIM4)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a13      	ldr	r2, [pc, #76]	; (8005258 <HAL_TIM_MspPostInit+0xd8>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d117      	bne.n	8005240 <HAL_TIM_MspPostInit+0xc0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005210:	4b0e      	ldr	r3, [pc, #56]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	4a0d      	ldr	r2, [pc, #52]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 8005216:	f043 0308 	orr.w	r3, r3, #8
 800521a:	6193      	str	r3, [r2, #24]
 800521c:	4b0b      	ldr	r3, [pc, #44]	; (800524c <HAL_TIM_MspPostInit+0xcc>)
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	f003 0308 	and.w	r3, r3, #8
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005228:	2340      	movs	r3, #64	; 0x40
 800522a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800522c:	2302      	movs	r3, #2
 800522e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005230:	2302      	movs	r3, #2
 8005232:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005234:	f107 0318 	add.w	r3, r7, #24
 8005238:	4619      	mov	r1, r3
 800523a:	4805      	ldr	r0, [pc, #20]	; (8005250 <HAL_TIM_MspPostInit+0xd0>)
 800523c:	f001 ff56 	bl	80070ec <HAL_GPIO_Init>
}
 8005240:	bf00      	nop
 8005242:	3728      	adds	r7, #40	; 0x28
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	40012c00 	.word	0x40012c00
 800524c:	40021000 	.word	0x40021000
 8005250:	40010c00 	.word	0x40010c00
 8005254:	40010800 	.word	0x40010800
 8005258:	40000800 	.word	0x40000800

0800525c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	; 0x28
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005264:	f107 0314 	add.w	r3, r7, #20
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	609a      	str	r2, [r3, #8]
 8005270:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a50      	ldr	r2, [pc, #320]	; (80053b8 <HAL_UART_MspInit+0x15c>)
 8005278:	4293      	cmp	r3, r2
 800527a:	f040 8099 	bne.w	80053b0 <HAL_UART_MspInit+0x154>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800527e:	4b4f      	ldr	r3, [pc, #316]	; (80053bc <HAL_UART_MspInit+0x160>)
 8005280:	69db      	ldr	r3, [r3, #28]
 8005282:	4a4e      	ldr	r2, [pc, #312]	; (80053bc <HAL_UART_MspInit+0x160>)
 8005284:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005288:	61d3      	str	r3, [r2, #28]
 800528a:	4b4c      	ldr	r3, [pc, #304]	; (80053bc <HAL_UART_MspInit+0x160>)
 800528c:	69db      	ldr	r3, [r3, #28]
 800528e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005296:	4b49      	ldr	r3, [pc, #292]	; (80053bc <HAL_UART_MspInit+0x160>)
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	4a48      	ldr	r2, [pc, #288]	; (80053bc <HAL_UART_MspInit+0x160>)
 800529c:	f043 0310 	orr.w	r3, r3, #16
 80052a0:	6193      	str	r3, [r2, #24]
 80052a2:	4b46      	ldr	r3, [pc, #280]	; (80053bc <HAL_UART_MspInit+0x160>)
 80052a4:	699b      	ldr	r3, [r3, #24]
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	60fb      	str	r3, [r7, #12]
 80052ac:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80052ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052b4:	2302      	movs	r3, #2
 80052b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80052b8:	2303      	movs	r3, #3
 80052ba:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052bc:	f107 0314 	add.w	r3, r7, #20
 80052c0:	4619      	mov	r1, r3
 80052c2:	483f      	ldr	r0, [pc, #252]	; (80053c0 <HAL_UART_MspInit+0x164>)
 80052c4:	f001 ff12 	bl	80070ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80052c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80052ce:	2300      	movs	r3, #0
 80052d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052d6:	f107 0314 	add.w	r3, r7, #20
 80052da:	4619      	mov	r1, r3
 80052dc:	4838      	ldr	r0, [pc, #224]	; (80053c0 <HAL_UART_MspInit+0x164>)
 80052de:	f001 ff05 	bl	80070ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 80052e2:	4b38      	ldr	r3, [pc, #224]	; (80053c4 <HAL_UART_MspInit+0x168>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	627b      	str	r3, [r7, #36]	; 0x24
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ea:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80052ee:	627b      	str	r3, [r7, #36]	; 0x24
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80052f6:	627b      	str	r3, [r7, #36]	; 0x24
 80052f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fa:	f043 0310 	orr.w	r3, r3, #16
 80052fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005300:	4a30      	ldr	r2, [pc, #192]	; (80053c4 <HAL_UART_MspInit+0x168>)
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	6053      	str	r3, [r2, #4]

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8005306:	4b30      	ldr	r3, [pc, #192]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005308:	4a30      	ldr	r2, [pc, #192]	; (80053cc <HAL_UART_MspInit+0x170>)
 800530a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800530c:	4b2e      	ldr	r3, [pc, #184]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 800530e:	2210      	movs	r2, #16
 8005310:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005312:	4b2d      	ldr	r3, [pc, #180]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005314:	2200      	movs	r2, #0
 8005316:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005318:	4b2b      	ldr	r3, [pc, #172]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 800531a:	2280      	movs	r2, #128	; 0x80
 800531c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800531e:	4b2a      	ldr	r3, [pc, #168]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005320:	2200      	movs	r2, #0
 8005322:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005324:	4b28      	ldr	r3, [pc, #160]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005326:	2200      	movs	r2, #0
 8005328:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800532a:	4b27      	ldr	r3, [pc, #156]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 800532c:	2200      	movs	r2, #0
 800532e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005330:	4b25      	ldr	r3, [pc, #148]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005332:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005336:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005338:	4823      	ldr	r0, [pc, #140]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 800533a:	f001 fa55 	bl	80067e8 <HAL_DMA_Init>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 8005344:	f7ff f93e 	bl	80045c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a1f      	ldr	r2, [pc, #124]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 800534c:	635a      	str	r2, [r3, #52]	; 0x34
 800534e:	4a1e      	ldr	r2, [pc, #120]	; (80053c8 <HAL_UART_MspInit+0x16c>)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8005354:	4b1e      	ldr	r3, [pc, #120]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005356:	4a1f      	ldr	r2, [pc, #124]	; (80053d4 <HAL_UART_MspInit+0x178>)
 8005358:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800535a:	4b1d      	ldr	r3, [pc, #116]	; (80053d0 <HAL_UART_MspInit+0x174>)
 800535c:	2200      	movs	r2, #0
 800535e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005360:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005362:	2200      	movs	r2, #0
 8005364:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005366:	4b1a      	ldr	r3, [pc, #104]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005368:	2280      	movs	r2, #128	; 0x80
 800536a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800536c:	4b18      	ldr	r3, [pc, #96]	; (80053d0 <HAL_UART_MspInit+0x174>)
 800536e:	2200      	movs	r2, #0
 8005370:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005372:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005374:	2200      	movs	r2, #0
 8005376:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8005378:	4b15      	ldr	r3, [pc, #84]	; (80053d0 <HAL_UART_MspInit+0x174>)
 800537a:	2200      	movs	r2, #0
 800537c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800537e:	4b14      	ldr	r3, [pc, #80]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005380:	2200      	movs	r2, #0
 8005382:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8005384:	4812      	ldr	r0, [pc, #72]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005386:	f001 fa2f 	bl	80067e8 <HAL_DMA_Init>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d001      	beq.n	8005394 <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8005390:	f7ff f918 	bl	80045c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	4a0e      	ldr	r2, [pc, #56]	; (80053d0 <HAL_UART_MspInit+0x174>)
 8005398:	639a      	str	r2, [r3, #56]	; 0x38
 800539a:	4a0d      	ldr	r2, [pc, #52]	; (80053d0 <HAL_UART_MspInit+0x174>)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 80053a0:	2200      	movs	r2, #0
 80053a2:	2102      	movs	r1, #2
 80053a4:	2027      	movs	r0, #39	; 0x27
 80053a6:	f001 f9e8 	bl	800677a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80053aa:	2027      	movs	r0, #39	; 0x27
 80053ac:	f001 fa01 	bl	80067b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80053b0:	bf00      	nop
 80053b2:	3728      	adds	r7, #40	; 0x28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	40004800 	.word	0x40004800
 80053bc:	40021000 	.word	0x40021000
 80053c0:	40011000 	.word	0x40011000
 80053c4:	40010000 	.word	0x40010000
 80053c8:	200002c8 	.word	0x200002c8
 80053cc:	4002001c 	.word	0x4002001c
 80053d0:	2000030c 	.word	0x2000030c
 80053d4:	40020030 	.word	0x40020030

080053d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80053dc:	e7fe      	b.n	80053dc <NMI_Handler+0x4>

080053de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053de:	b480      	push	{r7}
 80053e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053e2:	e7fe      	b.n	80053e2 <HardFault_Handler+0x4>

080053e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053e8:	e7fe      	b.n	80053e8 <MemManage_Handler+0x4>

080053ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053ea:	b480      	push	{r7}
 80053ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053ee:	e7fe      	b.n	80053ee <BusFault_Handler+0x4>

080053f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053f0:	b480      	push	{r7}
 80053f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053f4:	e7fe      	b.n	80053f4 <UsageFault_Handler+0x4>

080053f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80053f6:	b480      	push	{r7}
 80053f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80053fa:	bf00      	nop
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr

08005402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005402:	b480      	push	{r7}
 8005404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005406:	bf00      	nop
 8005408:	46bd      	mov	sp, r7
 800540a:	bc80      	pop	{r7}
 800540c:	4770      	bx	lr

0800540e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800540e:	b480      	push	{r7}
 8005410:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005412:	bf00      	nop
 8005414:	46bd      	mov	sp, r7
 8005416:	bc80      	pop	{r7}
 8005418:	4770      	bx	lr

0800541a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800541e:	f7fb ff49 	bl	80012b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005422:	bf00      	nop
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800542c:	4802      	ldr	r0, [pc, #8]	; (8005438 <DMA1_Channel1_IRQHandler+0x10>)
 800542e:	f001 fbf3 	bl	8006c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005432:	bf00      	nop
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	20000168 	.word	0x20000168

0800543c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8005440:	4802      	ldr	r0, [pc, #8]	; (800544c <DMA1_Channel2_IRQHandler+0x10>)
 8005442:	f001 fbe9 	bl	8006c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005446:	bf00      	nop
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	200002c8 	.word	0x200002c8

08005450 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8005454:	4802      	ldr	r0, [pc, #8]	; (8005460 <DMA1_Channel3_IRQHandler+0x10>)
 8005456:	f001 fbdf 	bl	8006c18 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800545a:	bf00      	nop
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	2000030c 	.word	0x2000030c

08005464 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005468:	4803      	ldr	r0, [pc, #12]	; (8005478 <ADC1_2_IRQHandler+0x14>)
 800546a:	f000 face 	bl	8005a0a <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800546e:	4803      	ldr	r0, [pc, #12]	; (800547c <ADC1_2_IRQHandler+0x18>)
 8005470:	f000 facb 	bl	8005a0a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005474:	bf00      	nop
 8005476:	bd80      	pop	{r7, pc}
 8005478:	20000108 	.word	0x20000108
 800547c:	20000138 	.word	0x20000138

08005480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005484:	4802      	ldr	r0, [pc, #8]	; (8005490 <TIM3_IRQHandler+0x10>)
 8005486:	f002 ff1d 	bl	80082c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800548a:	bf00      	nop
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	200001f4 	.word	0x200001f4

08005494 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005498:	4802      	ldr	r0, [pc, #8]	; (80054a4 <USART3_IRQHandler+0x10>)
 800549a:	f003 fea5 	bl	80091e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800549e:	bf00      	nop
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000284 	.word	0x20000284

080054a8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
	return 1;
 80054ac:	2301      	movs	r3, #1
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bc80      	pop	{r7}
 80054b4:	4770      	bx	lr

080054b6 <_kill>:

int _kill(int pid, int sig)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80054c0:	f005 fce8 	bl	800ae94 <__errno>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2216      	movs	r2, #22
 80054c8:	601a      	str	r2, [r3, #0]
	return -1;
 80054ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3708      	adds	r7, #8
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}

080054d6 <_exit>:

void _exit (int status)
{
 80054d6:	b580      	push	{r7, lr}
 80054d8:	b082      	sub	sp, #8
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80054de:	f04f 31ff 	mov.w	r1, #4294967295
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f7ff ffe7 	bl	80054b6 <_kill>
	while (1) {}		/* Make sure we hang here */
 80054e8:	e7fe      	b.n	80054e8 <_exit+0x12>

080054ea <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80054ea:	b480      	push	{r7}
 80054ec:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80054ee:	bf00      	nop
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	4770      	bx	lr
	...

080054f8 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */

  ldr r0, =_sdata
 80054f8:	480c      	ldr	r0, [pc, #48]	; (800552c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80054fa:	490d      	ldr	r1, [pc, #52]	; (8005530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80054fc:	4a0d      	ldr	r2, [pc, #52]	; (8005534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80054fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005500:	e002      	b.n	8005508 <LoopCopyDataInit>

08005502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005506:	3304      	adds	r3, #4

08005508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800550a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800550c:	d3f9      	bcc.n	8005502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800550e:	4a0a      	ldr	r2, [pc, #40]	; (8005538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005510:	4c0a      	ldr	r4, [pc, #40]	; (800553c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005514:	e001      	b.n	800551a <LoopFillZerobss>

08005516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005518:	3204      	adds	r2, #4

0800551a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800551a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800551c:	d3fb      	bcc.n	8005516 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800551e:	f7ff ffe4 	bl	80054ea <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005522:	f005 fcbd 	bl	800aea0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005526:	f7fe fb61 	bl	8003bec <main>
  bx lr
 800552a:	4770      	bx	lr
  ldr r0, =_sdata
 800552c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005530:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8005534:	0800b0f4 	.word	0x0800b0f4
  ldr r2, =_sbss
 8005538:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800553c:	2000036c 	.word	0x2000036c

08005540 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005540:	e7fe      	b.n	8005540 <ADC3_IRQHandler>
	...

08005544 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005548:	4b08      	ldr	r3, [pc, #32]	; (800556c <HAL_Init+0x28>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a07      	ldr	r2, [pc, #28]	; (800556c <HAL_Init+0x28>)
 800554e:	f043 0310 	orr.w	r3, r3, #16
 8005552:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005554:	2003      	movs	r0, #3
 8005556:	f001 f905 	bl	8006764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800555a:	2003      	movs	r0, #3
 800555c:	f000 f808 	bl	8005570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005560:	f7ff fce2 	bl	8004f28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	40022000 	.word	0x40022000

08005570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005578:	4b12      	ldr	r3, [pc, #72]	; (80055c4 <HAL_InitTick+0x54>)
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	4b12      	ldr	r3, [pc, #72]	; (80055c8 <HAL_InitTick+0x58>)
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	4619      	mov	r1, r3
 8005582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005586:	fbb3 f3f1 	udiv	r3, r3, r1
 800558a:	fbb2 f3f3 	udiv	r3, r2, r3
 800558e:	4618      	mov	r0, r3
 8005590:	f001 f91d 	bl	80067ce <HAL_SYSTICK_Config>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e00e      	b.n	80055bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2b0f      	cmp	r3, #15
 80055a2:	d80a      	bhi.n	80055ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055a4:	2200      	movs	r2, #0
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ac:	f001 f8e5 	bl	800677a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80055b0:	4a06      	ldr	r2, [pc, #24]	; (80055cc <HAL_InitTick+0x5c>)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	e000      	b.n	80055bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3708      	adds	r7, #8
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	20000000 	.word	0x20000000
 80055c8:	20000008 	.word	0x20000008
 80055cc:	20000004 	.word	0x20000004

080055d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055d0:	b480      	push	{r7}
 80055d2:	af00      	add	r7, sp, #0
  return uwTick;
 80055d4:	4b02      	ldr	r3, [pc, #8]	; (80055e0 <HAL_GetTick+0x10>)
 80055d6:	681b      	ldr	r3, [r3, #0]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	46bd      	mov	sp, r7
 80055dc:	bc80      	pop	{r7}
 80055de:	4770      	bx	lr
 80055e0:	20000364 	.word	0x20000364

080055e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80055f0:	2300      	movs	r3, #0
 80055f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80055f8:	2300      	movs	r3, #0
 80055fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d101      	bne.n	8005606 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e0ce      	b.n	80057a4 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005610:	2b00      	cmp	r3, #0
 8005612:	d109      	bne.n	8005628 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff fcb2 	bl	8004f8c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 fc75 	bl	8005f18 <ADC_ConversionStop_Disable>
 800562e:	4603      	mov	r3, r0
 8005630:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005636:	f003 0310 	and.w	r3, r3, #16
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 80a9 	bne.w	8005792 <HAL_ADC_Init+0x1ae>
 8005640:	7dfb      	ldrb	r3, [r7, #23]
 8005642:	2b00      	cmp	r3, #0
 8005644:	f040 80a5 	bne.w	8005792 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005650:	f023 0302 	bic.w	r3, r3, #2
 8005654:	f043 0202 	orr.w	r2, r3, #2
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4951      	ldr	r1, [pc, #324]	; (80057ac <HAL_ADC_Init+0x1c8>)
 8005666:	428b      	cmp	r3, r1
 8005668:	d10a      	bne.n	8005680 <HAL_ADC_Init+0x9c>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	69db      	ldr	r3, [r3, #28]
 800566e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005672:	d002      	beq.n	800567a <HAL_ADC_Init+0x96>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	69db      	ldr	r3, [r3, #28]
 8005678:	e004      	b.n	8005684 <HAL_ADC_Init+0xa0>
 800567a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800567e:	e001      	b.n	8005684 <HAL_ADC_Init+0xa0>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005684:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	7b1b      	ldrb	r3, [r3, #12]
 800568a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800568c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800568e:	68ba      	ldr	r2, [r7, #8]
 8005690:	4313      	orrs	r3, r2
 8005692:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800569c:	d003      	beq.n	80056a6 <HAL_ADC_Init+0xc2>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d102      	bne.n	80056ac <HAL_ADC_Init+0xc8>
 80056a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80056aa:	e000      	b.n	80056ae <HAL_ADC_Init+0xca>
 80056ac:	2300      	movs	r3, #0
 80056ae:	693a      	ldr	r2, [r7, #16]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	7d1b      	ldrb	r3, [r3, #20]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d119      	bne.n	80056f0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	7b1b      	ldrb	r3, [r3, #12]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d109      	bne.n	80056d8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	035a      	lsls	r2, r3, #13
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	e00b      	b.n	80056f0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	f043 0201 	orr.w	r2, r3, #1
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	430a      	orrs	r2, r1
 8005702:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689a      	ldr	r2, [r3, #8]
 800570a:	4b29      	ldr	r3, [pc, #164]	; (80057b0 <HAL_ADC_Init+0x1cc>)
 800570c:	4013      	ands	r3, r2
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	6812      	ldr	r2, [r2, #0]
 8005712:	68b9      	ldr	r1, [r7, #8]
 8005714:	430b      	orrs	r3, r1
 8005716:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005720:	d003      	beq.n	800572a <HAL_ADC_Init+0x146>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d104      	bne.n	8005734 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	3b01      	subs	r3, #1
 8005730:	051b      	lsls	r3, r3, #20
 8005732:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	430a      	orrs	r2, r1
 8005746:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689a      	ldr	r2, [r3, #8]
 800574e:	4b19      	ldr	r3, [pc, #100]	; (80057b4 <HAL_ADC_Init+0x1d0>)
 8005750:	4013      	ands	r3, r2
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	429a      	cmp	r2, r3
 8005756:	d10b      	bne.n	8005770 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005762:	f023 0303 	bic.w	r3, r3, #3
 8005766:	f043 0201 	orr.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800576e:	e018      	b.n	80057a2 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005774:	f023 0312 	bic.w	r3, r3, #18
 8005778:	f043 0210 	orr.w	r2, r3, #16
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005784:	f043 0201 	orr.w	r2, r3, #1
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005790:	e007      	b.n	80057a2 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005796:	f043 0210 	orr.w	r2, r3, #16
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80057a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	40013c00 	.word	0x40013c00
 80057b0:	ffe1f7fd 	.word	0xffe1f7fd
 80057b4:	ff1f0efe 	.word	0xff1f0efe

080057b8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057c4:	2300      	movs	r3, #0
 80057c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a64      	ldr	r2, [pc, #400]	; (8005960 <HAL_ADC_Start_DMA+0x1a8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d004      	beq.n	80057dc <HAL_ADC_Start_DMA+0x24>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a63      	ldr	r2, [pc, #396]	; (8005964 <HAL_ADC_Start_DMA+0x1ac>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d106      	bne.n	80057ea <HAL_ADC_Start_DMA+0x32>
 80057dc:	4b60      	ldr	r3, [pc, #384]	; (8005960 <HAL_ADC_Start_DMA+0x1a8>)
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	f040 80b3 	bne.w	8005950 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d101      	bne.n	80057f8 <HAL_ADC_Start_DMA+0x40>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e0ae      	b.n	8005956 <HAL_ADC_Start_DMA+0x19e>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fb2f 	bl	8005e64 <ADC_Enable>
 8005806:	4603      	mov	r3, r0
 8005808:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800580a:	7dfb      	ldrb	r3, [r7, #23]
 800580c:	2b00      	cmp	r3, #0
 800580e:	f040 809a 	bne.w	8005946 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005816:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800581a:	f023 0301 	bic.w	r3, r3, #1
 800581e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a4e      	ldr	r2, [pc, #312]	; (8005964 <HAL_ADC_Start_DMA+0x1ac>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d105      	bne.n	800583c <HAL_ADC_Start_DMA+0x84>
 8005830:	4b4b      	ldr	r3, [pc, #300]	; (8005960 <HAL_ADC_Start_DMA+0x1a8>)
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d115      	bne.n	8005868 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005840:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005852:	2b00      	cmp	r3, #0
 8005854:	d026      	beq.n	80058a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800585e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005866:	e01d      	b.n	80058a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a39      	ldr	r2, [pc, #228]	; (8005960 <HAL_ADC_Start_DMA+0x1a8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d004      	beq.n	8005888 <HAL_ADC_Start_DMA+0xd0>
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a38      	ldr	r2, [pc, #224]	; (8005964 <HAL_ADC_Start_DMA+0x1ac>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d10d      	bne.n	80058a4 <HAL_ADC_Start_DMA+0xec>
 8005888:	4b35      	ldr	r3, [pc, #212]	; (8005960 <HAL_ADC_Start_DMA+0x1a8>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005890:	2b00      	cmp	r3, #0
 8005892:	d007      	beq.n	80058a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005898:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800589c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d006      	beq.n	80058be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058b4:	f023 0206 	bic.w	r2, r3, #6
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80058bc:	e002      	b.n	80058c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	4a25      	ldr	r2, [pc, #148]	; (8005968 <HAL_ADC_Start_DMA+0x1b0>)
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6a1b      	ldr	r3, [r3, #32]
 80058d8:	4a24      	ldr	r2, [pc, #144]	; (800596c <HAL_ADC_Start_DMA+0x1b4>)
 80058da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	4a23      	ldr	r2, [pc, #140]	; (8005970 <HAL_ADC_Start_DMA+0x1b8>)
 80058e2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f06f 0202 	mvn.w	r2, #2
 80058ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	689a      	ldr	r2, [r3, #8]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6a18      	ldr	r0, [r3, #32]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	334c      	adds	r3, #76	; 0x4c
 8005908:	4619      	mov	r1, r3
 800590a:	68ba      	ldr	r2, [r7, #8]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f000 ffe1 	bl	80068d4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800591c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005920:	d108      	bne.n	8005934 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	689a      	ldr	r2, [r3, #8]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005930:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005932:	e00f      	b.n	8005954 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	689a      	ldr	r2, [r3, #8]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005942:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8005944:	e006      	b.n	8005954 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800594e:	e001      	b.n	8005954 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005954:	7dfb      	ldrb	r3, [r7, #23]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	40012400 	.word	0x40012400
 8005964:	40012800 	.word	0x40012800
 8005968:	08005f9b 	.word	0x08005f9b
 800596c:	08006017 	.word	0x08006017
 8005970:	08006033 	.word	0x08006033

08005974 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005986:	2b01      	cmp	r3, #1
 8005988:	d101      	bne.n	800598e <HAL_ADC_Stop_DMA+0x1a>
 800598a:	2302      	movs	r3, #2
 800598c:	e039      	b.n	8005a02 <HAL_ADC_Stop_DMA+0x8e>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fabe 	bl	8005f18 <ADC_ConversionStop_Disable>
 800599c:	4603      	mov	r3, r0
 800599e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d128      	bne.n	80059f8 <HAL_ADC_Stop_DMA+0x84>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059b4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d11a      	bne.n	80059f8 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 ffe3 	bl	8006992 <HAL_DMA_Abort>
 80059cc:	4603      	mov	r3, r0
 80059ce:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 80059d0:	7bfb      	ldrb	r3, [r7, #15]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10a      	bne.n	80059ec <HAL_ADC_Stop_DMA+0x78>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059da:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80059de:	f023 0301 	bic.w	r3, r3, #1
 80059e2:	f043 0201 	orr.w	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	629a      	str	r2, [r3, #40]	; 0x28
 80059ea:	e005      	b.n	80059f8 <HAL_ADC_Stop_DMA+0x84>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8005a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	3710      	adds	r7, #16
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bd80      	pop	{r7, pc}

08005a0a <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b082      	sub	sp, #8
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	f003 0320 	and.w	r3, r3, #32
 8005a1c:	2b20      	cmp	r3, #32
 8005a1e:	d140      	bne.n	8005aa2 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d139      	bne.n	8005aa2 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	f003 0310 	and.w	r3, r3, #16
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d105      	bne.n	8005a46 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a3e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005a50:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005a54:	d11d      	bne.n	8005a92 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d119      	bne.n	8005a92 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	685a      	ldr	r2, [r3, #4]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f022 0220 	bic.w	r2, r2, #32
 8005a6c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d105      	bne.n	8005a92 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a8a:	f043 0201 	orr.w	r2, r3, #1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fc fb8a 	bl	80021ac <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f06f 0212 	mvn.w	r2, #18
 8005aa0:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aac:	2b80      	cmp	r3, #128	; 0x80
 8005aae:	d14f      	bne.n	8005b50 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0304 	and.w	r3, r3, #4
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	d148      	bne.n	8005b50 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac2:	f003 0310 	and.w	r3, r3, #16
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d105      	bne.n	8005ad6 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ace:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005ae0:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8005ae4:	d012      	beq.n	8005b0c <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d125      	bne.n	8005b40 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005afe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005b02:	d11d      	bne.n	8005b40 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d119      	bne.n	8005b40 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b1a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b20:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d105      	bne.n	8005b40 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b38:	f043 0201 	orr.w	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f7fc fb47 	bl	80021d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f06f 020c 	mvn.w	r2, #12
 8005b4e:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b5a:	2b40      	cmp	r3, #64	; 0x40
 8005b5c:	d114      	bne.n	8005b88 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0301 	and.w	r3, r3, #1
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d10d      	bne.n	8005b88 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f812 	bl	8005ba2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f06f 0201 	mvn.w	r2, #1
 8005b86:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8005b88:	bf00      	nop
 8005b8a:	3708      	adds	r7, #8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005b90:	b480      	push	{r7}
 8005b92:	b083      	sub	sp, #12
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005b98:	bf00      	nop
 8005b9a:	370c      	adds	r7, #12
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bc80      	pop	{r7}
 8005ba0:	4770      	bx	lr

08005ba2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bc80      	pop	{r7}
 8005bb2:	4770      	bx	lr

08005bb4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005bbc:	bf00      	nop
 8005bbe:	370c      	adds	r7, #12
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bc80      	pop	{r7}
 8005bc4:	4770      	bx	lr
	...

08005bc8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d101      	bne.n	8005be8 <HAL_ADC_ConfigChannel+0x20>
 8005be4:	2302      	movs	r3, #2
 8005be6:	e0dc      	b.n	8005da2 <HAL_ADC_ConfigChannel+0x1da>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	2b06      	cmp	r3, #6
 8005bf6:	d81c      	bhi.n	8005c32 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	3b05      	subs	r3, #5
 8005c0a:	221f      	movs	r2, #31
 8005c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c10:	43db      	mvns	r3, r3
 8005c12:	4019      	ands	r1, r3
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	6818      	ldr	r0, [r3, #0]
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685a      	ldr	r2, [r3, #4]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	4413      	add	r3, r2
 8005c22:	3b05      	subs	r3, #5
 8005c24:	fa00 f203 	lsl.w	r2, r0, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	430a      	orrs	r2, r1
 8005c2e:	635a      	str	r2, [r3, #52]	; 0x34
 8005c30:	e03c      	b.n	8005cac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2b0c      	cmp	r3, #12
 8005c38:	d81c      	bhi.n	8005c74 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685a      	ldr	r2, [r3, #4]
 8005c44:	4613      	mov	r3, r2
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	3b23      	subs	r3, #35	; 0x23
 8005c4c:	221f      	movs	r2, #31
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43db      	mvns	r3, r3
 8005c54:	4019      	ands	r1, r3
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	6818      	ldr	r0, [r3, #0]
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	685a      	ldr	r2, [r3, #4]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	009b      	lsls	r3, r3, #2
 8005c62:	4413      	add	r3, r2
 8005c64:	3b23      	subs	r3, #35	; 0x23
 8005c66:	fa00 f203 	lsl.w	r2, r0, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	631a      	str	r2, [r3, #48]	; 0x30
 8005c72:	e01b      	b.n	8005cac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	685a      	ldr	r2, [r3, #4]
 8005c7e:	4613      	mov	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	4413      	add	r3, r2
 8005c84:	3b41      	subs	r3, #65	; 0x41
 8005c86:	221f      	movs	r2, #31
 8005c88:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	4019      	ands	r1, r3
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	3b41      	subs	r3, #65	; 0x41
 8005ca0:	fa00 f203 	lsl.w	r2, r0, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b09      	cmp	r3, #9
 8005cb2:	d91c      	bls.n	8005cee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68d9      	ldr	r1, [r3, #12]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	005b      	lsls	r3, r3, #1
 8005cc2:	4413      	add	r3, r2
 8005cc4:	3b1e      	subs	r3, #30
 8005cc6:	2207      	movs	r2, #7
 8005cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	4019      	ands	r1, r3
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	6898      	ldr	r0, [r3, #8]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	4613      	mov	r3, r2
 8005cda:	005b      	lsls	r3, r3, #1
 8005cdc:	4413      	add	r3, r2
 8005cde:	3b1e      	subs	r3, #30
 8005ce0:	fa00 f203 	lsl.w	r2, r0, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	60da      	str	r2, [r3, #12]
 8005cec:	e019      	b.n	8005d22 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6919      	ldr	r1, [r3, #16]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	4413      	add	r3, r2
 8005cfe:	2207      	movs	r2, #7
 8005d00:	fa02 f303 	lsl.w	r3, r2, r3
 8005d04:	43db      	mvns	r3, r3
 8005d06:	4019      	ands	r1, r3
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	6898      	ldr	r0, [r3, #8]
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	4613      	mov	r3, r2
 8005d12:	005b      	lsls	r3, r3, #1
 8005d14:	4413      	add	r3, r2
 8005d16:	fa00 f203 	lsl.w	r2, r0, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2b10      	cmp	r3, #16
 8005d28:	d003      	beq.n	8005d32 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005d2e:	2b11      	cmp	r3, #17
 8005d30:	d132      	bne.n	8005d98 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a1d      	ldr	r2, [pc, #116]	; (8005dac <HAL_ADC_ConfigChannel+0x1e4>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d125      	bne.n	8005d88 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d126      	bne.n	8005d98 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689a      	ldr	r2, [r3, #8]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005d58:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b10      	cmp	r3, #16
 8005d60:	d11a      	bne.n	8005d98 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005d62:	4b13      	ldr	r3, [pc, #76]	; (8005db0 <HAL_ADC_ConfigChannel+0x1e8>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a13      	ldr	r2, [pc, #76]	; (8005db4 <HAL_ADC_ConfigChannel+0x1ec>)
 8005d68:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6c:	0c9a      	lsrs	r2, r3, #18
 8005d6e:	4613      	mov	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005d78:	e002      	b.n	8005d80 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	3b01      	subs	r3, #1
 8005d7e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d1f9      	bne.n	8005d7a <HAL_ADC_ConfigChannel+0x1b2>
 8005d86:	e007      	b.n	8005d98 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8c:	f043 0220 	orr.w	r2, r3, #32
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bc80      	pop	{r7}
 8005daa:	4770      	bx	lr
 8005dac:	40012400 	.word	0x40012400
 8005db0:	20000000 	.word	0x20000000
 8005db4:	431bde83 	.word	0x431bde83

08005db8 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	4a24      	ldr	r2, [pc, #144]	; (8005e58 <HAL_ADC_AnalogWDGConfig+0xa0>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d003      	beq.n	8005dd4 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005dd0:	4a22      	ldr	r2, [pc, #136]	; (8005e5c <HAL_ADC_AnalogWDGConfig+0xa4>)
 8005dd2:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d101      	bne.n	8005de2 <HAL_ADC_AnalogWDGConfig+0x2a>
 8005dde:	2302      	movs	r3, #2
 8005de0:	e035      	b.n	8005e4e <HAL_ADC_AnalogWDGConfig+0x96>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	7a1b      	ldrb	r3, [r3, #8]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d108      	bne.n	8005e04 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685a      	ldr	r2, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e00:	605a      	str	r2, [r3, #4]
 8005e02:	e007      	b.n	8005e14 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	685a      	ldr	r2, [r3, #4]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e12:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	685a      	ldr	r2, [r3, #4]
 8005e1a:	4b11      	ldr	r3, [pc, #68]	; (8005e60 <HAL_ADC_AnalogWDGConfig+0xa8>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	6811      	ldr	r1, [r2, #0]
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	6852      	ldr	r2, [r2, #4]
 8005e26:	4311      	orrs	r1, r2
 8005e28:	687a      	ldr	r2, [r7, #4]
 8005e2a:	6812      	ldr	r2, [r2, #0]
 8005e2c:	430b      	orrs	r3, r1
 8005e2e:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	683a      	ldr	r2, [r7, #0]
 8005e36:	68d2      	ldr	r2, [r2, #12]
 8005e38:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	6912      	ldr	r2, [r2, #16]
 8005e42:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2200      	movs	r2, #0
 8005e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	370c      	adds	r7, #12
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr
 8005e58:	00800200 	.word	0x00800200
 8005e5c:	00400200 	.word	0x00400200
 8005e60:	ff3ffde0 	.word	0xff3ffde0

08005e64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f003 0301 	and.w	r3, r3, #1
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d040      	beq.n	8005f04 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f042 0201 	orr.w	r2, r2, #1
 8005e90:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005e92:	4b1f      	ldr	r3, [pc, #124]	; (8005f10 <ADC_Enable+0xac>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a1f      	ldr	r2, [pc, #124]	; (8005f14 <ADC_Enable+0xb0>)
 8005e98:	fba2 2303 	umull	r2, r3, r2, r3
 8005e9c:	0c9b      	lsrs	r3, r3, #18
 8005e9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005ea0:	e002      	b.n	8005ea8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1f9      	bne.n	8005ea2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005eae:	f7ff fb8f 	bl	80055d0 <HAL_GetTick>
 8005eb2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005eb4:	e01f      	b.n	8005ef6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005eb6:	f7ff fb8b 	bl	80055d0 <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d918      	bls.n	8005ef6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d011      	beq.n	8005ef6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed6:	f043 0210 	orr.w	r2, r3, #16
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee2:	f043 0201 	orr.w	r2, r3, #1
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e007      	b.n	8005f06 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f003 0301 	and.w	r3, r3, #1
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d1d8      	bne.n	8005eb6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	20000000 	.word	0x20000000
 8005f14:	431bde83 	.word	0x431bde83

08005f18 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f003 0301 	and.w	r3, r3, #1
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d12e      	bne.n	8005f90 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689a      	ldr	r2, [r3, #8]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 0201 	bic.w	r2, r2, #1
 8005f40:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005f42:	f7ff fb45 	bl	80055d0 <HAL_GetTick>
 8005f46:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005f48:	e01b      	b.n	8005f82 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005f4a:	f7ff fb41 	bl	80055d0 <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d914      	bls.n	8005f82 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d10d      	bne.n	8005f82 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6a:	f043 0210 	orr.w	r2, r3, #16
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f76:	f043 0201 	orr.w	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e007      	b.n	8005f92 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	689b      	ldr	r3, [r3, #8]
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d0dc      	beq.n	8005f4a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b084      	sub	sp, #16
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa6:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d127      	bne.n	8006004 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fb8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8005fca:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005fce:	d115      	bne.n	8005ffc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d111      	bne.n	8005ffc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fdc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d105      	bne.n	8005ffc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff4:	f043 0201 	orr.w	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f7fc f8d5 	bl	80021ac <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8006002:	e004      	b.n	800600e <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	4798      	blx	r3
}
 800600e:	bf00      	nop
 8006010:	3710      	adds	r7, #16
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}

08006016 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006016:	b580      	push	{r7, lr}
 8006018:	b084      	sub	sp, #16
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006022:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006024:	68f8      	ldr	r0, [r7, #12]
 8006026:	f7ff fdb3 	bl	8005b90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800602a:	bf00      	nop
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b084      	sub	sp, #16
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800603e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006044:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006050:	f043 0204 	orr.w	r2, r3, #4
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f7ff fdab 	bl	8005bb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800605e:	bf00      	nop
 8006060:	3710      	adds	r7, #16
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
	...

08006068 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006070:	2300      	movs	r3, #0
 8006072:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <HAL_ADCEx_InjectedStart_IT+0x1a>
 800607e:	2302      	movs	r3, #2
 8006080:	e078      	b.n	8006174 <HAL_ADCEx_InjectedStart_IT+0x10c>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2201      	movs	r2, #1
 8006086:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f7ff feea 	bl	8005e64 <ADC_Enable>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d167      	bne.n	800616a <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80060a2:	f023 0301 	bic.w	r3, r3, #1
 80060a6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a32      	ldr	r2, [pc, #200]	; (800617c <HAL_ADCEx_InjectedStart_IT+0x114>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d105      	bne.n	80060c4 <HAL_ADCEx_InjectedStart_IT+0x5c>
 80060b8:	4b31      	ldr	r3, [pc, #196]	; (8006180 <HAL_ADCEx_InjectedStart_IT+0x118>)
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d106      	bne.n	80060d2 <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	629a      	str	r2, [r3, #40]	; 0x28
 80060d0:	e005      	b.n	80060de <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d102      	bne.n	80060f0 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0204 	mvn.w	r2, #4
 8006100:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	685a      	ldr	r2, [r3, #4]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006110:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800611c:	2b00      	cmp	r3, #0
 800611e:	d128      	bne.n	8006172 <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	689b      	ldr	r3, [r3, #8]
 8006126:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800612a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800612e:	d113      	bne.n	8006158 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8006134:	4a11      	ldr	r2, [pc, #68]	; (800617c <HAL_ADCEx_InjectedStart_IT+0x114>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d105      	bne.n	8006146 <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800613a:	4b11      	ldr	r3, [pc, #68]	; (8006180 <HAL_ADCEx_InjectedStart_IT+0x118>)
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8006142:	2b00      	cmp	r3, #0
 8006144:	d108      	bne.n	8006158 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689a      	ldr	r2, [r3, #8]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 8006154:	609a      	str	r2, [r3, #8]
 8006156:	e00c      	b.n	8006172 <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	689a      	ldr	r2, [r3, #8]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006166:	609a      	str	r2, [r3, #8]
 8006168:	e003      	b.n	8006172 <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006172:	7bfb      	ldrb	r3, [r7, #15]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	40012800 	.word	0x40012800
 8006180:	40012400 	.word	0x40012400

08006184 <HAL_ADCEx_InjectedStop_IT>:
  *         function HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef* hadc)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800618c:	2300      	movs	r3, #0
 800618e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006196:	2b01      	cmp	r3, #1
 8006198:	d101      	bne.n	800619e <HAL_ADCEx_InjectedStop_IT+0x1a>
 800619a:	2302      	movs	r3, #2
 800619c:	e038      	b.n	8006210 <HAL_ADCEx_InjectedStop_IT+0x8c>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */ 
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d121      	bne.n	80061f6 <HAL_ADCEx_InjectedStop_IT+0x72>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d11a      	bne.n	80061f6 <HAL_ADCEx_InjectedStop_IT+0x72>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f7ff fea9 	bl	8005f18 <ADC_ConversionStop_Disable>
 80061c6:	4603      	mov	r3, r0
 80061c8:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80061ca:	7bfb      	ldrb	r3, [r7, #15]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d11a      	bne.n	8006206 <HAL_ADCEx_InjectedStop_IT+0x82>
    {
      /* Disable ADC end of conversion interrupt for injected channels */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061de:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80061e8:	f023 0301 	bic.w	r3, r3, #1
 80061ec:	f043 0201 	orr.w	r2, r3, #1
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 80061f4:	e007      	b.n	8006206 <HAL_ADCEx_InjectedStop_IT+0x82>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061fa:	f043 0220 	orr.w	r2, r3, #32
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 8006202:	2301      	movs	r3, #1
 8006204:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800620e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006210:	4618      	mov	r0, r3
 8006212:	3710      	adds	r7, #16
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8006222:	2300      	movs	r3, #0
 8006224:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	2b04      	cmp	r3, #4
 800622a:	d009      	beq.n	8006240 <HAL_ADCEx_InjectedGetValue+0x28>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b04      	cmp	r3, #4
 8006230:	d815      	bhi.n	800625e <HAL_ADCEx_InjectedGetValue+0x46>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b02      	cmp	r3, #2
 8006236:	d00d      	beq.n	8006254 <HAL_ADCEx_InjectedGetValue+0x3c>
 8006238:	683b      	ldr	r3, [r7, #0]
 800623a:	2b03      	cmp	r3, #3
 800623c:	d005      	beq.n	800624a <HAL_ADCEx_InjectedGetValue+0x32>
 800623e:	e00e      	b.n	800625e <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006246:	60fb      	str	r3, [r7, #12]
      break;
 8006248:	e00e      	b.n	8006268 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006250:	60fb      	str	r3, [r7, #12]
      break;
 8006252:	e009      	b.n	8006268 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625a:	60fb      	str	r3, [r7, #12]
      break;
 800625c:	e004      	b.n	8006268 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006264:	60fb      	str	r3, [r7, #12]
      break;
 8006266:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8006268:	68fb      	ldr	r3, [r7, #12]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3714      	adds	r7, #20
 800626e:	46bd      	mov	sp, r7
 8006270:	bc80      	pop	{r7}
 8006272:	4770      	bx	lr

08006274 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8006274:	b490      	push	{r4, r7}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800627e:	2300      	movs	r3, #0
 8006280:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800628c:	2b01      	cmp	r3, #1
 800628e:	d101      	bne.n	8006294 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8006290:	2302      	movs	r3, #2
 8006292:	e18d      	b.n	80065b0 <HAL_ADCEx_InjectedConfigChannel+0x33c>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d119      	bne.n	80062d8 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d10c      	bne.n	80062c6 <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b2:	0d9b      	lsrs	r3, r3, #22
 80062b4:	059b      	lsls	r3, r3, #22
 80062b6:	683a      	ldr	r2, [r7, #0]
 80062b8:	6812      	ldr	r2, [r2, #0]
 80062ba:	03d1      	lsls	r1, r2, #15
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	6812      	ldr	r2, [r2, #0]
 80062c0:	430b      	orrs	r3, r1
 80062c2:	6393      	str	r3, [r2, #56]	; 0x38
 80062c4:	e04f      	b.n	8006366 <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ca:	f043 0220 	orr.w	r2, r3, #32
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80062d2:	2301      	movs	r3, #1
 80062d4:	73fb      	strb	r3, [r7, #15]
 80062d6:	e046      	b.n	8006366 <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	685a      	ldr	r2, [r3, #4]
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d82a      	bhi.n	800633a <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685a      	ldr	r2, [r3, #4]
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	1ad2      	subs	r2, r2, r3
 80062f4:	4613      	mov	r3, r2
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	4413      	add	r3, r2
 80062fa:	330f      	adds	r3, #15
 80062fc:	221f      	movs	r2, #31
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006306:	43db      	mvns	r3, r3
 8006308:	4019      	ands	r1, r3
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	3b01      	subs	r3, #1
 8006310:	0518      	lsls	r0, r3, #20
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681c      	ldr	r4, [r3, #0]
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	1ad2      	subs	r2, r2, r3
 8006320:	4613      	mov	r3, r2
 8006322:	009b      	lsls	r3, r3, #2
 8006324:	4413      	add	r3, r2
 8006326:	330f      	adds	r3, #15
 8006328:	fa04 f303 	lsl.w	r3, r4, r3
 800632c:	ea40 0203 	orr.w	r2, r0, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	639a      	str	r2, [r3, #56]	; 0x38
 8006338:	e015      	b.n	8006366 <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	1ad2      	subs	r2, r2, r3
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	330f      	adds	r3, #15
 8006352:	221f      	movs	r2, #31
 8006354:	fa02 f303 	lsl.w	r3, r2, r3
 8006358:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800635c:	43da      	mvns	r2, r3
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	400a      	ands	r2, r1
 8006364:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	2b01      	cmp	r3, #1
 8006372:	d01c      	beq.n	80063ae <HAL_ADCEx_InjectedConfigChannel+0x13a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800637e:	f023 0301 	bic.w	r3, r3, #1
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	6812      	ldr	r2, [r2, #0]
 8006386:	498d      	ldr	r1, [pc, #564]	; (80065bc <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8006388:	428a      	cmp	r2, r1
 800638a:	d10a      	bne.n	80063a2 <HAL_ADCEx_InjectedConfigChannel+0x12e>
 800638c:	683a      	ldr	r2, [r7, #0]
 800638e:	6992      	ldr	r2, [r2, #24]
 8006390:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8006394:	d002      	beq.n	800639c <HAL_ADCEx_InjectedConfigChannel+0x128>
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	6992      	ldr	r2, [r2, #24]
 800639a:	e004      	b.n	80063a6 <HAL_ADCEx_InjectedConfigChannel+0x132>
 800639c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063a0:	e001      	b.n	80063a6 <HAL_ADCEx_InjectedConfigChannel+0x132>
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	6992      	ldr	r2, [r2, #24]
 80063a6:	6879      	ldr	r1, [r7, #4]
 80063a8:	6809      	ldr	r1, [r1, #0]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	608b      	str	r3, [r1, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	7d5b      	ldrb	r3, [r3, #21]
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d115      	bne.n	80063e2 <HAL_ADCEx_InjectedConfigChannel+0x16e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	699b      	ldr	r3, [r3, #24]
 80063ba:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80063be:	d108      	bne.n	80063d2 <HAL_ADCEx_InjectedConfigChannel+0x15e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80063ce:	605a      	str	r2, [r3, #4]
 80063d0:	e007      	b.n	80063e2 <HAL_ADCEx_InjectedConfigChannel+0x16e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d6:	f043 0220 	orr.w	r2, r3, #32
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	7d1b      	ldrb	r3, [r3, #20]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d114      	bne.n	8006414 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	7d5b      	ldrb	r3, [r3, #21]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d108      	bne.n	8006404 <HAL_ADCEx_InjectedConfigChannel+0x190>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006400:	605a      	str	r2, [r3, #4]
 8006402:	e007      	b.n	8006414 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006408:	f043 0220 	orr.w	r2, r3, #32
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2b09      	cmp	r3, #9
 800641a:	d91c      	bls.n	8006456 <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68d9      	ldr	r1, [r3, #12]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	4613      	mov	r3, r2
 8006428:	005b      	lsls	r3, r3, #1
 800642a:	4413      	add	r3, r2
 800642c:	3b1e      	subs	r3, #30
 800642e:	2207      	movs	r2, #7
 8006430:	fa02 f303 	lsl.w	r3, r2, r3
 8006434:	43db      	mvns	r3, r3
 8006436:	4019      	ands	r1, r3
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	6898      	ldr	r0, [r3, #8]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	4613      	mov	r3, r2
 8006442:	005b      	lsls	r3, r3, #1
 8006444:	4413      	add	r3, r2
 8006446:	3b1e      	subs	r3, #30
 8006448:	fa00 f203 	lsl.w	r2, r0, r3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	430a      	orrs	r2, r1
 8006452:	60da      	str	r2, [r3, #12]
 8006454:	e019      	b.n	800648a <HAL_ADCEx_InjectedConfigChannel+0x216>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6919      	ldr	r1, [r3, #16]
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	4613      	mov	r3, r2
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	4413      	add	r3, r2
 8006466:	2207      	movs	r2, #7
 8006468:	fa02 f303 	lsl.w	r3, r2, r3
 800646c:	43db      	mvns	r3, r3
 800646e:	4019      	ands	r1, r3
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	6898      	ldr	r0, [r3, #8]
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	4613      	mov	r3, r2
 800647a:	005b      	lsls	r3, r3, #1
 800647c:	4413      	add	r3, r2
 800647e:	fa00 f203 	lsl.w	r2, r0, r3
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	430a      	orrs	r2, r1
 8006488:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b10      	cmp	r3, #16
 8006490:	d003      	beq.n	800649a <HAL_ADCEx_InjectedConfigChannel+0x226>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8006496:	2b11      	cmp	r3, #17
 8006498:	d107      	bne.n	80064aa <HAL_ADCEx_InjectedConfigChannel+0x236>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689a      	ldr	r2, [r3, #8]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80064a8:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d022      	beq.n	80064f8 <HAL_ADCEx_InjectedConfigChannel+0x284>
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d82e      	bhi.n	8006514 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d002      	beq.n	80064c0 <HAL_ADCEx_InjectedConfigChannel+0x24c>
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d00e      	beq.n	80064dc <HAL_ADCEx_InjectedConfigChannel+0x268>
 80064be:	e029      	b.n	8006514 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	683a      	ldr	r2, [r7, #0]
 80064d0:	68d1      	ldr	r1, [r2, #12]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	6812      	ldr	r2, [r2, #0]
 80064d6:	430b      	orrs	r3, r1
 80064d8:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 80064da:	e029      	b.n	8006530 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80064e6:	f023 030f 	bic.w	r3, r3, #15
 80064ea:	683a      	ldr	r2, [r7, #0]
 80064ec:	68d1      	ldr	r1, [r2, #12]
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	6812      	ldr	r2, [r2, #0]
 80064f2:	430b      	orrs	r3, r1
 80064f4:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 80064f6:	e01b      	b.n	8006530 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006502:	f023 030f 	bic.w	r3, r3, #15
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	68d1      	ldr	r1, [r2, #12]
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	6812      	ldr	r2, [r2, #0]
 800650e:	430b      	orrs	r3, r1
 8006510:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8006512:	e00d      	b.n	8006530 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800651e:	f023 030f 	bic.w	r3, r3, #15
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	68d1      	ldr	r1, [r2, #12]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6812      	ldr	r2, [r2, #0]
 800652a:	430b      	orrs	r3, r1
 800652c:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 800652e:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b10      	cmp	r3, #16
 8006536:	d003      	beq.n	8006540 <HAL_ADCEx_InjectedConfigChannel+0x2cc>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800653c:	2b11      	cmp	r3, #17
 800653e:	d132      	bne.n	80065a6 <HAL_ADCEx_InjectedConfigChannel+0x332>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a1e      	ldr	r2, [pc, #120]	; (80065c0 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d125      	bne.n	8006596 <HAL_ADCEx_InjectedConfigChannel+0x322>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689b      	ldr	r3, [r3, #8]
 8006550:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d126      	bne.n	80065a6 <HAL_ADCEx_InjectedConfigChannel+0x332>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689a      	ldr	r2, [r3, #8]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006566:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b10      	cmp	r3, #16
 800656e:	d11a      	bne.n	80065a6 <HAL_ADCEx_InjectedConfigChannel+0x332>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006570:	4b14      	ldr	r3, [pc, #80]	; (80065c4 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a14      	ldr	r2, [pc, #80]	; (80065c8 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8006576:	fba2 2303 	umull	r2, r3, r2, r3
 800657a:	0c9a      	lsrs	r2, r3, #18
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	005b      	lsls	r3, r3, #1
 8006584:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006586:	e002      	b.n	800658e <HAL_ADCEx_InjectedConfigChannel+0x31a>
          {
            wait_loop_index--;
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	3b01      	subs	r3, #1
 800658c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1f9      	bne.n	8006588 <HAL_ADCEx_InjectedConfigChannel+0x314>
 8006594:	e007      	b.n	80065a6 <HAL_ADCEx_InjectedConfigChannel+0x332>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800659a:	f043 0220 	orr.w	r2, r3, #32
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80065ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bc90      	pop	{r4, r7}
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	40013c00 	.word	0x40013c00
 80065c0:	40012400 	.word	0x40012400
 80065c4:	20000000 	.word	0x20000000
 80065c8:	431bde83 	.word	0x431bde83

080065cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f003 0307 	and.w	r3, r3, #7
 80065da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80065dc:	4b0c      	ldr	r3, [pc, #48]	; (8006610 <__NVIC_SetPriorityGrouping+0x44>)
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80065e8:	4013      	ands	r3, r2
 80065ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80065f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80065f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80065fe:	4a04      	ldr	r2, [pc, #16]	; (8006610 <__NVIC_SetPriorityGrouping+0x44>)
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	60d3      	str	r3, [r2, #12]
}
 8006604:	bf00      	nop
 8006606:	3714      	adds	r7, #20
 8006608:	46bd      	mov	sp, r7
 800660a:	bc80      	pop	{r7}
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	e000ed00 	.word	0xe000ed00

08006614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006614:	b480      	push	{r7}
 8006616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006618:	4b04      	ldr	r3, [pc, #16]	; (800662c <__NVIC_GetPriorityGrouping+0x18>)
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	0a1b      	lsrs	r3, r3, #8
 800661e:	f003 0307 	and.w	r3, r3, #7
}
 8006622:	4618      	mov	r0, r3
 8006624:	46bd      	mov	sp, r7
 8006626:	bc80      	pop	{r7}
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	e000ed00 	.word	0xe000ed00

08006630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006630:	b480      	push	{r7}
 8006632:	b083      	sub	sp, #12
 8006634:	af00      	add	r7, sp, #0
 8006636:	4603      	mov	r3, r0
 8006638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800663a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800663e:	2b00      	cmp	r3, #0
 8006640:	db0b      	blt.n	800665a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006642:	79fb      	ldrb	r3, [r7, #7]
 8006644:	f003 021f 	and.w	r2, r3, #31
 8006648:	4906      	ldr	r1, [pc, #24]	; (8006664 <__NVIC_EnableIRQ+0x34>)
 800664a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800664e:	095b      	lsrs	r3, r3, #5
 8006650:	2001      	movs	r0, #1
 8006652:	fa00 f202 	lsl.w	r2, r0, r2
 8006656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	bc80      	pop	{r7}
 8006662:	4770      	bx	lr
 8006664:	e000e100 	.word	0xe000e100

08006668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	4603      	mov	r3, r0
 8006670:	6039      	str	r1, [r7, #0]
 8006672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006678:	2b00      	cmp	r3, #0
 800667a:	db0a      	blt.n	8006692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	b2da      	uxtb	r2, r3
 8006680:	490c      	ldr	r1, [pc, #48]	; (80066b4 <__NVIC_SetPriority+0x4c>)
 8006682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006686:	0112      	lsls	r2, r2, #4
 8006688:	b2d2      	uxtb	r2, r2
 800668a:	440b      	add	r3, r1
 800668c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006690:	e00a      	b.n	80066a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	b2da      	uxtb	r2, r3
 8006696:	4908      	ldr	r1, [pc, #32]	; (80066b8 <__NVIC_SetPriority+0x50>)
 8006698:	79fb      	ldrb	r3, [r7, #7]
 800669a:	f003 030f 	and.w	r3, r3, #15
 800669e:	3b04      	subs	r3, #4
 80066a0:	0112      	lsls	r2, r2, #4
 80066a2:	b2d2      	uxtb	r2, r2
 80066a4:	440b      	add	r3, r1
 80066a6:	761a      	strb	r2, [r3, #24]
}
 80066a8:	bf00      	nop
 80066aa:	370c      	adds	r7, #12
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bc80      	pop	{r7}
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	e000e100 	.word	0xe000e100
 80066b8:	e000ed00 	.word	0xe000ed00

080066bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80066bc:	b480      	push	{r7}
 80066be:	b089      	sub	sp, #36	; 0x24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f003 0307 	and.w	r3, r3, #7
 80066ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	f1c3 0307 	rsb	r3, r3, #7
 80066d6:	2b04      	cmp	r3, #4
 80066d8:	bf28      	it	cs
 80066da:	2304      	movcs	r3, #4
 80066dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	3304      	adds	r3, #4
 80066e2:	2b06      	cmp	r3, #6
 80066e4:	d902      	bls.n	80066ec <NVIC_EncodePriority+0x30>
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	3b03      	subs	r3, #3
 80066ea:	e000      	b.n	80066ee <NVIC_EncodePriority+0x32>
 80066ec:	2300      	movs	r3, #0
 80066ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80066f0:	f04f 32ff 	mov.w	r2, #4294967295
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	fa02 f303 	lsl.w	r3, r2, r3
 80066fa:	43da      	mvns	r2, r3
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	401a      	ands	r2, r3
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006704:	f04f 31ff 	mov.w	r1, #4294967295
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	fa01 f303 	lsl.w	r3, r1, r3
 800670e:	43d9      	mvns	r1, r3
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006714:	4313      	orrs	r3, r2
         );
}
 8006716:	4618      	mov	r0, r3
 8006718:	3724      	adds	r7, #36	; 0x24
 800671a:	46bd      	mov	sp, r7
 800671c:	bc80      	pop	{r7}
 800671e:	4770      	bx	lr

08006720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b082      	sub	sp, #8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	3b01      	subs	r3, #1
 800672c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006730:	d301      	bcc.n	8006736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006732:	2301      	movs	r3, #1
 8006734:	e00f      	b.n	8006756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006736:	4a0a      	ldr	r2, [pc, #40]	; (8006760 <SysTick_Config+0x40>)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	3b01      	subs	r3, #1
 800673c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800673e:	210f      	movs	r1, #15
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	f7ff ff90 	bl	8006668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006748:	4b05      	ldr	r3, [pc, #20]	; (8006760 <SysTick_Config+0x40>)
 800674a:	2200      	movs	r2, #0
 800674c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800674e:	4b04      	ldr	r3, [pc, #16]	; (8006760 <SysTick_Config+0x40>)
 8006750:	2207      	movs	r2, #7
 8006752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3708      	adds	r7, #8
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	e000e010 	.word	0xe000e010

08006764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b082      	sub	sp, #8
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f7ff ff2d 	bl	80065cc <__NVIC_SetPriorityGrouping>
}
 8006772:	bf00      	nop
 8006774:	3708      	adds	r7, #8
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}

0800677a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800677a:	b580      	push	{r7, lr}
 800677c:	b086      	sub	sp, #24
 800677e:	af00      	add	r7, sp, #0
 8006780:	4603      	mov	r3, r0
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	607a      	str	r2, [r7, #4]
 8006786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006788:	2300      	movs	r3, #0
 800678a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800678c:	f7ff ff42 	bl	8006614 <__NVIC_GetPriorityGrouping>
 8006790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	68b9      	ldr	r1, [r7, #8]
 8006796:	6978      	ldr	r0, [r7, #20]
 8006798:	f7ff ff90 	bl	80066bc <NVIC_EncodePriority>
 800679c:	4602      	mov	r2, r0
 800679e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067a2:	4611      	mov	r1, r2
 80067a4:	4618      	mov	r0, r3
 80067a6:	f7ff ff5f 	bl	8006668 <__NVIC_SetPriority>
}
 80067aa:	bf00      	nop
 80067ac:	3718      	adds	r7, #24
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}

080067b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067b2:	b580      	push	{r7, lr}
 80067b4:	b082      	sub	sp, #8
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	4603      	mov	r3, r0
 80067ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80067bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7ff ff35 	bl	8006630 <__NVIC_EnableIRQ>
}
 80067c6:	bf00      	nop
 80067c8:	3708      	adds	r7, #8
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b082      	sub	sp, #8
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f7ff ffa2 	bl	8006720 <SysTick_Config>
 80067dc:	4603      	mov	r3, r0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}
	...

080067e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e059      	b.n	80068b2 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	461a      	mov	r2, r3
 8006804:	4b2d      	ldr	r3, [pc, #180]	; (80068bc <HAL_DMA_Init+0xd4>)
 8006806:	429a      	cmp	r2, r3
 8006808:	d80f      	bhi.n	800682a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	461a      	mov	r2, r3
 8006810:	4b2b      	ldr	r3, [pc, #172]	; (80068c0 <HAL_DMA_Init+0xd8>)
 8006812:	4413      	add	r3, r2
 8006814:	4a2b      	ldr	r2, [pc, #172]	; (80068c4 <HAL_DMA_Init+0xdc>)
 8006816:	fba2 2303 	umull	r2, r3, r2, r3
 800681a:	091b      	lsrs	r3, r3, #4
 800681c:	009a      	lsls	r2, r3, #2
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a28      	ldr	r2, [pc, #160]	; (80068c8 <HAL_DMA_Init+0xe0>)
 8006826:	63da      	str	r2, [r3, #60]	; 0x3c
 8006828:	e00e      	b.n	8006848 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	461a      	mov	r2, r3
 8006830:	4b26      	ldr	r3, [pc, #152]	; (80068cc <HAL_DMA_Init+0xe4>)
 8006832:	4413      	add	r3, r2
 8006834:	4a23      	ldr	r2, [pc, #140]	; (80068c4 <HAL_DMA_Init+0xdc>)
 8006836:	fba2 2303 	umull	r2, r3, r2, r3
 800683a:	091b      	lsrs	r3, r3, #4
 800683c:	009a      	lsls	r2, r3, #2
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a22      	ldr	r2, [pc, #136]	; (80068d0 <HAL_DMA_Init+0xe8>)
 8006846:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2202      	movs	r2, #2
 800684c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800685e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006862:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800686c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006878:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	695b      	ldr	r3, [r3, #20]
 800687e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006884:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	4313      	orrs	r3, r2
 8006890:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bc80      	pop	{r7}
 80068ba:	4770      	bx	lr
 80068bc:	40020407 	.word	0x40020407
 80068c0:	bffdfff8 	.word	0xbffdfff8
 80068c4:	cccccccd 	.word	0xcccccccd
 80068c8:	40020000 	.word	0x40020000
 80068cc:	bffdfbf8 	.word	0xbffdfbf8
 80068d0:	40020400 	.word	0x40020400

080068d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
 80068e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068e2:	2300      	movs	r3, #0
 80068e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	d101      	bne.n	80068f4 <HAL_DMA_Start_IT+0x20>
 80068f0:	2302      	movs	r3, #2
 80068f2:	e04a      	b.n	800698a <HAL_DMA_Start_IT+0xb6>
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006902:	2b01      	cmp	r3, #1
 8006904:	d13a      	bne.n	800697c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2202      	movs	r2, #2
 800690a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f022 0201 	bic.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f000 fbb0 	bl	8007090 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006934:	2b00      	cmp	r3, #0
 8006936:	d008      	beq.n	800694a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f042 020e 	orr.w	r2, r2, #14
 8006946:	601a      	str	r2, [r3, #0]
 8006948:	e00f      	b.n	800696a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f022 0204 	bic.w	r2, r2, #4
 8006958:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f042 020a 	orr.w	r2, r2, #10
 8006968:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f042 0201 	orr.w	r2, r2, #1
 8006978:	601a      	str	r2, [r3, #0]
 800697a:	e005      	b.n	8006988 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8006984:	2302      	movs	r3, #2
 8006986:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8006988:	7dfb      	ldrb	r3, [r7, #23]
}
 800698a:	4618      	mov	r0, r3
 800698c:	3718      	adds	r7, #24
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}

08006992 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006992:	b480      	push	{r7}
 8006994:	b085      	sub	sp, #20
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800699a:	2300      	movs	r3, #0
 800699c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80069a4:	2b02      	cmp	r3, #2
 80069a6:	d008      	beq.n	80069ba <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2204      	movs	r2, #4
 80069ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e020      	b.n	80069fc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 020e 	bic.w	r2, r2, #14
 80069c8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f022 0201 	bic.w	r2, r2, #1
 80069d8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069e2:	2101      	movs	r1, #1
 80069e4:	fa01 f202 	lsl.w	r2, r1, r2
 80069e8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80069fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bc80      	pop	{r7}
 8006a04:	4770      	bx	lr
	...

08006a08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a10:	2300      	movs	r3, #0
 8006a12:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d005      	beq.n	8006a2a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2204      	movs	r2, #4
 8006a22:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	73fb      	strb	r3, [r7, #15]
 8006a28:	e0d6      	b.n	8006bd8 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 020e 	bic.w	r2, r2, #14
 8006a38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f022 0201 	bic.w	r2, r2, #1
 8006a48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	4b64      	ldr	r3, [pc, #400]	; (8006be4 <HAL_DMA_Abort_IT+0x1dc>)
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d958      	bls.n	8006b08 <HAL_DMA_Abort_IT+0x100>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4a63      	ldr	r2, [pc, #396]	; (8006be8 <HAL_DMA_Abort_IT+0x1e0>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d04f      	beq.n	8006b00 <HAL_DMA_Abort_IT+0xf8>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	4a61      	ldr	r2, [pc, #388]	; (8006bec <HAL_DMA_Abort_IT+0x1e4>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d048      	beq.n	8006afc <HAL_DMA_Abort_IT+0xf4>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a60      	ldr	r2, [pc, #384]	; (8006bf0 <HAL_DMA_Abort_IT+0x1e8>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d040      	beq.n	8006af6 <HAL_DMA_Abort_IT+0xee>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a5e      	ldr	r2, [pc, #376]	; (8006bf4 <HAL_DMA_Abort_IT+0x1ec>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d038      	beq.n	8006af0 <HAL_DMA_Abort_IT+0xe8>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a5d      	ldr	r2, [pc, #372]	; (8006bf8 <HAL_DMA_Abort_IT+0x1f0>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d030      	beq.n	8006aea <HAL_DMA_Abort_IT+0xe2>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a5b      	ldr	r2, [pc, #364]	; (8006bfc <HAL_DMA_Abort_IT+0x1f4>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d028      	beq.n	8006ae4 <HAL_DMA_Abort_IT+0xdc>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a53      	ldr	r2, [pc, #332]	; (8006be4 <HAL_DMA_Abort_IT+0x1dc>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d020      	beq.n	8006ade <HAL_DMA_Abort_IT+0xd6>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a57      	ldr	r2, [pc, #348]	; (8006c00 <HAL_DMA_Abort_IT+0x1f8>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d019      	beq.n	8006ada <HAL_DMA_Abort_IT+0xd2>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a56      	ldr	r2, [pc, #344]	; (8006c04 <HAL_DMA_Abort_IT+0x1fc>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d012      	beq.n	8006ad6 <HAL_DMA_Abort_IT+0xce>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a54      	ldr	r2, [pc, #336]	; (8006c08 <HAL_DMA_Abort_IT+0x200>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d00a      	beq.n	8006ad0 <HAL_DMA_Abort_IT+0xc8>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a53      	ldr	r2, [pc, #332]	; (8006c0c <HAL_DMA_Abort_IT+0x204>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d102      	bne.n	8006aca <HAL_DMA_Abort_IT+0xc2>
 8006ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ac8:	e01b      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006aca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ace:	e018      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006ad0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ad4:	e015      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006ad6:	2310      	movs	r3, #16
 8006ad8:	e013      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006ada:	2301      	movs	r3, #1
 8006adc:	e011      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006ade:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ae2:	e00e      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006ae4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006ae8:	e00b      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006aea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006aee:	e008      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006af0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006af4:	e005      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006af6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006afa:	e002      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006afc:	2310      	movs	r3, #16
 8006afe:	e000      	b.n	8006b02 <HAL_DMA_Abort_IT+0xfa>
 8006b00:	2301      	movs	r3, #1
 8006b02:	4a43      	ldr	r2, [pc, #268]	; (8006c10 <HAL_DMA_Abort_IT+0x208>)
 8006b04:	6053      	str	r3, [r2, #4]
 8006b06:	e057      	b.n	8006bb8 <HAL_DMA_Abort_IT+0x1b0>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a36      	ldr	r2, [pc, #216]	; (8006be8 <HAL_DMA_Abort_IT+0x1e0>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d04f      	beq.n	8006bb2 <HAL_DMA_Abort_IT+0x1aa>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a35      	ldr	r2, [pc, #212]	; (8006bec <HAL_DMA_Abort_IT+0x1e4>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d048      	beq.n	8006bae <HAL_DMA_Abort_IT+0x1a6>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a33      	ldr	r2, [pc, #204]	; (8006bf0 <HAL_DMA_Abort_IT+0x1e8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d040      	beq.n	8006ba8 <HAL_DMA_Abort_IT+0x1a0>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a32      	ldr	r2, [pc, #200]	; (8006bf4 <HAL_DMA_Abort_IT+0x1ec>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d038      	beq.n	8006ba2 <HAL_DMA_Abort_IT+0x19a>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a30      	ldr	r2, [pc, #192]	; (8006bf8 <HAL_DMA_Abort_IT+0x1f0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d030      	beq.n	8006b9c <HAL_DMA_Abort_IT+0x194>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a2f      	ldr	r2, [pc, #188]	; (8006bfc <HAL_DMA_Abort_IT+0x1f4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d028      	beq.n	8006b96 <HAL_DMA_Abort_IT+0x18e>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a26      	ldr	r2, [pc, #152]	; (8006be4 <HAL_DMA_Abort_IT+0x1dc>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d020      	beq.n	8006b90 <HAL_DMA_Abort_IT+0x188>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a2b      	ldr	r2, [pc, #172]	; (8006c00 <HAL_DMA_Abort_IT+0x1f8>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d019      	beq.n	8006b8c <HAL_DMA_Abort_IT+0x184>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a29      	ldr	r2, [pc, #164]	; (8006c04 <HAL_DMA_Abort_IT+0x1fc>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d012      	beq.n	8006b88 <HAL_DMA_Abort_IT+0x180>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a28      	ldr	r2, [pc, #160]	; (8006c08 <HAL_DMA_Abort_IT+0x200>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d00a      	beq.n	8006b82 <HAL_DMA_Abort_IT+0x17a>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a26      	ldr	r2, [pc, #152]	; (8006c0c <HAL_DMA_Abort_IT+0x204>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d102      	bne.n	8006b7c <HAL_DMA_Abort_IT+0x174>
 8006b76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b7a:	e01b      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b80:	e018      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b86:	e015      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	e013      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e011      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b94:	e00e      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b96:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006b9a:	e00b      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006b9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ba0:	e008      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006ba2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ba6:	e005      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006bac:	e002      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006bae:	2310      	movs	r3, #16
 8006bb0:	e000      	b.n	8006bb4 <HAL_DMA_Abort_IT+0x1ac>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	4a17      	ldr	r2, [pc, #92]	; (8006c14 <HAL_DMA_Abort_IT+0x20c>)
 8006bb6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d003      	beq.n	8006bd8 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	4798      	blx	r3
    } 
  }
  return status;
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	40020080 	.word	0x40020080
 8006be8:	40020008 	.word	0x40020008
 8006bec:	4002001c 	.word	0x4002001c
 8006bf0:	40020030 	.word	0x40020030
 8006bf4:	40020044 	.word	0x40020044
 8006bf8:	40020058 	.word	0x40020058
 8006bfc:	4002006c 	.word	0x4002006c
 8006c00:	40020408 	.word	0x40020408
 8006c04:	4002041c 	.word	0x4002041c
 8006c08:	40020430 	.word	0x40020430
 8006c0c:	40020444 	.word	0x40020444
 8006c10:	40020400 	.word	0x40020400
 8006c14:	40020000 	.word	0x40020000

08006c18 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c34:	2204      	movs	r2, #4
 8006c36:	409a      	lsls	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	f000 80d6 	beq.w	8006dee <HAL_DMA_IRQHandler+0x1d6>
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 80d0 	beq.w	8006dee <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0320 	and.w	r3, r3, #32
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d107      	bne.n	8006c6c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f022 0204 	bic.w	r2, r2, #4
 8006c6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	461a      	mov	r2, r3
 8006c72:	4b9b      	ldr	r3, [pc, #620]	; (8006ee0 <HAL_DMA_IRQHandler+0x2c8>)
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d958      	bls.n	8006d2a <HAL_DMA_IRQHandler+0x112>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a99      	ldr	r2, [pc, #612]	; (8006ee4 <HAL_DMA_IRQHandler+0x2cc>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d04f      	beq.n	8006d22 <HAL_DMA_IRQHandler+0x10a>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a98      	ldr	r2, [pc, #608]	; (8006ee8 <HAL_DMA_IRQHandler+0x2d0>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d048      	beq.n	8006d1e <HAL_DMA_IRQHandler+0x106>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a96      	ldr	r2, [pc, #600]	; (8006eec <HAL_DMA_IRQHandler+0x2d4>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d040      	beq.n	8006d18 <HAL_DMA_IRQHandler+0x100>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a95      	ldr	r2, [pc, #596]	; (8006ef0 <HAL_DMA_IRQHandler+0x2d8>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d038      	beq.n	8006d12 <HAL_DMA_IRQHandler+0xfa>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a93      	ldr	r2, [pc, #588]	; (8006ef4 <HAL_DMA_IRQHandler+0x2dc>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d030      	beq.n	8006d0c <HAL_DMA_IRQHandler+0xf4>
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a92      	ldr	r2, [pc, #584]	; (8006ef8 <HAL_DMA_IRQHandler+0x2e0>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d028      	beq.n	8006d06 <HAL_DMA_IRQHandler+0xee>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a89      	ldr	r2, [pc, #548]	; (8006ee0 <HAL_DMA_IRQHandler+0x2c8>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d020      	beq.n	8006d00 <HAL_DMA_IRQHandler+0xe8>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a8e      	ldr	r2, [pc, #568]	; (8006efc <HAL_DMA_IRQHandler+0x2e4>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d019      	beq.n	8006cfc <HAL_DMA_IRQHandler+0xe4>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a8c      	ldr	r2, [pc, #560]	; (8006f00 <HAL_DMA_IRQHandler+0x2e8>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d012      	beq.n	8006cf8 <HAL_DMA_IRQHandler+0xe0>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a8b      	ldr	r2, [pc, #556]	; (8006f04 <HAL_DMA_IRQHandler+0x2ec>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d00a      	beq.n	8006cf2 <HAL_DMA_IRQHandler+0xda>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a89      	ldr	r2, [pc, #548]	; (8006f08 <HAL_DMA_IRQHandler+0x2f0>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d102      	bne.n	8006cec <HAL_DMA_IRQHandler+0xd4>
 8006ce6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006cea:	e01b      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006cec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006cf0:	e018      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006cf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006cf6:	e015      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006cf8:	2340      	movs	r3, #64	; 0x40
 8006cfa:	e013      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006cfc:	2304      	movs	r3, #4
 8006cfe:	e011      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006d04:	e00e      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d0a:	e00b      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d0c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006d10:	e008      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d12:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006d16:	e005      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d1c:	e002      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d1e:	2340      	movs	r3, #64	; 0x40
 8006d20:	e000      	b.n	8006d24 <HAL_DMA_IRQHandler+0x10c>
 8006d22:	2304      	movs	r3, #4
 8006d24:	4a79      	ldr	r2, [pc, #484]	; (8006f0c <HAL_DMA_IRQHandler+0x2f4>)
 8006d26:	6053      	str	r3, [r2, #4]
 8006d28:	e057      	b.n	8006dda <HAL_DMA_IRQHandler+0x1c2>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a6d      	ldr	r2, [pc, #436]	; (8006ee4 <HAL_DMA_IRQHandler+0x2cc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d04f      	beq.n	8006dd4 <HAL_DMA_IRQHandler+0x1bc>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a6b      	ldr	r2, [pc, #428]	; (8006ee8 <HAL_DMA_IRQHandler+0x2d0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d048      	beq.n	8006dd0 <HAL_DMA_IRQHandler+0x1b8>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a6a      	ldr	r2, [pc, #424]	; (8006eec <HAL_DMA_IRQHandler+0x2d4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d040      	beq.n	8006dca <HAL_DMA_IRQHandler+0x1b2>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a68      	ldr	r2, [pc, #416]	; (8006ef0 <HAL_DMA_IRQHandler+0x2d8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d038      	beq.n	8006dc4 <HAL_DMA_IRQHandler+0x1ac>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a67      	ldr	r2, [pc, #412]	; (8006ef4 <HAL_DMA_IRQHandler+0x2dc>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d030      	beq.n	8006dbe <HAL_DMA_IRQHandler+0x1a6>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a65      	ldr	r2, [pc, #404]	; (8006ef8 <HAL_DMA_IRQHandler+0x2e0>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d028      	beq.n	8006db8 <HAL_DMA_IRQHandler+0x1a0>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a5d      	ldr	r2, [pc, #372]	; (8006ee0 <HAL_DMA_IRQHandler+0x2c8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d020      	beq.n	8006db2 <HAL_DMA_IRQHandler+0x19a>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a61      	ldr	r2, [pc, #388]	; (8006efc <HAL_DMA_IRQHandler+0x2e4>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d019      	beq.n	8006dae <HAL_DMA_IRQHandler+0x196>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a60      	ldr	r2, [pc, #384]	; (8006f00 <HAL_DMA_IRQHandler+0x2e8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d012      	beq.n	8006daa <HAL_DMA_IRQHandler+0x192>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a5e      	ldr	r2, [pc, #376]	; (8006f04 <HAL_DMA_IRQHandler+0x2ec>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00a      	beq.n	8006da4 <HAL_DMA_IRQHandler+0x18c>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a5d      	ldr	r2, [pc, #372]	; (8006f08 <HAL_DMA_IRQHandler+0x2f0>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d102      	bne.n	8006d9e <HAL_DMA_IRQHandler+0x186>
 8006d98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006d9c:	e01b      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006d9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006da2:	e018      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006da4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006da8:	e015      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006daa:	2340      	movs	r3, #64	; 0x40
 8006dac:	e013      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dae:	2304      	movs	r3, #4
 8006db0:	e011      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006db2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006db6:	e00e      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006db8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006dbc:	e00b      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dbe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006dc2:	e008      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dc4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006dc8:	e005      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dce:	e002      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dd0:	2340      	movs	r3, #64	; 0x40
 8006dd2:	e000      	b.n	8006dd6 <HAL_DMA_IRQHandler+0x1be>
 8006dd4:	2304      	movs	r3, #4
 8006dd6:	4a4e      	ldr	r2, [pc, #312]	; (8006f10 <HAL_DMA_IRQHandler+0x2f8>)
 8006dd8:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f000 8136 	beq.w	8007050 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006dec:	e130      	b.n	8007050 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df2:	2202      	movs	r2, #2
 8006df4:	409a      	lsls	r2, r3
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	4013      	ands	r3, r2
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 80f8 	beq.w	8006ff0 <HAL_DMA_IRQHandler+0x3d8>
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	f003 0302 	and.w	r3, r3, #2
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 80f2 	beq.w	8006ff0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0320 	and.w	r3, r3, #32
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10b      	bne.n	8006e32 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f022 020a 	bic.w	r2, r2, #10
 8006e28:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	461a      	mov	r2, r3
 8006e38:	4b29      	ldr	r3, [pc, #164]	; (8006ee0 <HAL_DMA_IRQHandler+0x2c8>)
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d973      	bls.n	8006f26 <HAL_DMA_IRQHandler+0x30e>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a28      	ldr	r2, [pc, #160]	; (8006ee4 <HAL_DMA_IRQHandler+0x2cc>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d06a      	beq.n	8006f1e <HAL_DMA_IRQHandler+0x306>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a26      	ldr	r2, [pc, #152]	; (8006ee8 <HAL_DMA_IRQHandler+0x2d0>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d063      	beq.n	8006f1a <HAL_DMA_IRQHandler+0x302>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a25      	ldr	r2, [pc, #148]	; (8006eec <HAL_DMA_IRQHandler+0x2d4>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d05b      	beq.n	8006f14 <HAL_DMA_IRQHandler+0x2fc>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a23      	ldr	r2, [pc, #140]	; (8006ef0 <HAL_DMA_IRQHandler+0x2d8>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d038      	beq.n	8006ed8 <HAL_DMA_IRQHandler+0x2c0>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a22      	ldr	r2, [pc, #136]	; (8006ef4 <HAL_DMA_IRQHandler+0x2dc>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d030      	beq.n	8006ed2 <HAL_DMA_IRQHandler+0x2ba>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a20      	ldr	r2, [pc, #128]	; (8006ef8 <HAL_DMA_IRQHandler+0x2e0>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d028      	beq.n	8006ecc <HAL_DMA_IRQHandler+0x2b4>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a18      	ldr	r2, [pc, #96]	; (8006ee0 <HAL_DMA_IRQHandler+0x2c8>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d020      	beq.n	8006ec6 <HAL_DMA_IRQHandler+0x2ae>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a1c      	ldr	r2, [pc, #112]	; (8006efc <HAL_DMA_IRQHandler+0x2e4>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d019      	beq.n	8006ec2 <HAL_DMA_IRQHandler+0x2aa>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a1b      	ldr	r2, [pc, #108]	; (8006f00 <HAL_DMA_IRQHandler+0x2e8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d012      	beq.n	8006ebe <HAL_DMA_IRQHandler+0x2a6>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a19      	ldr	r2, [pc, #100]	; (8006f04 <HAL_DMA_IRQHandler+0x2ec>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00a      	beq.n	8006eb8 <HAL_DMA_IRQHandler+0x2a0>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a18      	ldr	r2, [pc, #96]	; (8006f08 <HAL_DMA_IRQHandler+0x2f0>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d102      	bne.n	8006eb2 <HAL_DMA_IRQHandler+0x29a>
 8006eac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006eb0:	e036      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006eb2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006eb6:	e033      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006eb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ebc:	e030      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ebe:	2320      	movs	r3, #32
 8006ec0:	e02e      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e02c      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ec6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006eca:	e029      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ecc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006ed0:	e026      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ed2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ed6:	e023      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ed8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006edc:	e020      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006ede:	bf00      	nop
 8006ee0:	40020080 	.word	0x40020080
 8006ee4:	40020008 	.word	0x40020008
 8006ee8:	4002001c 	.word	0x4002001c
 8006eec:	40020030 	.word	0x40020030
 8006ef0:	40020044 	.word	0x40020044
 8006ef4:	40020058 	.word	0x40020058
 8006ef8:	4002006c 	.word	0x4002006c
 8006efc:	40020408 	.word	0x40020408
 8006f00:	4002041c 	.word	0x4002041c
 8006f04:	40020430 	.word	0x40020430
 8006f08:	40020444 	.word	0x40020444
 8006f0c:	40020400 	.word	0x40020400
 8006f10:	40020000 	.word	0x40020000
 8006f14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006f18:	e002      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006f1a:	2320      	movs	r3, #32
 8006f1c:	e000      	b.n	8006f20 <HAL_DMA_IRQHandler+0x308>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	4a4e      	ldr	r2, [pc, #312]	; (800705c <HAL_DMA_IRQHandler+0x444>)
 8006f22:	6053      	str	r3, [r2, #4]
 8006f24:	e057      	b.n	8006fd6 <HAL_DMA_IRQHandler+0x3be>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a4d      	ldr	r2, [pc, #308]	; (8007060 <HAL_DMA_IRQHandler+0x448>)
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	d04f      	beq.n	8006fd0 <HAL_DMA_IRQHandler+0x3b8>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a4b      	ldr	r2, [pc, #300]	; (8007064 <HAL_DMA_IRQHandler+0x44c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d048      	beq.n	8006fcc <HAL_DMA_IRQHandler+0x3b4>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a4a      	ldr	r2, [pc, #296]	; (8007068 <HAL_DMA_IRQHandler+0x450>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d040      	beq.n	8006fc6 <HAL_DMA_IRQHandler+0x3ae>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a48      	ldr	r2, [pc, #288]	; (800706c <HAL_DMA_IRQHandler+0x454>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d038      	beq.n	8006fc0 <HAL_DMA_IRQHandler+0x3a8>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a47      	ldr	r2, [pc, #284]	; (8007070 <HAL_DMA_IRQHandler+0x458>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d030      	beq.n	8006fba <HAL_DMA_IRQHandler+0x3a2>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a45      	ldr	r2, [pc, #276]	; (8007074 <HAL_DMA_IRQHandler+0x45c>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d028      	beq.n	8006fb4 <HAL_DMA_IRQHandler+0x39c>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a44      	ldr	r2, [pc, #272]	; (8007078 <HAL_DMA_IRQHandler+0x460>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d020      	beq.n	8006fae <HAL_DMA_IRQHandler+0x396>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a42      	ldr	r2, [pc, #264]	; (800707c <HAL_DMA_IRQHandler+0x464>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d019      	beq.n	8006faa <HAL_DMA_IRQHandler+0x392>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a41      	ldr	r2, [pc, #260]	; (8007080 <HAL_DMA_IRQHandler+0x468>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d012      	beq.n	8006fa6 <HAL_DMA_IRQHandler+0x38e>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a3f      	ldr	r2, [pc, #252]	; (8007084 <HAL_DMA_IRQHandler+0x46c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d00a      	beq.n	8006fa0 <HAL_DMA_IRQHandler+0x388>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a3e      	ldr	r2, [pc, #248]	; (8007088 <HAL_DMA_IRQHandler+0x470>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d102      	bne.n	8006f9a <HAL_DMA_IRQHandler+0x382>
 8006f94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f98:	e01b      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006f9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006f9e:	e018      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fa4:	e015      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fa6:	2320      	movs	r3, #32
 8006fa8:	e013      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006faa:	2302      	movs	r3, #2
 8006fac:	e011      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fb2:	e00e      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fb4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006fb8:	e00b      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006fbe:	e008      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006fc4:	e005      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006fca:	e002      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fcc:	2320      	movs	r3, #32
 8006fce:	e000      	b.n	8006fd2 <HAL_DMA_IRQHandler+0x3ba>
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	4a2e      	ldr	r2, [pc, #184]	; (800708c <HAL_DMA_IRQHandler+0x474>)
 8006fd4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d034      	beq.n	8007050 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006fee:	e02f      	b.n	8007050 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ff4:	2208      	movs	r2, #8
 8006ff6:	409a      	lsls	r2, r3
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	4013      	ands	r3, r2
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d028      	beq.n	8007052 <HAL_DMA_IRQHandler+0x43a>
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	f003 0308 	and.w	r3, r3, #8
 8007006:	2b00      	cmp	r3, #0
 8007008:	d023      	beq.n	8007052 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f022 020e 	bic.w	r2, r2, #14
 8007018:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007022:	2101      	movs	r1, #1
 8007024:	fa01 f202 	lsl.w	r2, r1, r2
 8007028:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2201      	movs	r2, #1
 800702e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007044:	2b00      	cmp	r3, #0
 8007046:	d004      	beq.n	8007052 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	4798      	blx	r3
    }
  }
  return;
 8007050:	bf00      	nop
 8007052:	bf00      	nop
}
 8007054:	3710      	adds	r7, #16
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	40020400 	.word	0x40020400
 8007060:	40020008 	.word	0x40020008
 8007064:	4002001c 	.word	0x4002001c
 8007068:	40020030 	.word	0x40020030
 800706c:	40020044 	.word	0x40020044
 8007070:	40020058 	.word	0x40020058
 8007074:	4002006c 	.word	0x4002006c
 8007078:	40020080 	.word	0x40020080
 800707c:	40020408 	.word	0x40020408
 8007080:	4002041c 	.word	0x4002041c
 8007084:	40020430 	.word	0x40020430
 8007088:	40020444 	.word	0x40020444
 800708c:	40020000 	.word	0x40020000

08007090 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
 800709c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a6:	2101      	movs	r1, #1
 80070a8:	fa01 f202 	lsl.w	r2, r1, r2
 80070ac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	2b10      	cmp	r3, #16
 80070bc:	d108      	bne.n	80070d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	687a      	ldr	r2, [r7, #4]
 80070c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68ba      	ldr	r2, [r7, #8]
 80070cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80070ce:	e007      	b.n	80070e0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68ba      	ldr	r2, [r7, #8]
 80070d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	60da      	str	r2, [r3, #12]
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bc80      	pop	{r7}
 80070e8:	4770      	bx	lr
	...

080070ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b08b      	sub	sp, #44	; 0x2c
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
 80070f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80070f6:	2300      	movs	r3, #0
 80070f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80070fa:	2300      	movs	r3, #0
 80070fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80070fe:	e179      	b.n	80073f4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007100:	2201      	movs	r2, #1
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	fa02 f303 	lsl.w	r3, r2, r3
 8007108:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	69fa      	ldr	r2, [r7, #28]
 8007110:	4013      	ands	r3, r2
 8007112:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007114:	69ba      	ldr	r2, [r7, #24]
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	429a      	cmp	r2, r3
 800711a:	f040 8168 	bne.w	80073ee <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	4aa0      	ldr	r2, [pc, #640]	; (80073a4 <HAL_GPIO_Init+0x2b8>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d05e      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
 8007128:	4a9e      	ldr	r2, [pc, #632]	; (80073a4 <HAL_GPIO_Init+0x2b8>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d875      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 800712e:	4a9e      	ldr	r2, [pc, #632]	; (80073a8 <HAL_GPIO_Init+0x2bc>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d058      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
 8007134:	4a9c      	ldr	r2, [pc, #624]	; (80073a8 <HAL_GPIO_Init+0x2bc>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d86f      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 800713a:	4a9c      	ldr	r2, [pc, #624]	; (80073ac <HAL_GPIO_Init+0x2c0>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d052      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
 8007140:	4a9a      	ldr	r2, [pc, #616]	; (80073ac <HAL_GPIO_Init+0x2c0>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d869      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 8007146:	4a9a      	ldr	r2, [pc, #616]	; (80073b0 <HAL_GPIO_Init+0x2c4>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d04c      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
 800714c:	4a98      	ldr	r2, [pc, #608]	; (80073b0 <HAL_GPIO_Init+0x2c4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d863      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 8007152:	4a98      	ldr	r2, [pc, #608]	; (80073b4 <HAL_GPIO_Init+0x2c8>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d046      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
 8007158:	4a96      	ldr	r2, [pc, #600]	; (80073b4 <HAL_GPIO_Init+0x2c8>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d85d      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 800715e:	2b12      	cmp	r3, #18
 8007160:	d82a      	bhi.n	80071b8 <HAL_GPIO_Init+0xcc>
 8007162:	2b12      	cmp	r3, #18
 8007164:	d859      	bhi.n	800721a <HAL_GPIO_Init+0x12e>
 8007166:	a201      	add	r2, pc, #4	; (adr r2, 800716c <HAL_GPIO_Init+0x80>)
 8007168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716c:	080071e7 	.word	0x080071e7
 8007170:	080071c1 	.word	0x080071c1
 8007174:	080071d3 	.word	0x080071d3
 8007178:	08007215 	.word	0x08007215
 800717c:	0800721b 	.word	0x0800721b
 8007180:	0800721b 	.word	0x0800721b
 8007184:	0800721b 	.word	0x0800721b
 8007188:	0800721b 	.word	0x0800721b
 800718c:	0800721b 	.word	0x0800721b
 8007190:	0800721b 	.word	0x0800721b
 8007194:	0800721b 	.word	0x0800721b
 8007198:	0800721b 	.word	0x0800721b
 800719c:	0800721b 	.word	0x0800721b
 80071a0:	0800721b 	.word	0x0800721b
 80071a4:	0800721b 	.word	0x0800721b
 80071a8:	0800721b 	.word	0x0800721b
 80071ac:	0800721b 	.word	0x0800721b
 80071b0:	080071c9 	.word	0x080071c9
 80071b4:	080071dd 	.word	0x080071dd
 80071b8:	4a7f      	ldr	r2, [pc, #508]	; (80073b8 <HAL_GPIO_Init+0x2cc>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d013      	beq.n	80071e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80071be:	e02c      	b.n	800721a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	623b      	str	r3, [r7, #32]
          break;
 80071c6:	e029      	b.n	800721c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	3304      	adds	r3, #4
 80071ce:	623b      	str	r3, [r7, #32]
          break;
 80071d0:	e024      	b.n	800721c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	3308      	adds	r3, #8
 80071d8:	623b      	str	r3, [r7, #32]
          break;
 80071da:	e01f      	b.n	800721c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	330c      	adds	r3, #12
 80071e2:	623b      	str	r3, [r7, #32]
          break;
 80071e4:	e01a      	b.n	800721c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d102      	bne.n	80071f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80071ee:	2304      	movs	r3, #4
 80071f0:	623b      	str	r3, [r7, #32]
          break;
 80071f2:	e013      	b.n	800721c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d105      	bne.n	8007208 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80071fc:	2308      	movs	r3, #8
 80071fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	69fa      	ldr	r2, [r7, #28]
 8007204:	611a      	str	r2, [r3, #16]
          break;
 8007206:	e009      	b.n	800721c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007208:	2308      	movs	r3, #8
 800720a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	615a      	str	r2, [r3, #20]
          break;
 8007212:	e003      	b.n	800721c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007214:	2300      	movs	r3, #0
 8007216:	623b      	str	r3, [r7, #32]
          break;
 8007218:	e000      	b.n	800721c <HAL_GPIO_Init+0x130>
          break;
 800721a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	2bff      	cmp	r3, #255	; 0xff
 8007220:	d801      	bhi.n	8007226 <HAL_GPIO_Init+0x13a>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	e001      	b.n	800722a <HAL_GPIO_Init+0x13e>
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	3304      	adds	r3, #4
 800722a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	2bff      	cmp	r3, #255	; 0xff
 8007230:	d802      	bhi.n	8007238 <HAL_GPIO_Init+0x14c>
 8007232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	e002      	b.n	800723e <HAL_GPIO_Init+0x152>
 8007238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723a:	3b08      	subs	r3, #8
 800723c:	009b      	lsls	r3, r3, #2
 800723e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	210f      	movs	r1, #15
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	fa01 f303 	lsl.w	r3, r1, r3
 800724c:	43db      	mvns	r3, r3
 800724e:	401a      	ands	r2, r3
 8007250:	6a39      	ldr	r1, [r7, #32]
 8007252:	693b      	ldr	r3, [r7, #16]
 8007254:	fa01 f303 	lsl.w	r3, r1, r3
 8007258:	431a      	orrs	r2, r3
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007266:	2b00      	cmp	r3, #0
 8007268:	f000 80c1 	beq.w	80073ee <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800726c:	4b53      	ldr	r3, [pc, #332]	; (80073bc <HAL_GPIO_Init+0x2d0>)
 800726e:	699b      	ldr	r3, [r3, #24]
 8007270:	4a52      	ldr	r2, [pc, #328]	; (80073bc <HAL_GPIO_Init+0x2d0>)
 8007272:	f043 0301 	orr.w	r3, r3, #1
 8007276:	6193      	str	r3, [r2, #24]
 8007278:	4b50      	ldr	r3, [pc, #320]	; (80073bc <HAL_GPIO_Init+0x2d0>)
 800727a:	699b      	ldr	r3, [r3, #24]
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	60bb      	str	r3, [r7, #8]
 8007282:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007284:	4a4e      	ldr	r2, [pc, #312]	; (80073c0 <HAL_GPIO_Init+0x2d4>)
 8007286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007288:	089b      	lsrs	r3, r3, #2
 800728a:	3302      	adds	r3, #2
 800728c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007290:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007294:	f003 0303 	and.w	r3, r3, #3
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	220f      	movs	r2, #15
 800729c:	fa02 f303 	lsl.w	r3, r2, r3
 80072a0:	43db      	mvns	r3, r3
 80072a2:	68fa      	ldr	r2, [r7, #12]
 80072a4:	4013      	ands	r3, r2
 80072a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a46      	ldr	r2, [pc, #280]	; (80073c4 <HAL_GPIO_Init+0x2d8>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d01f      	beq.n	80072f0 <HAL_GPIO_Init+0x204>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a45      	ldr	r2, [pc, #276]	; (80073c8 <HAL_GPIO_Init+0x2dc>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d019      	beq.n	80072ec <HAL_GPIO_Init+0x200>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a44      	ldr	r2, [pc, #272]	; (80073cc <HAL_GPIO_Init+0x2e0>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d013      	beq.n	80072e8 <HAL_GPIO_Init+0x1fc>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a43      	ldr	r2, [pc, #268]	; (80073d0 <HAL_GPIO_Init+0x2e4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d00d      	beq.n	80072e4 <HAL_GPIO_Init+0x1f8>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a42      	ldr	r2, [pc, #264]	; (80073d4 <HAL_GPIO_Init+0x2e8>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d007      	beq.n	80072e0 <HAL_GPIO_Init+0x1f4>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a41      	ldr	r2, [pc, #260]	; (80073d8 <HAL_GPIO_Init+0x2ec>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d101      	bne.n	80072dc <HAL_GPIO_Init+0x1f0>
 80072d8:	2305      	movs	r3, #5
 80072da:	e00a      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072dc:	2306      	movs	r3, #6
 80072de:	e008      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072e0:	2304      	movs	r3, #4
 80072e2:	e006      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072e4:	2303      	movs	r3, #3
 80072e6:	e004      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072e8:	2302      	movs	r3, #2
 80072ea:	e002      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072ec:	2301      	movs	r3, #1
 80072ee:	e000      	b.n	80072f2 <HAL_GPIO_Init+0x206>
 80072f0:	2300      	movs	r3, #0
 80072f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072f4:	f002 0203 	and.w	r2, r2, #3
 80072f8:	0092      	lsls	r2, r2, #2
 80072fa:	4093      	lsls	r3, r2
 80072fc:	68fa      	ldr	r2, [r7, #12]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007302:	492f      	ldr	r1, [pc, #188]	; (80073c0 <HAL_GPIO_Init+0x2d4>)
 8007304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007306:	089b      	lsrs	r3, r3, #2
 8007308:	3302      	adds	r3, #2
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	685b      	ldr	r3, [r3, #4]
 8007314:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d006      	beq.n	800732a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800731c:	4b2f      	ldr	r3, [pc, #188]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	492e      	ldr	r1, [pc, #184]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	4313      	orrs	r3, r2
 8007326:	600b      	str	r3, [r1, #0]
 8007328:	e006      	b.n	8007338 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800732a:	4b2c      	ldr	r3, [pc, #176]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	43db      	mvns	r3, r3
 8007332:	492a      	ldr	r1, [pc, #168]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007334:	4013      	ands	r3, r2
 8007336:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d006      	beq.n	8007352 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007344:	4b25      	ldr	r3, [pc, #148]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007346:	685a      	ldr	r2, [r3, #4]
 8007348:	4924      	ldr	r1, [pc, #144]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800734a:	69bb      	ldr	r3, [r7, #24]
 800734c:	4313      	orrs	r3, r2
 800734e:	604b      	str	r3, [r1, #4]
 8007350:	e006      	b.n	8007360 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007352:	4b22      	ldr	r3, [pc, #136]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007354:	685a      	ldr	r2, [r3, #4]
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	43db      	mvns	r3, r3
 800735a:	4920      	ldr	r1, [pc, #128]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800735c:	4013      	ands	r3, r2
 800735e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d006      	beq.n	800737a <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800736c:	4b1b      	ldr	r3, [pc, #108]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800736e:	689a      	ldr	r2, [r3, #8]
 8007370:	491a      	ldr	r1, [pc, #104]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007372:	69bb      	ldr	r3, [r7, #24]
 8007374:	4313      	orrs	r3, r2
 8007376:	608b      	str	r3, [r1, #8]
 8007378:	e006      	b.n	8007388 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800737a:	4b18      	ldr	r3, [pc, #96]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800737c:	689a      	ldr	r2, [r3, #8]
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	43db      	mvns	r3, r3
 8007382:	4916      	ldr	r1, [pc, #88]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007384:	4013      	ands	r3, r2
 8007386:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007390:	2b00      	cmp	r3, #0
 8007392:	d025      	beq.n	80073e0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007394:	4b11      	ldr	r3, [pc, #68]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 8007396:	68da      	ldr	r2, [r3, #12]
 8007398:	4910      	ldr	r1, [pc, #64]	; (80073dc <HAL_GPIO_Init+0x2f0>)
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	4313      	orrs	r3, r2
 800739e:	60cb      	str	r3, [r1, #12]
 80073a0:	e025      	b.n	80073ee <HAL_GPIO_Init+0x302>
 80073a2:	bf00      	nop
 80073a4:	10320000 	.word	0x10320000
 80073a8:	10310000 	.word	0x10310000
 80073ac:	10220000 	.word	0x10220000
 80073b0:	10210000 	.word	0x10210000
 80073b4:	10120000 	.word	0x10120000
 80073b8:	10110000 	.word	0x10110000
 80073bc:	40021000 	.word	0x40021000
 80073c0:	40010000 	.word	0x40010000
 80073c4:	40010800 	.word	0x40010800
 80073c8:	40010c00 	.word	0x40010c00
 80073cc:	40011000 	.word	0x40011000
 80073d0:	40011400 	.word	0x40011400
 80073d4:	40011800 	.word	0x40011800
 80073d8:	40011c00 	.word	0x40011c00
 80073dc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80073e0:	4b0b      	ldr	r3, [pc, #44]	; (8007410 <HAL_GPIO_Init+0x324>)
 80073e2:	68da      	ldr	r2, [r3, #12]
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	43db      	mvns	r3, r3
 80073e8:	4909      	ldr	r1, [pc, #36]	; (8007410 <HAL_GPIO_Init+0x324>)
 80073ea:	4013      	ands	r3, r2
 80073ec:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80073ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f0:	3301      	adds	r3, #1
 80073f2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fa:	fa22 f303 	lsr.w	r3, r2, r3
 80073fe:	2b00      	cmp	r3, #0
 8007400:	f47f ae7e 	bne.w	8007100 <HAL_GPIO_Init+0x14>
  }
}
 8007404:	bf00      	nop
 8007406:	bf00      	nop
 8007408:	372c      	adds	r7, #44	; 0x2c
 800740a:	46bd      	mov	sp, r7
 800740c:	bc80      	pop	{r7}
 800740e:	4770      	bx	lr
 8007410:	40010400 	.word	0x40010400

08007414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007414:	b480      	push	{r7}
 8007416:	b085      	sub	sp, #20
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
 800741c:	460b      	mov	r3, r1
 800741e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	689a      	ldr	r2, [r3, #8]
 8007424:	887b      	ldrh	r3, [r7, #2]
 8007426:	4013      	ands	r3, r2
 8007428:	2b00      	cmp	r3, #0
 800742a:	d002      	beq.n	8007432 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800742c:	2301      	movs	r3, #1
 800742e:	73fb      	strb	r3, [r7, #15]
 8007430:	e001      	b.n	8007436 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007432:	2300      	movs	r3, #0
 8007434:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007436:	7bfb      	ldrb	r3, [r7, #15]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3714      	adds	r7, #20
 800743c:	46bd      	mov	sp, r7
 800743e:	bc80      	pop	{r7}
 8007440:	4770      	bx	lr

08007442 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007442:	b480      	push	{r7}
 8007444:	b083      	sub	sp, #12
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	460b      	mov	r3, r1
 800744c:	807b      	strh	r3, [r7, #2]
 800744e:	4613      	mov	r3, r2
 8007450:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007452:	787b      	ldrb	r3, [r7, #1]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d003      	beq.n	8007460 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007458:	887a      	ldrh	r2, [r7, #2]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800745e:	e003      	b.n	8007468 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007460:	887b      	ldrh	r3, [r7, #2]
 8007462:	041a      	lsls	r2, r3, #16
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	611a      	str	r2, [r3, #16]
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	bc80      	pop	{r7}
 8007470:	4770      	bx	lr
	...

08007474 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b086      	sub	sp, #24
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d101      	bne.n	8007486 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e26c      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 8087 	beq.w	80075a2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007494:	4b92      	ldr	r3, [pc, #584]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f003 030c 	and.w	r3, r3, #12
 800749c:	2b04      	cmp	r3, #4
 800749e:	d00c      	beq.n	80074ba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80074a0:	4b8f      	ldr	r3, [pc, #572]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f003 030c 	and.w	r3, r3, #12
 80074a8:	2b08      	cmp	r3, #8
 80074aa:	d112      	bne.n	80074d2 <HAL_RCC_OscConfig+0x5e>
 80074ac:	4b8c      	ldr	r3, [pc, #560]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074b8:	d10b      	bne.n	80074d2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ba:	4b89      	ldr	r3, [pc, #548]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d06c      	beq.n	80075a0 <HAL_RCC_OscConfig+0x12c>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d168      	bne.n	80075a0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e246      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074da:	d106      	bne.n	80074ea <HAL_RCC_OscConfig+0x76>
 80074dc:	4b80      	ldr	r3, [pc, #512]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a7f      	ldr	r2, [pc, #508]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074e6:	6013      	str	r3, [r2, #0]
 80074e8:	e02e      	b.n	8007548 <HAL_RCC_OscConfig+0xd4>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10c      	bne.n	800750c <HAL_RCC_OscConfig+0x98>
 80074f2:	4b7b      	ldr	r3, [pc, #492]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a7a      	ldr	r2, [pc, #488]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80074f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074fc:	6013      	str	r3, [r2, #0]
 80074fe:	4b78      	ldr	r3, [pc, #480]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a77      	ldr	r2, [pc, #476]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007504:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007508:	6013      	str	r3, [r2, #0]
 800750a:	e01d      	b.n	8007548 <HAL_RCC_OscConfig+0xd4>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007514:	d10c      	bne.n	8007530 <HAL_RCC_OscConfig+0xbc>
 8007516:	4b72      	ldr	r3, [pc, #456]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a71      	ldr	r2, [pc, #452]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 800751c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	4b6f      	ldr	r3, [pc, #444]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a6e      	ldr	r2, [pc, #440]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	e00b      	b.n	8007548 <HAL_RCC_OscConfig+0xd4>
 8007530:	4b6b      	ldr	r3, [pc, #428]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a6a      	ldr	r2, [pc, #424]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800753a:	6013      	str	r3, [r2, #0]
 800753c:	4b68      	ldr	r3, [pc, #416]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a67      	ldr	r2, [pc, #412]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007546:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d013      	beq.n	8007578 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007550:	f7fe f83e 	bl	80055d0 <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007558:	f7fe f83a 	bl	80055d0 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b64      	cmp	r3, #100	; 0x64
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e1fa      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756a:	4b5d      	ldr	r3, [pc, #372]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0f0      	beq.n	8007558 <HAL_RCC_OscConfig+0xe4>
 8007576:	e014      	b.n	80075a2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007578:	f7fe f82a 	bl	80055d0 <HAL_GetTick>
 800757c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800757e:	e008      	b.n	8007592 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007580:	f7fe f826 	bl	80055d0 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b64      	cmp	r3, #100	; 0x64
 800758c:	d901      	bls.n	8007592 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e1e6      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007592:	4b53      	ldr	r3, [pc, #332]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1f0      	bne.n	8007580 <HAL_RCC_OscConfig+0x10c>
 800759e:	e000      	b.n	80075a2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d063      	beq.n	8007676 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075ae:	4b4c      	ldr	r3, [pc, #304]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f003 030c 	and.w	r3, r3, #12
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80075ba:	4b49      	ldr	r3, [pc, #292]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075bc:	685b      	ldr	r3, [r3, #4]
 80075be:	f003 030c 	and.w	r3, r3, #12
 80075c2:	2b08      	cmp	r3, #8
 80075c4:	d11c      	bne.n	8007600 <HAL_RCC_OscConfig+0x18c>
 80075c6:	4b46      	ldr	r3, [pc, #280]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d116      	bne.n	8007600 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075d2:	4b43      	ldr	r3, [pc, #268]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d005      	beq.n	80075ea <HAL_RCC_OscConfig+0x176>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d001      	beq.n	80075ea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e1ba      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075ea:	4b3d      	ldr	r3, [pc, #244]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	00db      	lsls	r3, r3, #3
 80075f8:	4939      	ldr	r1, [pc, #228]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075fe:	e03a      	b.n	8007676 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d020      	beq.n	800764a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007608:	4b36      	ldr	r3, [pc, #216]	; (80076e4 <HAL_RCC_OscConfig+0x270>)
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800760e:	f7fd ffdf 	bl	80055d0 <HAL_GetTick>
 8007612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007614:	e008      	b.n	8007628 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007616:	f7fd ffdb 	bl	80055d0 <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	2b02      	cmp	r3, #2
 8007622:	d901      	bls.n	8007628 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007624:	2303      	movs	r3, #3
 8007626:	e19b      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007628:	4b2d      	ldr	r3, [pc, #180]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0302 	and.w	r3, r3, #2
 8007630:	2b00      	cmp	r3, #0
 8007632:	d0f0      	beq.n	8007616 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007634:	4b2a      	ldr	r3, [pc, #168]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	695b      	ldr	r3, [r3, #20]
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	4927      	ldr	r1, [pc, #156]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 8007644:	4313      	orrs	r3, r2
 8007646:	600b      	str	r3, [r1, #0]
 8007648:	e015      	b.n	8007676 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800764a:	4b26      	ldr	r3, [pc, #152]	; (80076e4 <HAL_RCC_OscConfig+0x270>)
 800764c:	2200      	movs	r2, #0
 800764e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007650:	f7fd ffbe 	bl	80055d0 <HAL_GetTick>
 8007654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007656:	e008      	b.n	800766a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007658:	f7fd ffba 	bl	80055d0 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b02      	cmp	r3, #2
 8007664:	d901      	bls.n	800766a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e17a      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800766a:	4b1d      	ldr	r3, [pc, #116]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1f0      	bne.n	8007658 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b00      	cmp	r3, #0
 8007680:	d03a      	beq.n	80076f8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d019      	beq.n	80076be <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800768a:	4b17      	ldr	r3, [pc, #92]	; (80076e8 <HAL_RCC_OscConfig+0x274>)
 800768c:	2201      	movs	r2, #1
 800768e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007690:	f7fd ff9e 	bl	80055d0 <HAL_GetTick>
 8007694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007696:	e008      	b.n	80076aa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007698:	f7fd ff9a 	bl	80055d0 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d901      	bls.n	80076aa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e15a      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076aa:	4b0d      	ldr	r3, [pc, #52]	; (80076e0 <HAL_RCC_OscConfig+0x26c>)
 80076ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d0f0      	beq.n	8007698 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80076b6:	2001      	movs	r0, #1
 80076b8:	f000 fada 	bl	8007c70 <RCC_Delay>
 80076bc:	e01c      	b.n	80076f8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076be:	4b0a      	ldr	r3, [pc, #40]	; (80076e8 <HAL_RCC_OscConfig+0x274>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076c4:	f7fd ff84 	bl	80055d0 <HAL_GetTick>
 80076c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ca:	e00f      	b.n	80076ec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076cc:	f7fd ff80 	bl	80055d0 <HAL_GetTick>
 80076d0:	4602      	mov	r2, r0
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	1ad3      	subs	r3, r2, r3
 80076d6:	2b02      	cmp	r3, #2
 80076d8:	d908      	bls.n	80076ec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80076da:	2303      	movs	r3, #3
 80076dc:	e140      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
 80076de:	bf00      	nop
 80076e0:	40021000 	.word	0x40021000
 80076e4:	42420000 	.word	0x42420000
 80076e8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ec:	4b9e      	ldr	r3, [pc, #632]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80076ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f0:	f003 0302 	and.w	r3, r3, #2
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d1e9      	bne.n	80076cc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	f003 0304 	and.w	r3, r3, #4
 8007700:	2b00      	cmp	r3, #0
 8007702:	f000 80a6 	beq.w	8007852 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007706:	2300      	movs	r3, #0
 8007708:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800770a:	4b97      	ldr	r3, [pc, #604]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800770c:	69db      	ldr	r3, [r3, #28]
 800770e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10d      	bne.n	8007732 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007716:	4b94      	ldr	r3, [pc, #592]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007718:	69db      	ldr	r3, [r3, #28]
 800771a:	4a93      	ldr	r2, [pc, #588]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800771c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007720:	61d3      	str	r3, [r2, #28]
 8007722:	4b91      	ldr	r3, [pc, #580]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800772a:	60bb      	str	r3, [r7, #8]
 800772c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800772e:	2301      	movs	r3, #1
 8007730:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007732:	4b8e      	ldr	r3, [pc, #568]	; (800796c <HAL_RCC_OscConfig+0x4f8>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800773a:	2b00      	cmp	r3, #0
 800773c:	d118      	bne.n	8007770 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800773e:	4b8b      	ldr	r3, [pc, #556]	; (800796c <HAL_RCC_OscConfig+0x4f8>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a8a      	ldr	r2, [pc, #552]	; (800796c <HAL_RCC_OscConfig+0x4f8>)
 8007744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007748:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800774a:	f7fd ff41 	bl	80055d0 <HAL_GetTick>
 800774e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007750:	e008      	b.n	8007764 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007752:	f7fd ff3d 	bl	80055d0 <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	2b64      	cmp	r3, #100	; 0x64
 800775e:	d901      	bls.n	8007764 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007760:	2303      	movs	r3, #3
 8007762:	e0fd      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007764:	4b81      	ldr	r3, [pc, #516]	; (800796c <HAL_RCC_OscConfig+0x4f8>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800776c:	2b00      	cmp	r3, #0
 800776e:	d0f0      	beq.n	8007752 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	2b01      	cmp	r3, #1
 8007776:	d106      	bne.n	8007786 <HAL_RCC_OscConfig+0x312>
 8007778:	4b7b      	ldr	r3, [pc, #492]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800777a:	6a1b      	ldr	r3, [r3, #32]
 800777c:	4a7a      	ldr	r2, [pc, #488]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800777e:	f043 0301 	orr.w	r3, r3, #1
 8007782:	6213      	str	r3, [r2, #32]
 8007784:	e02d      	b.n	80077e2 <HAL_RCC_OscConfig+0x36e>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10c      	bne.n	80077a8 <HAL_RCC_OscConfig+0x334>
 800778e:	4b76      	ldr	r3, [pc, #472]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	4a75      	ldr	r2, [pc, #468]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007794:	f023 0301 	bic.w	r3, r3, #1
 8007798:	6213      	str	r3, [r2, #32]
 800779a:	4b73      	ldr	r3, [pc, #460]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	4a72      	ldr	r2, [pc, #456]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077a0:	f023 0304 	bic.w	r3, r3, #4
 80077a4:	6213      	str	r3, [r2, #32]
 80077a6:	e01c      	b.n	80077e2 <HAL_RCC_OscConfig+0x36e>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	2b05      	cmp	r3, #5
 80077ae:	d10c      	bne.n	80077ca <HAL_RCC_OscConfig+0x356>
 80077b0:	4b6d      	ldr	r3, [pc, #436]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077b2:	6a1b      	ldr	r3, [r3, #32]
 80077b4:	4a6c      	ldr	r2, [pc, #432]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077b6:	f043 0304 	orr.w	r3, r3, #4
 80077ba:	6213      	str	r3, [r2, #32]
 80077bc:	4b6a      	ldr	r3, [pc, #424]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077be:	6a1b      	ldr	r3, [r3, #32]
 80077c0:	4a69      	ldr	r2, [pc, #420]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077c2:	f043 0301 	orr.w	r3, r3, #1
 80077c6:	6213      	str	r3, [r2, #32]
 80077c8:	e00b      	b.n	80077e2 <HAL_RCC_OscConfig+0x36e>
 80077ca:	4b67      	ldr	r3, [pc, #412]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	4a66      	ldr	r2, [pc, #408]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077d0:	f023 0301 	bic.w	r3, r3, #1
 80077d4:	6213      	str	r3, [r2, #32]
 80077d6:	4b64      	ldr	r3, [pc, #400]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077d8:	6a1b      	ldr	r3, [r3, #32]
 80077da:	4a63      	ldr	r2, [pc, #396]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80077dc:	f023 0304 	bic.w	r3, r3, #4
 80077e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	68db      	ldr	r3, [r3, #12]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d015      	beq.n	8007816 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077ea:	f7fd fef1 	bl	80055d0 <HAL_GetTick>
 80077ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077f0:	e00a      	b.n	8007808 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80077f2:	f7fd feed 	bl	80055d0 <HAL_GetTick>
 80077f6:	4602      	mov	r2, r0
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007800:	4293      	cmp	r3, r2
 8007802:	d901      	bls.n	8007808 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007804:	2303      	movs	r3, #3
 8007806:	e0ab      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007808:	4b57      	ldr	r3, [pc, #348]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	f003 0302 	and.w	r3, r3, #2
 8007810:	2b00      	cmp	r3, #0
 8007812:	d0ee      	beq.n	80077f2 <HAL_RCC_OscConfig+0x37e>
 8007814:	e014      	b.n	8007840 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007816:	f7fd fedb 	bl	80055d0 <HAL_GetTick>
 800781a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800781c:	e00a      	b.n	8007834 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800781e:	f7fd fed7 	bl	80055d0 <HAL_GetTick>
 8007822:	4602      	mov	r2, r0
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	f241 3288 	movw	r2, #5000	; 0x1388
 800782c:	4293      	cmp	r3, r2
 800782e:	d901      	bls.n	8007834 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007830:	2303      	movs	r3, #3
 8007832:	e095      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007834:	4b4c      	ldr	r3, [pc, #304]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007836:	6a1b      	ldr	r3, [r3, #32]
 8007838:	f003 0302 	and.w	r3, r3, #2
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1ee      	bne.n	800781e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007840:	7dfb      	ldrb	r3, [r7, #23]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d105      	bne.n	8007852 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007846:	4b48      	ldr	r3, [pc, #288]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007848:	69db      	ldr	r3, [r3, #28]
 800784a:	4a47      	ldr	r2, [pc, #284]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800784c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007850:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	69db      	ldr	r3, [r3, #28]
 8007856:	2b00      	cmp	r3, #0
 8007858:	f000 8081 	beq.w	800795e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800785c:	4b42      	ldr	r3, [pc, #264]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	f003 030c 	and.w	r3, r3, #12
 8007864:	2b08      	cmp	r3, #8
 8007866:	d061      	beq.n	800792c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	69db      	ldr	r3, [r3, #28]
 800786c:	2b02      	cmp	r3, #2
 800786e:	d146      	bne.n	80078fe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007870:	4b3f      	ldr	r3, [pc, #252]	; (8007970 <HAL_RCC_OscConfig+0x4fc>)
 8007872:	2200      	movs	r2, #0
 8007874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007876:	f7fd feab 	bl	80055d0 <HAL_GetTick>
 800787a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800787c:	e008      	b.n	8007890 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800787e:	f7fd fea7 	bl	80055d0 <HAL_GetTick>
 8007882:	4602      	mov	r2, r0
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	1ad3      	subs	r3, r2, r3
 8007888:	2b02      	cmp	r3, #2
 800788a:	d901      	bls.n	8007890 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	e067      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007890:	4b35      	ldr	r3, [pc, #212]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d1f0      	bne.n	800787e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078a4:	d108      	bne.n	80078b8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80078a6:	4b30      	ldr	r3, [pc, #192]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	492d      	ldr	r1, [pc, #180]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80078b4:	4313      	orrs	r3, r2
 80078b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078b8:	4b2b      	ldr	r3, [pc, #172]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6a19      	ldr	r1, [r3, #32]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c8:	430b      	orrs	r3, r1
 80078ca:	4927      	ldr	r1, [pc, #156]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80078cc:	4313      	orrs	r3, r2
 80078ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078d0:	4b27      	ldr	r3, [pc, #156]	; (8007970 <HAL_RCC_OscConfig+0x4fc>)
 80078d2:	2201      	movs	r2, #1
 80078d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078d6:	f7fd fe7b 	bl	80055d0 <HAL_GetTick>
 80078da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078dc:	e008      	b.n	80078f0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078de:	f7fd fe77 	bl	80055d0 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d901      	bls.n	80078f0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e037      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078f0:	4b1d      	ldr	r3, [pc, #116]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d0f0      	beq.n	80078de <HAL_RCC_OscConfig+0x46a>
 80078fc:	e02f      	b.n	800795e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078fe:	4b1c      	ldr	r3, [pc, #112]	; (8007970 <HAL_RCC_OscConfig+0x4fc>)
 8007900:	2200      	movs	r2, #0
 8007902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007904:	f7fd fe64 	bl	80055d0 <HAL_GetTick>
 8007908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800790c:	f7fd fe60 	bl	80055d0 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b02      	cmp	r3, #2
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e020      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800791e:	4b12      	ldr	r3, [pc, #72]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d1f0      	bne.n	800790c <HAL_RCC_OscConfig+0x498>
 800792a:	e018      	b.n	800795e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	69db      	ldr	r3, [r3, #28]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d101      	bne.n	8007938 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e013      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007938:	4b0b      	ldr	r3, [pc, #44]	; (8007968 <HAL_RCC_OscConfig+0x4f4>)
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	429a      	cmp	r2, r3
 800794a:	d106      	bne.n	800795a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007956:	429a      	cmp	r2, r3
 8007958:	d001      	beq.n	800795e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	e000      	b.n	8007960 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800795e:	2300      	movs	r3, #0
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}
 8007968:	40021000 	.word	0x40021000
 800796c:	40007000 	.word	0x40007000
 8007970:	42420060 	.word	0x42420060

08007974 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b084      	sub	sp, #16
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
 800797c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d101      	bne.n	8007988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e0d0      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007988:	4b6a      	ldr	r3, [pc, #424]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0307 	and.w	r3, r3, #7
 8007990:	683a      	ldr	r2, [r7, #0]
 8007992:	429a      	cmp	r2, r3
 8007994:	d910      	bls.n	80079b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007996:	4b67      	ldr	r3, [pc, #412]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f023 0207 	bic.w	r2, r3, #7
 800799e:	4965      	ldr	r1, [pc, #404]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079a6:	4b63      	ldr	r3, [pc, #396]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0307 	and.w	r3, r3, #7
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d001      	beq.n	80079b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e0b8      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d020      	beq.n	8007a06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0304 	and.w	r3, r3, #4
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d005      	beq.n	80079dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079d0:	4b59      	ldr	r3, [pc, #356]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	4a58      	ldr	r2, [pc, #352]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 80079d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80079da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0308 	and.w	r3, r3, #8
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d005      	beq.n	80079f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079e8:	4b53      	ldr	r3, [pc, #332]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	4a52      	ldr	r2, [pc, #328]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 80079ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80079f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80079f4:	4b50      	ldr	r3, [pc, #320]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	494d      	ldr	r1, [pc, #308]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a02:	4313      	orrs	r3, r2
 8007a04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f003 0301 	and.w	r3, r3, #1
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d040      	beq.n	8007a94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d107      	bne.n	8007a2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a1a:	4b47      	ldr	r3, [pc, #284]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d115      	bne.n	8007a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e07f      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	685b      	ldr	r3, [r3, #4]
 8007a2e:	2b02      	cmp	r3, #2
 8007a30:	d107      	bne.n	8007a42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a32:	4b41      	ldr	r3, [pc, #260]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d109      	bne.n	8007a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a3e:	2301      	movs	r3, #1
 8007a40:	e073      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a42:	4b3d      	ldr	r3, [pc, #244]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 0302 	and.w	r3, r3, #2
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d101      	bne.n	8007a52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e06b      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a52:	4b39      	ldr	r3, [pc, #228]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	f023 0203 	bic.w	r2, r3, #3
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	4936      	ldr	r1, [pc, #216]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a64:	f7fd fdb4 	bl	80055d0 <HAL_GetTick>
 8007a68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a6a:	e00a      	b.n	8007a82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a6c:	f7fd fdb0 	bl	80055d0 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d901      	bls.n	8007a82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e053      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a82:	4b2d      	ldr	r3, [pc, #180]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	f003 020c 	and.w	r2, r3, #12
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	009b      	lsls	r3, r3, #2
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d1eb      	bne.n	8007a6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a94:	4b27      	ldr	r3, [pc, #156]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	683a      	ldr	r2, [r7, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d210      	bcs.n	8007ac4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aa2:	4b24      	ldr	r3, [pc, #144]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f023 0207 	bic.w	r2, r3, #7
 8007aaa:	4922      	ldr	r1, [pc, #136]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ab2:	4b20      	ldr	r3, [pc, #128]	; (8007b34 <HAL_RCC_ClockConfig+0x1c0>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f003 0307 	and.w	r3, r3, #7
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d001      	beq.n	8007ac4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	e032      	b.n	8007b2a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 0304 	and.w	r3, r3, #4
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d008      	beq.n	8007ae2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ad0:	4b19      	ldr	r3, [pc, #100]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	68db      	ldr	r3, [r3, #12]
 8007adc:	4916      	ldr	r1, [pc, #88]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0308 	and.w	r3, r3, #8
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d009      	beq.n	8007b02 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007aee:	4b12      	ldr	r3, [pc, #72]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	00db      	lsls	r3, r3, #3
 8007afc:	490e      	ldr	r1, [pc, #56]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007afe:	4313      	orrs	r3, r2
 8007b00:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b02:	f000 f821 	bl	8007b48 <HAL_RCC_GetSysClockFreq>
 8007b06:	4602      	mov	r2, r0
 8007b08:	4b0b      	ldr	r3, [pc, #44]	; (8007b38 <HAL_RCC_ClockConfig+0x1c4>)
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	091b      	lsrs	r3, r3, #4
 8007b0e:	f003 030f 	and.w	r3, r3, #15
 8007b12:	490a      	ldr	r1, [pc, #40]	; (8007b3c <HAL_RCC_ClockConfig+0x1c8>)
 8007b14:	5ccb      	ldrb	r3, [r1, r3]
 8007b16:	fa22 f303 	lsr.w	r3, r2, r3
 8007b1a:	4a09      	ldr	r2, [pc, #36]	; (8007b40 <HAL_RCC_ClockConfig+0x1cc>)
 8007b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b1e:	4b09      	ldr	r3, [pc, #36]	; (8007b44 <HAL_RCC_ClockConfig+0x1d0>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fd fd24 	bl	8005570 <HAL_InitTick>

  return HAL_OK;
 8007b28:	2300      	movs	r3, #0
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	40022000 	.word	0x40022000
 8007b38:	40021000 	.word	0x40021000
 8007b3c:	0800b088 	.word	0x0800b088
 8007b40:	20000000 	.word	0x20000000
 8007b44:	20000004 	.word	0x20000004

08007b48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b48:	b490      	push	{r4, r7}
 8007b4a:	b08a      	sub	sp, #40	; 0x28
 8007b4c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007b4e:	4b2a      	ldr	r3, [pc, #168]	; (8007bf8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007b50:	1d3c      	adds	r4, r7, #4
 8007b52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b54:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007b58:	f240 2301 	movw	r3, #513	; 0x201
 8007b5c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	61fb      	str	r3, [r7, #28]
 8007b62:	2300      	movs	r3, #0
 8007b64:	61bb      	str	r3, [r7, #24]
 8007b66:	2300      	movs	r3, #0
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007b72:	4b22      	ldr	r3, [pc, #136]	; (8007bfc <HAL_RCC_GetSysClockFreq+0xb4>)
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	f003 030c 	and.w	r3, r3, #12
 8007b7e:	2b04      	cmp	r3, #4
 8007b80:	d002      	beq.n	8007b88 <HAL_RCC_GetSysClockFreq+0x40>
 8007b82:	2b08      	cmp	r3, #8
 8007b84:	d003      	beq.n	8007b8e <HAL_RCC_GetSysClockFreq+0x46>
 8007b86:	e02d      	b.n	8007be4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007b88:	4b1d      	ldr	r3, [pc, #116]	; (8007c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007b8a:	623b      	str	r3, [r7, #32]
      break;
 8007b8c:	e02d      	b.n	8007bea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	0c9b      	lsrs	r3, r3, #18
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007b9a:	4413      	add	r3, r2
 8007b9c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007ba0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d013      	beq.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007bac:	4b13      	ldr	r3, [pc, #76]	; (8007bfc <HAL_RCC_GetSysClockFreq+0xb4>)
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	0c5b      	lsrs	r3, r3, #17
 8007bb2:	f003 0301 	and.w	r3, r3, #1
 8007bb6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8007bba:	4413      	add	r3, r2
 8007bbc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007bc0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	4a0e      	ldr	r2, [pc, #56]	; (8007c00 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007bc6:	fb02 f203 	mul.w	r2, r2, r3
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8007bd2:	e004      	b.n	8007bde <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007bd4:	697b      	ldr	r3, [r7, #20]
 8007bd6:	4a0b      	ldr	r2, [pc, #44]	; (8007c04 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007bd8:	fb02 f303 	mul.w	r3, r2, r3
 8007bdc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be0:	623b      	str	r3, [r7, #32]
      break;
 8007be2:	e002      	b.n	8007bea <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007be4:	4b08      	ldr	r3, [pc, #32]	; (8007c08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007be6:	623b      	str	r3, [r7, #32]
      break;
 8007be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007bea:	6a3b      	ldr	r3, [r7, #32]
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3728      	adds	r7, #40	; 0x28
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bc90      	pop	{r4, r7}
 8007bf4:	4770      	bx	lr
 8007bf6:	bf00      	nop
 8007bf8:	0800b000 	.word	0x0800b000
 8007bfc:	40021000 	.word	0x40021000
 8007c00:	00f42400 	.word	0x00f42400
 8007c04:	003d0900 	.word	0x003d0900
 8007c08:	007a1200 	.word	0x007a1200

08007c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c10:	4b02      	ldr	r3, [pc, #8]	; (8007c1c <HAL_RCC_GetHCLKFreq+0x10>)
 8007c12:	681b      	ldr	r3, [r3, #0]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bc80      	pop	{r7}
 8007c1a:	4770      	bx	lr
 8007c1c:	20000000 	.word	0x20000000

08007c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c24:	f7ff fff2 	bl	8007c0c <HAL_RCC_GetHCLKFreq>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	4b05      	ldr	r3, [pc, #20]	; (8007c40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	0a1b      	lsrs	r3, r3, #8
 8007c30:	f003 0307 	and.w	r3, r3, #7
 8007c34:	4903      	ldr	r1, [pc, #12]	; (8007c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c36:	5ccb      	ldrb	r3, [r1, r3]
 8007c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	40021000 	.word	0x40021000
 8007c44:	0800b098 	.word	0x0800b098

08007c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c4c:	f7ff ffde 	bl	8007c0c <HAL_RCC_GetHCLKFreq>
 8007c50:	4602      	mov	r2, r0
 8007c52:	4b05      	ldr	r3, [pc, #20]	; (8007c68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	0adb      	lsrs	r3, r3, #11
 8007c58:	f003 0307 	and.w	r3, r3, #7
 8007c5c:	4903      	ldr	r1, [pc, #12]	; (8007c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c5e:	5ccb      	ldrb	r3, [r1, r3]
 8007c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	40021000 	.word	0x40021000
 8007c6c:	0800b098 	.word	0x0800b098

08007c70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007c78:	4b0a      	ldr	r3, [pc, #40]	; (8007ca4 <RCC_Delay+0x34>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a0a      	ldr	r2, [pc, #40]	; (8007ca8 <RCC_Delay+0x38>)
 8007c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c82:	0a5b      	lsrs	r3, r3, #9
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	fb02 f303 	mul.w	r3, r2, r3
 8007c8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007c8c:	bf00      	nop
  }
  while (Delay --);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	1e5a      	subs	r2, r3, #1
 8007c92:	60fa      	str	r2, [r7, #12]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1f9      	bne.n	8007c8c <RCC_Delay+0x1c>
}
 8007c98:	bf00      	nop
 8007c9a:	bf00      	nop
 8007c9c:	3714      	adds	r7, #20
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bc80      	pop	{r7}
 8007ca2:	4770      	bx	lr
 8007ca4:	20000000 	.word	0x20000000
 8007ca8:	10624dd3 	.word	0x10624dd3

08007cac <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b086      	sub	sp, #24
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	613b      	str	r3, [r7, #16]
 8007cb8:	2300      	movs	r3, #0
 8007cba:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0301 	and.w	r3, r3, #1
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d07d      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ccc:	4b4f      	ldr	r3, [pc, #316]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cce:	69db      	ldr	r3, [r3, #28]
 8007cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d10d      	bne.n	8007cf4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cd8:	4b4c      	ldr	r3, [pc, #304]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cda:	69db      	ldr	r3, [r3, #28]
 8007cdc:	4a4b      	ldr	r2, [pc, #300]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007cde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ce2:	61d3      	str	r3, [r2, #28]
 8007ce4:	4b49      	ldr	r3, [pc, #292]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ce6:	69db      	ldr	r3, [r3, #28]
 8007ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cec:	60bb      	str	r3, [r7, #8]
 8007cee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cf4:	4b46      	ldr	r3, [pc, #280]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d118      	bne.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d00:	4b43      	ldr	r3, [pc, #268]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a42      	ldr	r2, [pc, #264]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d0c:	f7fd fc60 	bl	80055d0 <HAL_GetTick>
 8007d10:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d12:	e008      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d14:	f7fd fc5c 	bl	80055d0 <HAL_GetTick>
 8007d18:	4602      	mov	r2, r0
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	1ad3      	subs	r3, r2, r3
 8007d1e:	2b64      	cmp	r3, #100	; 0x64
 8007d20:	d901      	bls.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007d22:	2303      	movs	r3, #3
 8007d24:	e06d      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d26:	4b3a      	ldr	r3, [pc, #232]	; (8007e10 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d0f0      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007d32:	4b36      	ldr	r3, [pc, #216]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d3a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d02e      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	429a      	cmp	r2, r3
 8007d4e:	d027      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007d50:	4b2e      	ldr	r3, [pc, #184]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d58:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007d5a:	4b2e      	ldr	r3, [pc, #184]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007d60:	4b2c      	ldr	r3, [pc, #176]	; (8007e14 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007d66:	4a29      	ldr	r2, [pc, #164]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d014      	beq.n	8007da0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d76:	f7fd fc2b 	bl	80055d0 <HAL_GetTick>
 8007d7a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d7c:	e00a      	b.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d7e:	f7fd fc27 	bl	80055d0 <HAL_GetTick>
 8007d82:	4602      	mov	r2, r0
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	1ad3      	subs	r3, r2, r3
 8007d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d901      	bls.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007d90:	2303      	movs	r3, #3
 8007d92:	e036      	b.n	8007e02 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d94:	4b1d      	ldr	r3, [pc, #116]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007d96:	6a1b      	ldr	r3, [r3, #32]
 8007d98:	f003 0302 	and.w	r3, r3, #2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d0ee      	beq.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007da0:	4b1a      	ldr	r3, [pc, #104]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007da2:	6a1b      	ldr	r3, [r3, #32]
 8007da4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	4917      	ldr	r1, [pc, #92]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dae:	4313      	orrs	r3, r2
 8007db0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007db2:	7dfb      	ldrb	r3, [r7, #23]
 8007db4:	2b01      	cmp	r3, #1
 8007db6:	d105      	bne.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007db8:	4b14      	ldr	r3, [pc, #80]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dba:	69db      	ldr	r3, [r3, #28]
 8007dbc:	4a13      	ldr	r2, [pc, #76]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007dc2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 0302 	and.w	r3, r3, #2
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d008      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007dd0:	4b0e      	ldr	r3, [pc, #56]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	490b      	ldr	r1, [pc, #44]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dde:	4313      	orrs	r3, r2
 8007de0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 0310 	and.w	r3, r3, #16
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d008      	beq.n	8007e00 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007dee:	4b07      	ldr	r3, [pc, #28]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	4904      	ldr	r1, [pc, #16]	; (8007e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3718      	adds	r7, #24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	40021000 	.word	0x40021000
 8007e10:	40007000 	.word	0x40007000
 8007e14:	42420440 	.word	0x42420440

08007e18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d001      	beq.n	8007e30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e044      	b.n	8007eba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	68da      	ldr	r2, [r3, #12]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f042 0201 	orr.w	r2, r2, #1
 8007e46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a1d      	ldr	r2, [pc, #116]	; (8007ec4 <HAL_TIM_Base_Start_IT+0xac>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d018      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x6c>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a1c      	ldr	r2, [pc, #112]	; (8007ec8 <HAL_TIM_Base_Start_IT+0xb0>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d013      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x6c>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e64:	d00e      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x6c>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a18      	ldr	r2, [pc, #96]	; (8007ecc <HAL_TIM_Base_Start_IT+0xb4>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d009      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x6c>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a16      	ldr	r2, [pc, #88]	; (8007ed0 <HAL_TIM_Base_Start_IT+0xb8>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d004      	beq.n	8007e84 <HAL_TIM_Base_Start_IT+0x6c>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a15      	ldr	r2, [pc, #84]	; (8007ed4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d111      	bne.n	8007ea8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	f003 0307 	and.w	r3, r3, #7
 8007e8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2b06      	cmp	r3, #6
 8007e94:	d010      	beq.n	8007eb8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	681a      	ldr	r2, [r3, #0]
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	f042 0201 	orr.w	r2, r2, #1
 8007ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea6:	e007      	b.n	8007eb8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f042 0201 	orr.w	r2, r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3714      	adds	r7, #20
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bc80      	pop	{r7}
 8007ec2:	4770      	bx	lr
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40013400 	.word	0x40013400
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40000800 	.word	0x40000800
 8007ed4:	40000c00 	.word	0x40000c00

08007ed8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b083      	sub	sp, #12
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f022 0201 	bic.w	r2, r2, #1
 8007eee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	6a1a      	ldr	r2, [r3, #32]
 8007ef6:	f241 1311 	movw	r3, #4369	; 0x1111
 8007efa:	4013      	ands	r3, r2
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10f      	bne.n	8007f20 <HAL_TIM_Base_Stop_IT+0x48>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	6a1a      	ldr	r2, [r3, #32]
 8007f06:	f240 4344 	movw	r3, #1092	; 0x444
 8007f0a:	4013      	ands	r3, r2
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d107      	bne.n	8007f20 <HAL_TIM_Base_Stop_IT+0x48>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f022 0201 	bic.w	r2, r2, #1
 8007f1e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	370c      	adds	r7, #12
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	bc80      	pop	{r7}
 8007f32:	4770      	bx	lr

08007f34 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e041      	b.n	8007fca <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f4c:	b2db      	uxtb	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d106      	bne.n	8007f60 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7fd f8ea 	bl	8005134 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2202      	movs	r2, #2
 8007f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681a      	ldr	r2, [r3, #0]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	3304      	adds	r3, #4
 8007f70:	4619      	mov	r1, r3
 8007f72:	4610      	mov	r0, r2
 8007f74:	f000 fbe8 	bl	8008748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2201      	movs	r2, #1
 8007f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2201      	movs	r2, #1
 8007f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007fc8:	2300      	movs	r3, #0
}
 8007fca:	4618      	mov	r0, r3
 8007fcc:	3708      	adds	r7, #8
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bd80      	pop	{r7, pc}

08007fd2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007fd2:	b580      	push	{r7, lr}
 8007fd4:	b082      	sub	sp, #8
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e041      	b.n	8008068 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d106      	bne.n	8007ffe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f7fd f869 	bl	80050d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2202      	movs	r2, #2
 8008002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	3304      	adds	r3, #4
 800800e:	4619      	mov	r1, r3
 8008010:	4610      	mov	r0, r2
 8008012:	f000 fb99 	bl	8008748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2201      	movs	r2, #1
 800801a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2201      	movs	r2, #1
 800805a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	3708      	adds	r7, #8
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b084      	sub	sp, #16
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
 8008078:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d109      	bne.n	8008094 <HAL_TIM_PWM_Start+0x24>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008086:	b2db      	uxtb	r3, r3
 8008088:	2b01      	cmp	r3, #1
 800808a:	bf14      	ite	ne
 800808c:	2301      	movne	r3, #1
 800808e:	2300      	moveq	r3, #0
 8008090:	b2db      	uxtb	r3, r3
 8008092:	e022      	b.n	80080da <HAL_TIM_PWM_Start+0x6a>
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	2b04      	cmp	r3, #4
 8008098:	d109      	bne.n	80080ae <HAL_TIM_PWM_Start+0x3e>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	bf14      	ite	ne
 80080a6:	2301      	movne	r3, #1
 80080a8:	2300      	moveq	r3, #0
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	e015      	b.n	80080da <HAL_TIM_PWM_Start+0x6a>
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	2b08      	cmp	r3, #8
 80080b2:	d109      	bne.n	80080c8 <HAL_TIM_PWM_Start+0x58>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80080ba:	b2db      	uxtb	r3, r3
 80080bc:	2b01      	cmp	r3, #1
 80080be:	bf14      	ite	ne
 80080c0:	2301      	movne	r3, #1
 80080c2:	2300      	moveq	r3, #0
 80080c4:	b2db      	uxtb	r3, r3
 80080c6:	e008      	b.n	80080da <HAL_TIM_PWM_Start+0x6a>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080ce:	b2db      	uxtb	r3, r3
 80080d0:	2b01      	cmp	r3, #1
 80080d2:	bf14      	ite	ne
 80080d4:	2301      	movne	r3, #1
 80080d6:	2300      	moveq	r3, #0
 80080d8:	b2db      	uxtb	r3, r3
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e072      	b.n	80081c8 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d104      	bne.n	80080f2 <HAL_TIM_PWM_Start+0x82>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2202      	movs	r2, #2
 80080ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080f0:	e013      	b.n	800811a <HAL_TIM_PWM_Start+0xaa>
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	2b04      	cmp	r3, #4
 80080f6:	d104      	bne.n	8008102 <HAL_TIM_PWM_Start+0x92>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2202      	movs	r2, #2
 80080fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008100:	e00b      	b.n	800811a <HAL_TIM_PWM_Start+0xaa>
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	2b08      	cmp	r3, #8
 8008106:	d104      	bne.n	8008112 <HAL_TIM_PWM_Start+0xa2>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2202      	movs	r2, #2
 800810c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008110:	e003      	b.n	800811a <HAL_TIM_PWM_Start+0xaa>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2202      	movs	r2, #2
 8008116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2201      	movs	r2, #1
 8008120:	6839      	ldr	r1, [r7, #0]
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fd36 	bl	8008b94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a28      	ldr	r2, [pc, #160]	; (80081d0 <HAL_TIM_PWM_Start+0x160>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d004      	beq.n	800813c <HAL_TIM_PWM_Start+0xcc>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a27      	ldr	r2, [pc, #156]	; (80081d4 <HAL_TIM_PWM_Start+0x164>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d101      	bne.n	8008140 <HAL_TIM_PWM_Start+0xd0>
 800813c:	2301      	movs	r3, #1
 800813e:	e000      	b.n	8008142 <HAL_TIM_PWM_Start+0xd2>
 8008140:	2300      	movs	r3, #0
 8008142:	2b00      	cmp	r3, #0
 8008144:	d007      	beq.n	8008156 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008154:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4a1d      	ldr	r2, [pc, #116]	; (80081d0 <HAL_TIM_PWM_Start+0x160>)
 800815c:	4293      	cmp	r3, r2
 800815e:	d018      	beq.n	8008192 <HAL_TIM_PWM_Start+0x122>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a1b      	ldr	r2, [pc, #108]	; (80081d4 <HAL_TIM_PWM_Start+0x164>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d013      	beq.n	8008192 <HAL_TIM_PWM_Start+0x122>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008172:	d00e      	beq.n	8008192 <HAL_TIM_PWM_Start+0x122>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a17      	ldr	r2, [pc, #92]	; (80081d8 <HAL_TIM_PWM_Start+0x168>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d009      	beq.n	8008192 <HAL_TIM_PWM_Start+0x122>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a16      	ldr	r2, [pc, #88]	; (80081dc <HAL_TIM_PWM_Start+0x16c>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d004      	beq.n	8008192 <HAL_TIM_PWM_Start+0x122>
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a14      	ldr	r2, [pc, #80]	; (80081e0 <HAL_TIM_PWM_Start+0x170>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d111      	bne.n	80081b6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	f003 0307 	and.w	r3, r3, #7
 800819c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2b06      	cmp	r3, #6
 80081a2:	d010      	beq.n	80081c6 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f042 0201 	orr.w	r2, r2, #1
 80081b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081b4:	e007      	b.n	80081c6 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f042 0201 	orr.w	r2, r2, #1
 80081c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}
 80081d0:	40012c00 	.word	0x40012c00
 80081d4:	40013400 	.word	0x40013400
 80081d8:	40000400 	.word	0x40000400
 80081dc:	40000800 	.word	0x40000800
 80081e0:	40000c00 	.word	0x40000c00

080081e4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2200      	movs	r2, #0
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	4618      	mov	r0, r3
 80081f8:	f000 fccc 	bl	8008b94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a2e      	ldr	r2, [pc, #184]	; (80082bc <HAL_TIM_PWM_Stop+0xd8>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d004      	beq.n	8008210 <HAL_TIM_PWM_Stop+0x2c>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a2d      	ldr	r2, [pc, #180]	; (80082c0 <HAL_TIM_PWM_Stop+0xdc>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d101      	bne.n	8008214 <HAL_TIM_PWM_Stop+0x30>
 8008210:	2301      	movs	r3, #1
 8008212:	e000      	b.n	8008216 <HAL_TIM_PWM_Stop+0x32>
 8008214:	2300      	movs	r3, #0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d017      	beq.n	800824a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	6a1a      	ldr	r2, [r3, #32]
 8008220:	f241 1311 	movw	r3, #4369	; 0x1111
 8008224:	4013      	ands	r3, r2
 8008226:	2b00      	cmp	r3, #0
 8008228:	d10f      	bne.n	800824a <HAL_TIM_PWM_Stop+0x66>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	6a1a      	ldr	r2, [r3, #32]
 8008230:	f240 4344 	movw	r3, #1092	; 0x444
 8008234:	4013      	ands	r3, r2
 8008236:	2b00      	cmp	r3, #0
 8008238:	d107      	bne.n	800824a <HAL_TIM_PWM_Stop+0x66>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008248:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	6a1a      	ldr	r2, [r3, #32]
 8008250:	f241 1311 	movw	r3, #4369	; 0x1111
 8008254:	4013      	ands	r3, r2
 8008256:	2b00      	cmp	r3, #0
 8008258:	d10f      	bne.n	800827a <HAL_TIM_PWM_Stop+0x96>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	6a1a      	ldr	r2, [r3, #32]
 8008260:	f240 4344 	movw	r3, #1092	; 0x444
 8008264:	4013      	ands	r3, r2
 8008266:	2b00      	cmp	r3, #0
 8008268:	d107      	bne.n	800827a <HAL_TIM_PWM_Stop+0x96>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f022 0201 	bic.w	r2, r2, #1
 8008278:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d104      	bne.n	800828a <HAL_TIM_PWM_Stop+0xa6>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008288:	e013      	b.n	80082b2 <HAL_TIM_PWM_Stop+0xce>
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	2b04      	cmp	r3, #4
 800828e:	d104      	bne.n	800829a <HAL_TIM_PWM_Stop+0xb6>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008298:	e00b      	b.n	80082b2 <HAL_TIM_PWM_Stop+0xce>
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b08      	cmp	r3, #8
 800829e:	d104      	bne.n	80082aa <HAL_TIM_PWM_Stop+0xc6>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80082a8:	e003      	b.n	80082b2 <HAL_TIM_PWM_Stop+0xce>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2201      	movs	r2, #1
 80082ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}
 80082bc:	40012c00 	.word	0x40012c00
 80082c0:	40013400 	.word	0x40013400

080082c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b082      	sub	sp, #8
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	f003 0302 	and.w	r3, r3, #2
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d122      	bne.n	8008320 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	f003 0302 	and.w	r3, r3, #2
 80082e4:	2b02      	cmp	r3, #2
 80082e6:	d11b      	bne.n	8008320 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	f06f 0202 	mvn.w	r2, #2
 80082f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	f003 0303 	and.w	r3, r3, #3
 8008302:	2b00      	cmp	r3, #0
 8008304:	d003      	beq.n	800830e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f000 fa03 	bl	8008712 <HAL_TIM_IC_CaptureCallback>
 800830c:	e005      	b.n	800831a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f9f6 	bl	8008700 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 fa05 	bl	8008724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2200      	movs	r2, #0
 800831e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	f003 0304 	and.w	r3, r3, #4
 800832a:	2b04      	cmp	r3, #4
 800832c:	d122      	bne.n	8008374 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f003 0304 	and.w	r3, r3, #4
 8008338:	2b04      	cmp	r3, #4
 800833a:	d11b      	bne.n	8008374 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0204 	mvn.w	r2, #4
 8008344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2202      	movs	r2, #2
 800834a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	699b      	ldr	r3, [r3, #24]
 8008352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f9d9 	bl	8008712 <HAL_TIM_IC_CaptureCallback>
 8008360:	e005      	b.n	800836e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f9cc 	bl	8008700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f9db 	bl	8008724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	691b      	ldr	r3, [r3, #16]
 800837a:	f003 0308 	and.w	r3, r3, #8
 800837e:	2b08      	cmp	r3, #8
 8008380:	d122      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	f003 0308 	and.w	r3, r3, #8
 800838c:	2b08      	cmp	r3, #8
 800838e:	d11b      	bne.n	80083c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0208 	mvn.w	r2, #8
 8008398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2204      	movs	r2, #4
 800839e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f9af 	bl	8008712 <HAL_TIM_IC_CaptureCallback>
 80083b4:	e005      	b.n	80083c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f9a2 	bl	8008700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f9b1 	bl	8008724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	691b      	ldr	r3, [r3, #16]
 80083ce:	f003 0310 	and.w	r3, r3, #16
 80083d2:	2b10      	cmp	r3, #16
 80083d4:	d122      	bne.n	800841c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	f003 0310 	and.w	r3, r3, #16
 80083e0:	2b10      	cmp	r3, #16
 80083e2:	d11b      	bne.n	800841c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f06f 0210 	mvn.w	r2, #16
 80083ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2208      	movs	r2, #8
 80083f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	69db      	ldr	r3, [r3, #28]
 80083fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d003      	beq.n	800840a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f985 	bl	8008712 <HAL_TIM_IC_CaptureCallback>
 8008408:	e005      	b.n	8008416 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f978 	bl	8008700 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f000 f987 	bl	8008724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b01      	cmp	r3, #1
 8008428:	d10e      	bne.n	8008448 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68db      	ldr	r3, [r3, #12]
 8008430:	f003 0301 	and.w	r3, r3, #1
 8008434:	2b01      	cmp	r3, #1
 8008436:	d107      	bne.n	8008448 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f06f 0201 	mvn.w	r2, #1
 8008440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fb fbbe 	bl	8003bc4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	691b      	ldr	r3, [r3, #16]
 800844e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008452:	2b80      	cmp	r3, #128	; 0x80
 8008454:	d10e      	bne.n	8008474 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008460:	2b80      	cmp	r3, #128	; 0x80
 8008462:	d107      	bne.n	8008474 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800846c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f000 fd84 	bl	8008f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800847e:	2b40      	cmp	r3, #64	; 0x40
 8008480:	d10e      	bne.n	80084a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800848c:	2b40      	cmp	r3, #64	; 0x40
 800848e:	d107      	bne.n	80084a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f94b 	bl	8008736 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	f003 0320 	and.w	r3, r3, #32
 80084aa:	2b20      	cmp	r3, #32
 80084ac:	d10e      	bne.n	80084cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68db      	ldr	r3, [r3, #12]
 80084b4:	f003 0320 	and.w	r3, r3, #32
 80084b8:	2b20      	cmp	r3, #32
 80084ba:	d107      	bne.n	80084cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f06f 0220 	mvn.w	r2, #32
 80084c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fd4f 	bl	8008f6a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084cc:	bf00      	nop
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084e6:	2b01      	cmp	r3, #1
 80084e8:	d101      	bne.n	80084ee <HAL_TIM_OC_ConfigChannel+0x1a>
 80084ea:	2302      	movs	r3, #2
 80084ec:	e046      	b.n	800857c <HAL_TIM_OC_ConfigChannel+0xa8>
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2b0c      	cmp	r3, #12
 80084fa:	d839      	bhi.n	8008570 <HAL_TIM_OC_ConfigChannel+0x9c>
 80084fc:	a201      	add	r2, pc, #4	; (adr r2, 8008504 <HAL_TIM_OC_ConfigChannel+0x30>)
 80084fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008502:	bf00      	nop
 8008504:	08008539 	.word	0x08008539
 8008508:	08008571 	.word	0x08008571
 800850c:	08008571 	.word	0x08008571
 8008510:	08008571 	.word	0x08008571
 8008514:	08008547 	.word	0x08008547
 8008518:	08008571 	.word	0x08008571
 800851c:	08008571 	.word	0x08008571
 8008520:	08008571 	.word	0x08008571
 8008524:	08008555 	.word	0x08008555
 8008528:	08008571 	.word	0x08008571
 800852c:	08008571 	.word	0x08008571
 8008530:	08008571 	.word	0x08008571
 8008534:	08008563 	.word	0x08008563
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	68b9      	ldr	r1, [r7, #8]
 800853e:	4618      	mov	r0, r3
 8008540:	f000 f97c 	bl	800883c <TIM_OC1_SetConfig>
      break;
 8008544:	e015      	b.n	8008572 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	68b9      	ldr	r1, [r7, #8]
 800854c:	4618      	mov	r0, r3
 800854e:	f000 f9e5 	bl	800891c <TIM_OC2_SetConfig>
      break;
 8008552:	e00e      	b.n	8008572 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	68b9      	ldr	r1, [r7, #8]
 800855a:	4618      	mov	r0, r3
 800855c:	f000 fa52 	bl	8008a04 <TIM_OC3_SetConfig>
      break;
 8008560:	e007      	b.n	8008572 <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	68b9      	ldr	r1, [r7, #8]
 8008568:	4618      	mov	r0, r3
 800856a:	f000 fabf 	bl	8008aec <TIM_OC4_SetConfig>
      break;
 800856e:	e000      	b.n	8008572 <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8008570:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008596:	2b01      	cmp	r3, #1
 8008598:	d101      	bne.n	800859e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800859a:	2302      	movs	r3, #2
 800859c:	e0ac      	b.n	80086f8 <HAL_TIM_PWM_ConfigChannel+0x174>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2201      	movs	r2, #1
 80085a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2b0c      	cmp	r3, #12
 80085aa:	f200 809f 	bhi.w	80086ec <HAL_TIM_PWM_ConfigChannel+0x168>
 80085ae:	a201      	add	r2, pc, #4	; (adr r2, 80085b4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80085b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085b4:	080085e9 	.word	0x080085e9
 80085b8:	080086ed 	.word	0x080086ed
 80085bc:	080086ed 	.word	0x080086ed
 80085c0:	080086ed 	.word	0x080086ed
 80085c4:	08008629 	.word	0x08008629
 80085c8:	080086ed 	.word	0x080086ed
 80085cc:	080086ed 	.word	0x080086ed
 80085d0:	080086ed 	.word	0x080086ed
 80085d4:	0800866b 	.word	0x0800866b
 80085d8:	080086ed 	.word	0x080086ed
 80085dc:	080086ed 	.word	0x080086ed
 80085e0:	080086ed 	.word	0x080086ed
 80085e4:	080086ab 	.word	0x080086ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	68b9      	ldr	r1, [r7, #8]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 f924 	bl	800883c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	699a      	ldr	r2, [r3, #24]
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 0208 	orr.w	r2, r2, #8
 8008602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	699a      	ldr	r2, [r3, #24]
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f022 0204 	bic.w	r2, r2, #4
 8008612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	6999      	ldr	r1, [r3, #24]
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	691a      	ldr	r2, [r3, #16]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	619a      	str	r2, [r3, #24]
      break;
 8008626:	e062      	b.n	80086ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68b9      	ldr	r1, [r7, #8]
 800862e:	4618      	mov	r0, r3
 8008630:	f000 f974 	bl	800891c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	699a      	ldr	r2, [r3, #24]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	699a      	ldr	r2, [r3, #24]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	6999      	ldr	r1, [r3, #24]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	021a      	lsls	r2, r3, #8
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	430a      	orrs	r2, r1
 8008666:	619a      	str	r2, [r3, #24]
      break;
 8008668:	e041      	b.n	80086ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68b9      	ldr	r1, [r7, #8]
 8008670:	4618      	mov	r0, r3
 8008672:	f000 f9c7 	bl	8008a04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	69da      	ldr	r2, [r3, #28]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f042 0208 	orr.w	r2, r2, #8
 8008684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	69da      	ldr	r2, [r3, #28]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f022 0204 	bic.w	r2, r2, #4
 8008694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	69d9      	ldr	r1, [r3, #28]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	691a      	ldr	r2, [r3, #16]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	430a      	orrs	r2, r1
 80086a6:	61da      	str	r2, [r3, #28]
      break;
 80086a8:	e021      	b.n	80086ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	68b9      	ldr	r1, [r7, #8]
 80086b0:	4618      	mov	r0, r3
 80086b2:	f000 fa1b 	bl	8008aec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	69da      	ldr	r2, [r3, #28]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80086c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	69da      	ldr	r2, [r3, #28]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	69d9      	ldr	r1, [r3, #28]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	691b      	ldr	r3, [r3, #16]
 80086e0:	021a      	lsls	r2, r3, #8
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	430a      	orrs	r2, r1
 80086e8:	61da      	str	r2, [r3, #28]
      break;
 80086ea:	e000      	b.n	80086ee <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80086ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086f6:	2300      	movs	r3, #0
}
 80086f8:	4618      	mov	r0, r3
 80086fa:	3710      	adds	r7, #16
 80086fc:	46bd      	mov	sp, r7
 80086fe:	bd80      	pop	{r7, pc}

08008700 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	bc80      	pop	{r7}
 8008710:	4770      	bx	lr

08008712 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008712:	b480      	push	{r7}
 8008714:	b083      	sub	sp, #12
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800871a:	bf00      	nop
 800871c:	370c      	adds	r7, #12
 800871e:	46bd      	mov	sp, r7
 8008720:	bc80      	pop	{r7}
 8008722:	4770      	bx	lr

08008724 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008724:	b480      	push	{r7}
 8008726:	b083      	sub	sp, #12
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	bc80      	pop	{r7}
 8008734:	4770      	bx	lr

08008736 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008736:	b480      	push	{r7}
 8008738:	b083      	sub	sp, #12
 800873a:	af00      	add	r7, sp, #0
 800873c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008748:	b480      	push	{r7}
 800874a:	b085      	sub	sp, #20
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a33      	ldr	r2, [pc, #204]	; (8008828 <TIM_Base_SetConfig+0xe0>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d013      	beq.n	8008788 <TIM_Base_SetConfig+0x40>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a32      	ldr	r2, [pc, #200]	; (800882c <TIM_Base_SetConfig+0xe4>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00f      	beq.n	8008788 <TIM_Base_SetConfig+0x40>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800876e:	d00b      	beq.n	8008788 <TIM_Base_SetConfig+0x40>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a2f      	ldr	r2, [pc, #188]	; (8008830 <TIM_Base_SetConfig+0xe8>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d007      	beq.n	8008788 <TIM_Base_SetConfig+0x40>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a2e      	ldr	r2, [pc, #184]	; (8008834 <TIM_Base_SetConfig+0xec>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d003      	beq.n	8008788 <TIM_Base_SetConfig+0x40>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a2d      	ldr	r2, [pc, #180]	; (8008838 <TIM_Base_SetConfig+0xf0>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d108      	bne.n	800879a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800878e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	68fa      	ldr	r2, [r7, #12]
 8008796:	4313      	orrs	r3, r2
 8008798:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a22      	ldr	r2, [pc, #136]	; (8008828 <TIM_Base_SetConfig+0xe0>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d013      	beq.n	80087ca <TIM_Base_SetConfig+0x82>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a21      	ldr	r2, [pc, #132]	; (800882c <TIM_Base_SetConfig+0xe4>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d00f      	beq.n	80087ca <TIM_Base_SetConfig+0x82>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087b0:	d00b      	beq.n	80087ca <TIM_Base_SetConfig+0x82>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4a1e      	ldr	r2, [pc, #120]	; (8008830 <TIM_Base_SetConfig+0xe8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d007      	beq.n	80087ca <TIM_Base_SetConfig+0x82>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a1d      	ldr	r2, [pc, #116]	; (8008834 <TIM_Base_SetConfig+0xec>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d003      	beq.n	80087ca <TIM_Base_SetConfig+0x82>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a1c      	ldr	r2, [pc, #112]	; (8008838 <TIM_Base_SetConfig+0xf0>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d108      	bne.n	80087dc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	4313      	orrs	r3, r2
 80087da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	4a09      	ldr	r2, [pc, #36]	; (8008828 <TIM_Base_SetConfig+0xe0>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d003      	beq.n	8008810 <TIM_Base_SetConfig+0xc8>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a08      	ldr	r2, [pc, #32]	; (800882c <TIM_Base_SetConfig+0xe4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d103      	bne.n	8008818 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	691a      	ldr	r2, [r3, #16]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2201      	movs	r2, #1
 800881c:	615a      	str	r2, [r3, #20]
}
 800881e:	bf00      	nop
 8008820:	3714      	adds	r7, #20
 8008822:	46bd      	mov	sp, r7
 8008824:	bc80      	pop	{r7}
 8008826:	4770      	bx	lr
 8008828:	40012c00 	.word	0x40012c00
 800882c:	40013400 	.word	0x40013400
 8008830:	40000400 	.word	0x40000400
 8008834:	40000800 	.word	0x40000800
 8008838:	40000c00 	.word	0x40000c00

0800883c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800883c:	b480      	push	{r7}
 800883e:	b087      	sub	sp, #28
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	f023 0201 	bic.w	r2, r3, #1
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	699b      	ldr	r3, [r3, #24]
 8008862:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800886a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f023 0303 	bic.w	r3, r3, #3
 8008872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68fa      	ldr	r2, [r7, #12]
 800887a:	4313      	orrs	r3, r2
 800887c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f023 0302 	bic.w	r3, r3, #2
 8008884:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	697a      	ldr	r2, [r7, #20]
 800888c:	4313      	orrs	r3, r2
 800888e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a20      	ldr	r2, [pc, #128]	; (8008914 <TIM_OC1_SetConfig+0xd8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d003      	beq.n	80088a0 <TIM_OC1_SetConfig+0x64>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a1f      	ldr	r2, [pc, #124]	; (8008918 <TIM_OC1_SetConfig+0xdc>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d10c      	bne.n	80088ba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088a0:	697b      	ldr	r3, [r7, #20]
 80088a2:	f023 0308 	bic.w	r3, r3, #8
 80088a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	697a      	ldr	r2, [r7, #20]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f023 0304 	bic.w	r3, r3, #4
 80088b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a15      	ldr	r2, [pc, #84]	; (8008914 <TIM_OC1_SetConfig+0xd8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d003      	beq.n	80088ca <TIM_OC1_SetConfig+0x8e>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	4a14      	ldr	r2, [pc, #80]	; (8008918 <TIM_OC1_SetConfig+0xdc>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d111      	bne.n	80088ee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80088d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	4313      	orrs	r3, r2
 80088e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	699b      	ldr	r3, [r3, #24]
 80088e8:	693a      	ldr	r2, [r7, #16]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	685a      	ldr	r2, [r3, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	697a      	ldr	r2, [r7, #20]
 8008906:	621a      	str	r2, [r3, #32]
}
 8008908:	bf00      	nop
 800890a:	371c      	adds	r7, #28
 800890c:	46bd      	mov	sp, r7
 800890e:	bc80      	pop	{r7}
 8008910:	4770      	bx	lr
 8008912:	bf00      	nop
 8008914:	40012c00 	.word	0x40012c00
 8008918:	40013400 	.word	0x40013400

0800891c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6a1b      	ldr	r3, [r3, #32]
 800892a:	f023 0210 	bic.w	r2, r3, #16
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6a1b      	ldr	r3, [r3, #32]
 8008936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800894a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	021b      	lsls	r3, r3, #8
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	f023 0320 	bic.w	r3, r3, #32
 8008966:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008968:	683b      	ldr	r3, [r7, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	697a      	ldr	r2, [r7, #20]
 8008970:	4313      	orrs	r3, r2
 8008972:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a21      	ldr	r2, [pc, #132]	; (80089fc <TIM_OC2_SetConfig+0xe0>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d003      	beq.n	8008984 <TIM_OC2_SetConfig+0x68>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a20      	ldr	r2, [pc, #128]	; (8008a00 <TIM_OC2_SetConfig+0xe4>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d10d      	bne.n	80089a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800898a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	68db      	ldr	r3, [r3, #12]
 8008990:	011b      	lsls	r3, r3, #4
 8008992:	697a      	ldr	r2, [r7, #20]
 8008994:	4313      	orrs	r3, r2
 8008996:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800899e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a16      	ldr	r2, [pc, #88]	; (80089fc <TIM_OC2_SetConfig+0xe0>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d003      	beq.n	80089b0 <TIM_OC2_SetConfig+0x94>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4a15      	ldr	r2, [pc, #84]	; (8008a00 <TIM_OC2_SetConfig+0xe4>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d113      	bne.n	80089d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	695b      	ldr	r3, [r3, #20]
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	693a      	ldr	r2, [r7, #16]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	699b      	ldr	r3, [r3, #24]
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	621a      	str	r2, [r3, #32]
}
 80089f2:	bf00      	nop
 80089f4:	371c      	adds	r7, #28
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr
 80089fc:	40012c00 	.word	0x40012c00
 8008a00:	40013400 	.word	0x40013400

08008a04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b087      	sub	sp, #28
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
 8008a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6a1b      	ldr	r3, [r3, #32]
 8008a12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6a1b      	ldr	r3, [r3, #32]
 8008a1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	69db      	ldr	r3, [r3, #28]
 8008a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f023 0303 	bic.w	r3, r3, #3
 8008a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	021b      	lsls	r3, r3, #8
 8008a54:	697a      	ldr	r2, [r7, #20]
 8008a56:	4313      	orrs	r3, r2
 8008a58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4a21      	ldr	r2, [pc, #132]	; (8008ae4 <TIM_OC3_SetConfig+0xe0>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d003      	beq.n	8008a6a <TIM_OC3_SetConfig+0x66>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	4a20      	ldr	r2, [pc, #128]	; (8008ae8 <TIM_OC3_SetConfig+0xe4>)
 8008a66:	4293      	cmp	r3, r2
 8008a68:	d10d      	bne.n	8008a86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
 8008a76:	021b      	lsls	r3, r3, #8
 8008a78:	697a      	ldr	r2, [r7, #20]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a16      	ldr	r2, [pc, #88]	; (8008ae4 <TIM_OC3_SetConfig+0xe0>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d003      	beq.n	8008a96 <TIM_OC3_SetConfig+0x92>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a15      	ldr	r2, [pc, #84]	; (8008ae8 <TIM_OC3_SetConfig+0xe4>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d113      	bne.n	8008abe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	695b      	ldr	r3, [r3, #20]
 8008aaa:	011b      	lsls	r3, r3, #4
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	699b      	ldr	r3, [r3, #24]
 8008ab6:	011b      	lsls	r3, r3, #4
 8008ab8:	693a      	ldr	r2, [r7, #16]
 8008aba:	4313      	orrs	r3, r2
 8008abc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	693a      	ldr	r2, [r7, #16]
 8008ac2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68fa      	ldr	r2, [r7, #12]
 8008ac8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	685a      	ldr	r2, [r3, #4]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	697a      	ldr	r2, [r7, #20]
 8008ad6:	621a      	str	r2, [r3, #32]
}
 8008ad8:	bf00      	nop
 8008ada:	371c      	adds	r7, #28
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bc80      	pop	{r7}
 8008ae0:	4770      	bx	lr
 8008ae2:	bf00      	nop
 8008ae4:	40012c00 	.word	0x40012c00
 8008ae8:	40013400 	.word	0x40013400

08008aec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b087      	sub	sp, #28
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
 8008af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6a1b      	ldr	r3, [r3, #32]
 8008afa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a1b      	ldr	r3, [r3, #32]
 8008b06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	021b      	lsls	r3, r3, #8
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b36:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	031b      	lsls	r3, r3, #12
 8008b3e:	693a      	ldr	r2, [r7, #16]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a11      	ldr	r2, [pc, #68]	; (8008b8c <TIM_OC4_SetConfig+0xa0>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d003      	beq.n	8008b54 <TIM_OC4_SetConfig+0x68>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	4a10      	ldr	r2, [pc, #64]	; (8008b90 <TIM_OC4_SetConfig+0xa4>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d109      	bne.n	8008b68 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b5a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	695b      	ldr	r3, [r3, #20]
 8008b60:	019b      	lsls	r3, r3, #6
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	685a      	ldr	r2, [r3, #4]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	693a      	ldr	r2, [r7, #16]
 8008b80:	621a      	str	r2, [r3, #32]
}
 8008b82:	bf00      	nop
 8008b84:	371c      	adds	r7, #28
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bc80      	pop	{r7}
 8008b8a:	4770      	bx	lr
 8008b8c:	40012c00 	.word	0x40012c00
 8008b90:	40013400 	.word	0x40013400

08008b94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b087      	sub	sp, #28
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	f003 031f 	and.w	r3, r3, #31
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8008bac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6a1a      	ldr	r2, [r3, #32]
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	43db      	mvns	r3, r3
 8008bb6:	401a      	ands	r2, r3
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	6a1a      	ldr	r2, [r3, #32]
 8008bc0:	68bb      	ldr	r3, [r7, #8]
 8008bc2:	f003 031f 	and.w	r3, r3, #31
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bcc:	431a      	orrs	r2, r3
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	621a      	str	r2, [r3, #32]
}
 8008bd2:	bf00      	nop
 8008bd4:	371c      	adds	r7, #28
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bc80      	pop	{r7}
 8008bda:	4770      	bx	lr

08008bdc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d109      	bne.n	8008c00 <HAL_TIMEx_PWMN_Start+0x24>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	bf14      	ite	ne
 8008bf8:	2301      	movne	r3, #1
 8008bfa:	2300      	moveq	r3, #0
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	e022      	b.n	8008c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	2b04      	cmp	r3, #4
 8008c04:	d109      	bne.n	8008c1a <HAL_TIMEx_PWMN_Start+0x3e>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	bf14      	ite	ne
 8008c12:	2301      	movne	r3, #1
 8008c14:	2300      	moveq	r3, #0
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	e015      	b.n	8008c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	2b08      	cmp	r3, #8
 8008c1e:	d109      	bne.n	8008c34 <HAL_TIMEx_PWMN_Start+0x58>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	2b01      	cmp	r3, #1
 8008c2a:	bf14      	ite	ne
 8008c2c:	2301      	movne	r3, #1
 8008c2e:	2300      	moveq	r3, #0
 8008c30:	b2db      	uxtb	r3, r3
 8008c32:	e008      	b.n	8008c46 <HAL_TIMEx_PWMN_Start+0x6a>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	bf14      	ite	ne
 8008c40:	2301      	movne	r3, #1
 8008c42:	2300      	moveq	r3, #0
 8008c44:	b2db      	uxtb	r3, r3
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d001      	beq.n	8008c4e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e063      	b.n	8008d16 <HAL_TIMEx_PWMN_Start+0x13a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d104      	bne.n	8008c5e <HAL_TIMEx_PWMN_Start+0x82>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2202      	movs	r2, #2
 8008c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c5c:	e013      	b.n	8008c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	2b04      	cmp	r3, #4
 8008c62:	d104      	bne.n	8008c6e <HAL_TIMEx_PWMN_Start+0x92>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2202      	movs	r2, #2
 8008c68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c6c:	e00b      	b.n	8008c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2b08      	cmp	r3, #8
 8008c72:	d104      	bne.n	8008c7e <HAL_TIMEx_PWMN_Start+0xa2>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2202      	movs	r2, #2
 8008c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c7c:	e003      	b.n	8008c86 <HAL_TIMEx_PWMN_Start+0xaa>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2202      	movs	r2, #2
 8008c82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2204      	movs	r2, #4
 8008c8c:	6839      	ldr	r1, [r7, #0]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f000 f97d 	bl	8008f8e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ca2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a1d      	ldr	r2, [pc, #116]	; (8008d20 <HAL_TIMEx_PWMN_Start+0x144>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d018      	beq.n	8008ce0 <HAL_TIMEx_PWMN_Start+0x104>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a1c      	ldr	r2, [pc, #112]	; (8008d24 <HAL_TIMEx_PWMN_Start+0x148>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d013      	beq.n	8008ce0 <HAL_TIMEx_PWMN_Start+0x104>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cc0:	d00e      	beq.n	8008ce0 <HAL_TIMEx_PWMN_Start+0x104>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a18      	ldr	r2, [pc, #96]	; (8008d28 <HAL_TIMEx_PWMN_Start+0x14c>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d009      	beq.n	8008ce0 <HAL_TIMEx_PWMN_Start+0x104>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a16      	ldr	r2, [pc, #88]	; (8008d2c <HAL_TIMEx_PWMN_Start+0x150>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d004      	beq.n	8008ce0 <HAL_TIMEx_PWMN_Start+0x104>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a15      	ldr	r2, [pc, #84]	; (8008d30 <HAL_TIMEx_PWMN_Start+0x154>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d111      	bne.n	8008d04 <HAL_TIMEx_PWMN_Start+0x128>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	f003 0307 	and.w	r3, r3, #7
 8008cea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2b06      	cmp	r3, #6
 8008cf0:	d010      	beq.n	8008d14 <HAL_TIMEx_PWMN_Start+0x138>
    {
      __HAL_TIM_ENABLE(htim);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0201 	orr.w	r2, r2, #1
 8008d00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d02:	e007      	b.n	8008d14 <HAL_TIMEx_PWMN_Start+0x138>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681a      	ldr	r2, [r3, #0]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f042 0201 	orr.w	r2, r2, #1
 8008d12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3710      	adds	r7, #16
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}
 8008d1e:	bf00      	nop
 8008d20:	40012c00 	.word	0x40012c00
 8008d24:	40013400 	.word	0x40013400
 8008d28:	40000400 	.word	0x40000400
 8008d2c:	40000800 	.word	0x40000800
 8008d30:	40000c00 	.word	0x40000c00

08008d34 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2200      	movs	r2, #0
 8008d44:	6839      	ldr	r1, [r7, #0]
 8008d46:	4618      	mov	r0, r3
 8008d48:	f000 f921 	bl	8008f8e <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	6a1a      	ldr	r2, [r3, #32]
 8008d52:	f241 1311 	movw	r3, #4369	; 0x1111
 8008d56:	4013      	ands	r3, r2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10f      	bne.n	8008d7c <HAL_TIMEx_PWMN_Stop+0x48>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6a1a      	ldr	r2, [r3, #32]
 8008d62:	f240 4344 	movw	r3, #1092	; 0x444
 8008d66:	4013      	ands	r3, r2
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d107      	bne.n	8008d7c <HAL_TIMEx_PWMN_Stop+0x48>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008d7a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	6a1a      	ldr	r2, [r3, #32]
 8008d82:	f241 1311 	movw	r3, #4369	; 0x1111
 8008d86:	4013      	ands	r3, r2
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10f      	bne.n	8008dac <HAL_TIMEx_PWMN_Stop+0x78>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	6a1a      	ldr	r2, [r3, #32]
 8008d92:	f240 4344 	movw	r3, #1092	; 0x444
 8008d96:	4013      	ands	r3, r2
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d107      	bne.n	8008dac <HAL_TIMEx_PWMN_Stop+0x78>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0201 	bic.w	r2, r2, #1
 8008daa:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d104      	bne.n	8008dbc <HAL_TIMEx_PWMN_Stop+0x88>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2201      	movs	r2, #1
 8008db6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008dba:	e013      	b.n	8008de4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	d104      	bne.n	8008dcc <HAL_TIMEx_PWMN_Stop+0x98>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2201      	movs	r2, #1
 8008dc6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008dca:	e00b      	b.n	8008de4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2b08      	cmp	r3, #8
 8008dd0:	d104      	bne.n	8008ddc <HAL_TIMEx_PWMN_Stop+0xa8>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008dda:	e003      	b.n	8008de4 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
	...

08008df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b085      	sub	sp, #20
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d101      	bne.n	8008e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e04:	2302      	movs	r3, #2
 8008e06:	e050      	b.n	8008eaa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2202      	movs	r2, #2
 8008e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	689b      	ldr	r3, [r3, #8]
 8008e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	68fa      	ldr	r2, [r7, #12]
 8008e36:	4313      	orrs	r3, r2
 8008e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a1b      	ldr	r2, [pc, #108]	; (8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d018      	beq.n	8008e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4a19      	ldr	r2, [pc, #100]	; (8008eb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d013      	beq.n	8008e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e5e:	d00e      	beq.n	8008e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4a15      	ldr	r2, [pc, #84]	; (8008ebc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008e66:	4293      	cmp	r3, r2
 8008e68:	d009      	beq.n	8008e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a14      	ldr	r2, [pc, #80]	; (8008ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d004      	beq.n	8008e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a12      	ldr	r2, [pc, #72]	; (8008ec4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008e7a:	4293      	cmp	r3, r2
 8008e7c:	d10c      	bne.n	8008e98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	68ba      	ldr	r2, [r7, #8]
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ea8:	2300      	movs	r3, #0
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3714      	adds	r7, #20
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bc80      	pop	{r7}
 8008eb2:	4770      	bx	lr
 8008eb4:	40012c00 	.word	0x40012c00
 8008eb8:	40013400 	.word	0x40013400
 8008ebc:	40000400 	.word	0x40000400
 8008ec0:	40000800 	.word	0x40000800
 8008ec4:	40000c00 	.word	0x40000c00

08008ec8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ec8:	b480      	push	{r7}
 8008eca:	b085      	sub	sp, #20
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008edc:	2b01      	cmp	r3, #1
 8008ede:	d101      	bne.n	8008ee4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008ee0:	2302      	movs	r3, #2
 8008ee2:	e03d      	b.n	8008f60 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	68db      	ldr	r3, [r3, #12]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	4313      	orrs	r3, r2
 8008f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	4313      	orrs	r3, r2
 8008f14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4313      	orrs	r3, r2
 8008f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	691b      	ldr	r3, [r3, #16]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	69db      	ldr	r3, [r3, #28]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2200      	movs	r2, #0
 8008f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f5e:	2300      	movs	r3, #0
}
 8008f60:	4618      	mov	r0, r3
 8008f62:	3714      	adds	r7, #20
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bc80      	pop	{r7}
 8008f68:	4770      	bx	lr

08008f6a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f6a:	b480      	push	{r7}
 8008f6c:	b083      	sub	sp, #12
 8008f6e:	af00      	add	r7, sp, #0
 8008f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f72:	bf00      	nop
 8008f74:	370c      	adds	r7, #12
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bc80      	pop	{r7}
 8008f7a:	4770      	bx	lr

08008f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b083      	sub	sp, #12
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f84:	bf00      	nop
 8008f86:	370c      	adds	r7, #12
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bc80      	pop	{r7}
 8008f8c:	4770      	bx	lr

08008f8e <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008f8e:	b480      	push	{r7}
 8008f90:	b087      	sub	sp, #28
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	60f8      	str	r0, [r7, #12]
 8008f96:	60b9      	str	r1, [r7, #8]
 8008f98:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f9a:	68bb      	ldr	r3, [r7, #8]
 8008f9c:	f003 031f 	and.w	r3, r3, #31
 8008fa0:	2204      	movs	r2, #4
 8008fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fa6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a1a      	ldr	r2, [r3, #32]
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	43db      	mvns	r3, r3
 8008fb0:	401a      	ands	r2, r3
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6a1a      	ldr	r2, [r3, #32]
 8008fba:	68bb      	ldr	r3, [r7, #8]
 8008fbc:	f003 031f 	and.w	r3, r3, #31
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc6:	431a      	orrs	r2, r3
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	621a      	str	r2, [r3, #32]
}
 8008fcc:	bf00      	nop
 8008fce:	371c      	adds	r7, #28
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bc80      	pop	{r7}
 8008fd4:	4770      	bx	lr

08008fd6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008fd6:	b580      	push	{r7, lr}
 8008fd8:	b082      	sub	sp, #8
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d101      	bne.n	8008fe8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	e03f      	b.n	8009068 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d106      	bne.n	8009002 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f7fc f92d 	bl	800525c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2224      	movs	r2, #36	; 0x24
 8009006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	68da      	ldr	r2, [r3, #12]
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009018:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 fd64 	bl	8009ae8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	691a      	ldr	r2, [r3, #16]
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800902e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	695a      	ldr	r2, [r3, #20]
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800903e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	68da      	ldr	r2, [r3, #12]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800904e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2200      	movs	r2, #0
 8009054:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2220      	movs	r2, #32
 800905a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2220      	movs	r2, #32
 8009062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	3708      	adds	r7, #8
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b086      	sub	sp, #24
 8009074:	af00      	add	r7, sp, #0
 8009076:	60f8      	str	r0, [r7, #12]
 8009078:	60b9      	str	r1, [r7, #8]
 800907a:	4613      	mov	r3, r2
 800907c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009084:	b2db      	uxtb	r3, r3
 8009086:	2b20      	cmp	r3, #32
 8009088:	d153      	bne.n	8009132 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d002      	beq.n	8009096 <HAL_UART_Transmit_DMA+0x26>
 8009090:	88fb      	ldrh	r3, [r7, #6]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d101      	bne.n	800909a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e04c      	b.n	8009134 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d101      	bne.n	80090a8 <HAL_UART_Transmit_DMA+0x38>
 80090a4:	2302      	movs	r3, #2
 80090a6:	e045      	b.n	8009134 <HAL_UART_Transmit_DMA+0xc4>
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2201      	movs	r2, #1
 80090ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	88fa      	ldrh	r2, [r7, #6]
 80090ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	88fa      	ldrh	r2, [r7, #6]
 80090c0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2200      	movs	r2, #0
 80090c6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2221      	movs	r2, #33	; 0x21
 80090cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090d4:	4a19      	ldr	r2, [pc, #100]	; (800913c <HAL_UART_Transmit_DMA+0xcc>)
 80090d6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090dc:	4a18      	ldr	r2, [pc, #96]	; (8009140 <HAL_UART_Transmit_DMA+0xd0>)
 80090de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090e4:	4a17      	ldr	r2, [pc, #92]	; (8009144 <HAL_UART_Transmit_DMA+0xd4>)
 80090e6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090ec:	2200      	movs	r2, #0
 80090ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 80090f0:	f107 0308 	add.w	r3, r7, #8
 80090f4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	6819      	ldr	r1, [r3, #0]
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	3304      	adds	r3, #4
 8009104:	461a      	mov	r2, r3
 8009106:	88fb      	ldrh	r3, [r7, #6]
 8009108:	f7fd fbe4 	bl	80068d4 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009114:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2200      	movs	r2, #0
 800911a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	695a      	ldr	r2, [r3, #20]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800912c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800912e:	2300      	movs	r3, #0
 8009130:	e000      	b.n	8009134 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8009132:	2302      	movs	r3, #2
  }
}
 8009134:	4618      	mov	r0, r3
 8009136:	3718      	adds	r7, #24
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	08009585 	.word	0x08009585
 8009140:	080095d7 	.word	0x080095d7
 8009144:	080096bf 	.word	0x080096bf

08009148 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b086      	sub	sp, #24
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	4613      	mov	r3, r2
 8009154:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800915c:	b2db      	uxtb	r3, r3
 800915e:	2b20      	cmp	r3, #32
 8009160:	d13c      	bne.n	80091dc <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d002      	beq.n	800916e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009168:	88fb      	ldrh	r3, [r7, #6]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e035      	b.n	80091de <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009178:	2b01      	cmp	r3, #1
 800917a:	d101      	bne.n	8009180 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800917c:	2302      	movs	r3, #2
 800917e:	e02e      	b.n	80091de <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2201      	movs	r2, #1
 800918c:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800918e:	88fb      	ldrh	r3, [r7, #6]
 8009190:	461a      	mov	r2, r3
 8009192:	68b9      	ldr	r1, [r7, #8]
 8009194:	68f8      	ldr	r0, [r7, #12]
 8009196:	f000 fadd 	bl	8009754 <UART_Start_Receive_DMA>
 800919a:	4603      	mov	r3, r0
 800919c:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800919e:	7dfb      	ldrb	r3, [r7, #23]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d119      	bne.n	80091d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d113      	bne.n	80091d4 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80091ac:	2300      	movs	r3, #0
 80091ae:	613b      	str	r3, [r7, #16]
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	613b      	str	r3, [r7, #16]
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	613b      	str	r3, [r7, #16]
 80091c0:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	68da      	ldr	r2, [r3, #12]
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f042 0210 	orr.w	r2, r2, #16
 80091d0:	60da      	str	r2, [r3, #12]
 80091d2:	e001      	b.n	80091d8 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 80091d8:	7dfb      	ldrb	r3, [r7, #23]
 80091da:	e000      	b.n	80091de <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 80091dc:	2302      	movs	r3, #2
  }
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3718      	adds	r7, #24
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b08a      	sub	sp, #40	; 0x28
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	695b      	ldr	r3, [r3, #20]
 8009206:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8009208:	2300      	movs	r3, #0
 800920a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800920c:	2300      	movs	r3, #0
 800920e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009212:	f003 030f 	and.w	r3, r3, #15
 8009216:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8009218:	69bb      	ldr	r3, [r7, #24]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d10d      	bne.n	800923a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800921e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009220:	f003 0320 	and.w	r3, r3, #32
 8009224:	2b00      	cmp	r3, #0
 8009226:	d008      	beq.n	800923a <HAL_UART_IRQHandler+0x52>
 8009228:	6a3b      	ldr	r3, [r7, #32]
 800922a:	f003 0320 	and.w	r3, r3, #32
 800922e:	2b00      	cmp	r3, #0
 8009230:	d003      	beq.n	800923a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fbae 	bl	8009994 <UART_Receive_IT>
      return;
 8009238:	e17b      	b.n	8009532 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	2b00      	cmp	r3, #0
 800923e:	f000 80b1 	beq.w	80093a4 <HAL_UART_IRQHandler+0x1bc>
 8009242:	69fb      	ldr	r3, [r7, #28]
 8009244:	f003 0301 	and.w	r3, r3, #1
 8009248:	2b00      	cmp	r3, #0
 800924a:	d105      	bne.n	8009258 <HAL_UART_IRQHandler+0x70>
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009252:	2b00      	cmp	r3, #0
 8009254:	f000 80a6 	beq.w	80093a4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925a:	f003 0301 	and.w	r3, r3, #1
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00a      	beq.n	8009278 <HAL_UART_IRQHandler+0x90>
 8009262:	6a3b      	ldr	r3, [r7, #32]
 8009264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009268:	2b00      	cmp	r3, #0
 800926a:	d005      	beq.n	8009278 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009270:	f043 0201 	orr.w	r2, r3, #1
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800927a:	f003 0304 	and.w	r3, r3, #4
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00a      	beq.n	8009298 <HAL_UART_IRQHandler+0xb0>
 8009282:	69fb      	ldr	r3, [r7, #28]
 8009284:	f003 0301 	and.w	r3, r3, #1
 8009288:	2b00      	cmp	r3, #0
 800928a:	d005      	beq.n	8009298 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009290:	f043 0202 	orr.w	r2, r3, #2
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00a      	beq.n	80092b8 <HAL_UART_IRQHandler+0xd0>
 80092a2:	69fb      	ldr	r3, [r7, #28]
 80092a4:	f003 0301 	and.w	r3, r3, #1
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d005      	beq.n	80092b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092b0:	f043 0204 	orr.w	r2, r3, #4
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80092b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ba:	f003 0308 	and.w	r3, r3, #8
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d00f      	beq.n	80092e2 <HAL_UART_IRQHandler+0xfa>
 80092c2:	6a3b      	ldr	r3, [r7, #32]
 80092c4:	f003 0320 	and.w	r3, r3, #32
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d104      	bne.n	80092d6 <HAL_UART_IRQHandler+0xee>
 80092cc:	69fb      	ldr	r3, [r7, #28]
 80092ce:	f003 0301 	and.w	r3, r3, #1
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d005      	beq.n	80092e2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092da:	f043 0208 	orr.w	r2, r3, #8
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 811e 	beq.w	8009528 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ee:	f003 0320 	and.w	r3, r3, #32
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d007      	beq.n	8009306 <HAL_UART_IRQHandler+0x11e>
 80092f6:	6a3b      	ldr	r3, [r7, #32]
 80092f8:	f003 0320 	and.w	r3, r3, #32
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d002      	beq.n	8009306 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 fb47 	bl	8009994 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009310:	2b00      	cmp	r3, #0
 8009312:	bf14      	ite	ne
 8009314:	2301      	movne	r3, #1
 8009316:	2300      	moveq	r3, #0
 8009318:	b2db      	uxtb	r3, r3
 800931a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009320:	f003 0308 	and.w	r3, r3, #8
 8009324:	2b00      	cmp	r3, #0
 8009326:	d102      	bne.n	800932e <HAL_UART_IRQHandler+0x146>
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d031      	beq.n	8009392 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 fa89 	bl	8009846 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	d023      	beq.n	800938a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	695a      	ldr	r2, [r3, #20]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009350:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009356:	2b00      	cmp	r3, #0
 8009358:	d013      	beq.n	8009382 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800935e:	4a76      	ldr	r2, [pc, #472]	; (8009538 <HAL_UART_IRQHandler+0x350>)
 8009360:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	4618      	mov	r0, r3
 8009368:	f7fd fb4e 	bl	8006a08 <HAL_DMA_Abort_IT>
 800936c:	4603      	mov	r3, r0
 800936e:	2b00      	cmp	r3, #0
 8009370:	d016      	beq.n	80093a0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800937c:	4610      	mov	r0, r2
 800937e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009380:	e00e      	b.n	80093a0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f8f5 	bl	8009572 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009388:	e00a      	b.n	80093a0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800938a:	6878      	ldr	r0, [r7, #4]
 800938c:	f000 f8f1 	bl	8009572 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009390:	e006      	b.n	80093a0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 f8ed 	bl	8009572 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800939e:	e0c3      	b.n	8009528 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093a0:	bf00      	nop
    return;
 80093a2:	e0c1      	b.n	8009528 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	f040 80a1 	bne.w	80094f0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80093ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b0:	f003 0310 	and.w	r3, r3, #16
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	f000 809b 	beq.w	80094f0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80093ba:	6a3b      	ldr	r3, [r7, #32]
 80093bc:	f003 0310 	and.w	r3, r3, #16
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 8095 	beq.w	80094f0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093c6:	2300      	movs	r3, #0
 80093c8:	60fb      	str	r3, [r7, #12]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	60fb      	str	r3, [r7, #12]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	60fb      	str	r3, [r7, #12]
 80093da:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d04e      	beq.n	8009488 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	685b      	ldr	r3, [r3, #4]
 80093f2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80093f4:	8a3b      	ldrh	r3, [r7, #16]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 8098 	beq.w	800952c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009400:	8a3a      	ldrh	r2, [r7, #16]
 8009402:	429a      	cmp	r2, r3
 8009404:	f080 8092 	bcs.w	800952c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	8a3a      	ldrh	r2, [r7, #16]
 800940c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009412:	699b      	ldr	r3, [r3, #24]
 8009414:	2b20      	cmp	r3, #32
 8009416:	d02b      	beq.n	8009470 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	68da      	ldr	r2, [r3, #12]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009426:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	695a      	ldr	r2, [r3, #20]
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	f022 0201 	bic.w	r2, r2, #1
 8009436:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	695a      	ldr	r2, [r3, #20]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009446:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2220      	movs	r2, #32
 800944c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2200      	movs	r2, #0
 8009454:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68da      	ldr	r2, [r3, #12]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f022 0210 	bic.w	r2, r2, #16
 8009464:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800946a:	4618      	mov	r0, r3
 800946c:	f7fd fa91 	bl	8006992 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009478:	b29b      	uxth	r3, r3
 800947a:	1ad3      	subs	r3, r2, r3
 800947c:	b29b      	uxth	r3, r3
 800947e:	4619      	mov	r1, r3
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f7f8 ffbb 	bl	80023fc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009486:	e051      	b.n	800952c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009490:	b29b      	uxth	r3, r3
 8009492:	1ad3      	subs	r3, r2, r3
 8009494:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800949a:	b29b      	uxth	r3, r3
 800949c:	2b00      	cmp	r3, #0
 800949e:	d047      	beq.n	8009530 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80094a0:	8a7b      	ldrh	r3, [r7, #18]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d044      	beq.n	8009530 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68da      	ldr	r2, [r3, #12]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80094b4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	695a      	ldr	r2, [r3, #20]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f022 0201 	bic.w	r2, r2, #1
 80094c4:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2220      	movs	r2, #32
 80094ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2200      	movs	r2, #0
 80094d2:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68da      	ldr	r2, [r3, #12]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f022 0210 	bic.w	r2, r2, #16
 80094e2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80094e4:	8a7b      	ldrh	r3, [r7, #18]
 80094e6:	4619      	mov	r1, r3
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f7f8 ff87 	bl	80023fc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80094ee:	e01f      	b.n	8009530 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80094f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d008      	beq.n	800950c <HAL_UART_IRQHandler+0x324>
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009500:	2b00      	cmp	r3, #0
 8009502:	d003      	beq.n	800950c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f000 f9de 	bl	80098c6 <UART_Transmit_IT>
    return;
 800950a:	e012      	b.n	8009532 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800950c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800950e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009512:	2b00      	cmp	r3, #0
 8009514:	d00d      	beq.n	8009532 <HAL_UART_IRQHandler+0x34a>
 8009516:	6a3b      	ldr	r3, [r7, #32]
 8009518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951c:	2b00      	cmp	r3, #0
 800951e:	d008      	beq.n	8009532 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8009520:	6878      	ldr	r0, [r7, #4]
 8009522:	f000 fa1f 	bl	8009964 <UART_EndTransmit_IT>
    return;
 8009526:	e004      	b.n	8009532 <HAL_UART_IRQHandler+0x34a>
    return;
 8009528:	bf00      	nop
 800952a:	e002      	b.n	8009532 <HAL_UART_IRQHandler+0x34a>
      return;
 800952c:	bf00      	nop
 800952e:	e000      	b.n	8009532 <HAL_UART_IRQHandler+0x34a>
      return;
 8009530:	bf00      	nop
  }
}
 8009532:	3728      	adds	r7, #40	; 0x28
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	0800989f 	.word	0x0800989f

0800953c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009544:	bf00      	nop
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	bc80      	pop	{r7}
 800954c:	4770      	bx	lr

0800954e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800954e:	b480      	push	{r7}
 8009550:	b083      	sub	sp, #12
 8009552:	af00      	add	r7, sp, #0
 8009554:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009556:	bf00      	nop
 8009558:	370c      	adds	r7, #12
 800955a:	46bd      	mov	sp, r7
 800955c:	bc80      	pop	{r7}
 800955e:	4770      	bx	lr

08009560 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009560:	b480      	push	{r7}
 8009562:	b083      	sub	sp, #12
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009568:	bf00      	nop
 800956a:	370c      	adds	r7, #12
 800956c:	46bd      	mov	sp, r7
 800956e:	bc80      	pop	{r7}
 8009570:	4770      	bx	lr

08009572 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009572:	b480      	push	{r7}
 8009574:	b083      	sub	sp, #12
 8009576:	af00      	add	r7, sp, #0
 8009578:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800957a:	bf00      	nop
 800957c:	370c      	adds	r7, #12
 800957e:	46bd      	mov	sp, r7
 8009580:	bc80      	pop	{r7}
 8009582:	4770      	bx	lr

08009584 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b084      	sub	sp, #16
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009590:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 0320 	and.w	r3, r3, #32
 800959c:	2b00      	cmp	r3, #0
 800959e:	d113      	bne.n	80095c8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	2200      	movs	r2, #0
 80095a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	695a      	ldr	r2, [r3, #20]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80095b4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	68da      	ldr	r2, [r3, #12]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80095c4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095c6:	e002      	b.n	80095ce <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f7f8 ff03 	bl	80023d4 <HAL_UART_TxCpltCallback>
}
 80095ce:	bf00      	nop
 80095d0:	3710      	adds	r7, #16
 80095d2:	46bd      	mov	sp, r7
 80095d4:	bd80      	pop	{r7, pc}

080095d6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80095d6:	b580      	push	{r7, lr}
 80095d8:	b084      	sub	sp, #16
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff ffa9 	bl	800953c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80095ea:	bf00      	nop
 80095ec:	3710      	adds	r7, #16
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80095f2:	b580      	push	{r7, lr}
 80095f4:	b084      	sub	sp, #16
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fe:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 0320 	and.w	r3, r3, #32
 800960a:	2b00      	cmp	r3, #0
 800960c:	d12a      	bne.n	8009664 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68da      	ldr	r2, [r3, #12]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009622:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	695a      	ldr	r2, [r3, #20]
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f022 0201 	bic.w	r2, r2, #1
 8009632:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	695a      	ldr	r2, [r3, #20]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009642:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2220      	movs	r2, #32
 8009648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009650:	2b01      	cmp	r3, #1
 8009652:	d107      	bne.n	8009664 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68da      	ldr	r2, [r3, #12]
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f022 0210 	bic.w	r2, r2, #16
 8009662:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009668:	2b01      	cmp	r3, #1
 800966a:	d106      	bne.n	800967a <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009670:	4619      	mov	r1, r3
 8009672:	68f8      	ldr	r0, [r7, #12]
 8009674:	f7f8 fec2 	bl	80023fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009678:	e002      	b.n	8009680 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	f7ff ff67 	bl	800954e <HAL_UART_RxCpltCallback>
}
 8009680:	bf00      	nop
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009694:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800969a:	2b01      	cmp	r3, #1
 800969c:	d108      	bne.n	80096b0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80096a2:	085b      	lsrs	r3, r3, #1
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	4619      	mov	r1, r3
 80096a8:	68f8      	ldr	r0, [r7, #12]
 80096aa:	f7f8 fea7 	bl	80023fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80096ae:	e002      	b.n	80096b6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80096b0:	68f8      	ldr	r0, [r7, #12]
 80096b2:	f7ff ff55 	bl	8009560 <HAL_UART_RxHalfCpltCallback>
}
 80096b6:	bf00      	nop
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b084      	sub	sp, #16
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096da:	2b00      	cmp	r3, #0
 80096dc:	bf14      	ite	ne
 80096de:	2301      	movne	r3, #1
 80096e0:	2300      	moveq	r3, #0
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	2b21      	cmp	r3, #33	; 0x21
 80096f0:	d108      	bne.n	8009704 <UART_DMAError+0x46>
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d005      	beq.n	8009704 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	2200      	movs	r2, #0
 80096fc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80096fe:	68b8      	ldr	r0, [r7, #8]
 8009700:	f000 f88c 	bl	800981c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800970e:	2b00      	cmp	r3, #0
 8009710:	bf14      	ite	ne
 8009712:	2301      	movne	r3, #1
 8009714:	2300      	moveq	r3, #0
 8009716:	b2db      	uxtb	r3, r3
 8009718:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009720:	b2db      	uxtb	r3, r3
 8009722:	2b22      	cmp	r3, #34	; 0x22
 8009724:	d108      	bne.n	8009738 <UART_DMAError+0x7a>
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d005      	beq.n	8009738 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	2200      	movs	r2, #0
 8009730:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009732:	68b8      	ldr	r0, [r7, #8]
 8009734:	f000 f887 	bl	8009846 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009738:	68bb      	ldr	r3, [r7, #8]
 800973a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973c:	f043 0210 	orr.w	r2, r3, #16
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009744:	68b8      	ldr	r0, [r7, #8]
 8009746:	f7ff ff14 	bl	8009572 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800974a:	bf00      	nop
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
	...

08009754 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b086      	sub	sp, #24
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	60b9      	str	r1, [r7, #8]
 800975e:	4613      	mov	r3, r2
 8009760:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	88fa      	ldrh	r2, [r7, #6]
 800976c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	2200      	movs	r2, #0
 8009772:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	2222      	movs	r2, #34	; 0x22
 8009778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009780:	4a23      	ldr	r2, [pc, #140]	; (8009810 <UART_Start_Receive_DMA+0xbc>)
 8009782:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009788:	4a22      	ldr	r2, [pc, #136]	; (8009814 <UART_Start_Receive_DMA+0xc0>)
 800978a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009790:	4a21      	ldr	r2, [pc, #132]	; (8009818 <UART_Start_Receive_DMA+0xc4>)
 8009792:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009798:	2200      	movs	r2, #0
 800979a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800979c:	f107 0308 	add.w	r3, r7, #8
 80097a0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	3304      	adds	r3, #4
 80097ac:	4619      	mov	r1, r3
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	88fb      	ldrh	r3, [r7, #6]
 80097b4:	f7fd f88e 	bl	80068d4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80097b8:	2300      	movs	r3, #0
 80097ba:	613b      	str	r3, [r7, #16]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	613b      	str	r3, [r7, #16]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	613b      	str	r3, [r7, #16]
 80097cc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2200      	movs	r2, #0
 80097d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68da      	ldr	r2, [r3, #12]
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097e4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	695a      	ldr	r2, [r3, #20]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f042 0201 	orr.w	r2, r2, #1
 80097f4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	695a      	ldr	r2, [r3, #20]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009804:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3718      	adds	r7, #24
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}
 8009810:	080095f3 	.word	0x080095f3
 8009814:	08009689 	.word	0x08009689
 8009818:	080096bf 	.word	0x080096bf

0800981c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800981c:	b480      	push	{r7}
 800981e:	b083      	sub	sp, #12
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	68da      	ldr	r2, [r3, #12]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009832:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2220      	movs	r2, #32
 8009838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	bc80      	pop	{r7}
 8009844:	4770      	bx	lr

08009846 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009846:	b480      	push	{r7}
 8009848:	b083      	sub	sp, #12
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	68da      	ldr	r2, [r3, #12]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800985c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	695a      	ldr	r2, [r3, #20]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f022 0201 	bic.w	r2, r2, #1
 800986c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009872:	2b01      	cmp	r3, #1
 8009874:	d107      	bne.n	8009886 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68da      	ldr	r2, [r3, #12]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f022 0210 	bic.w	r2, r2, #16
 8009884:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2220      	movs	r2, #32
 800988a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2200      	movs	r2, #0
 8009892:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009894:	bf00      	nop
 8009896:	370c      	adds	r7, #12
 8009898:	46bd      	mov	sp, r7
 800989a:	bc80      	pop	{r7}
 800989c:	4770      	bx	lr

0800989e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800989e:	b580      	push	{r7, lr}
 80098a0:	b084      	sub	sp, #16
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2200      	movs	r2, #0
 80098b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098b8:	68f8      	ldr	r0, [r7, #12]
 80098ba:	f7ff fe5a 	bl	8009572 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098be:	bf00      	nop
 80098c0:	3710      	adds	r7, #16
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}

080098c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80098c6:	b480      	push	{r7}
 80098c8:	b085      	sub	sp, #20
 80098ca:	af00      	add	r7, sp, #0
 80098cc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	2b21      	cmp	r3, #33	; 0x21
 80098d8:	d13e      	bne.n	8009958 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098e2:	d114      	bne.n	800990e <UART_Transmit_IT+0x48>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d110      	bne.n	800990e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6a1b      	ldr	r3, [r3, #32]
 80098f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	881b      	ldrh	r3, [r3, #0]
 80098f6:	461a      	mov	r2, r3
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009900:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a1b      	ldr	r3, [r3, #32]
 8009906:	1c9a      	adds	r2, r3, #2
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	621a      	str	r2, [r3, #32]
 800990c:	e008      	b.n	8009920 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	6a1b      	ldr	r3, [r3, #32]
 8009912:	1c59      	adds	r1, r3, #1
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	6211      	str	r1, [r2, #32]
 8009918:	781a      	ldrb	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009924:	b29b      	uxth	r3, r3
 8009926:	3b01      	subs	r3, #1
 8009928:	b29b      	uxth	r3, r3
 800992a:	687a      	ldr	r2, [r7, #4]
 800992c:	4619      	mov	r1, r3
 800992e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009930:	2b00      	cmp	r3, #0
 8009932:	d10f      	bne.n	8009954 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	68da      	ldr	r2, [r3, #12]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009942:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	68da      	ldr	r2, [r3, #12]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009952:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	e000      	b.n	800995a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009958:	2302      	movs	r3, #2
  }
}
 800995a:	4618      	mov	r0, r3
 800995c:	3714      	adds	r7, #20
 800995e:	46bd      	mov	sp, r7
 8009960:	bc80      	pop	{r7}
 8009962:	4770      	bx	lr

08009964 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68da      	ldr	r2, [r3, #12]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800997a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2220      	movs	r2, #32
 8009980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f7f8 fd25 	bl	80023d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3708      	adds	r7, #8
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b086      	sub	sp, #24
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099a2:	b2db      	uxtb	r3, r3
 80099a4:	2b22      	cmp	r3, #34	; 0x22
 80099a6:	f040 8099 	bne.w	8009adc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099b2:	d117      	bne.n	80099e4 <UART_Receive_IT+0x50>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d113      	bne.n	80099e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80099bc:	2300      	movs	r3, #0
 80099be:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099c4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099d2:	b29a      	uxth	r2, r3
 80099d4:	693b      	ldr	r3, [r7, #16]
 80099d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099dc:	1c9a      	adds	r2, r3, #2
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	629a      	str	r2, [r3, #40]	; 0x28
 80099e2:	e026      	b.n	8009a32 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099e8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80099ea:	2300      	movs	r3, #0
 80099ec:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099f6:	d007      	beq.n	8009a08 <UART_Receive_IT+0x74>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	689b      	ldr	r3, [r3, #8]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d10a      	bne.n	8009a16 <UART_Receive_IT+0x82>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	691b      	ldr	r3, [r3, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d106      	bne.n	8009a16 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	b2da      	uxtb	r2, r3
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	701a      	strb	r2, [r3, #0]
 8009a14:	e008      	b.n	8009a28 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	685b      	ldr	r3, [r3, #4]
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a22:	b2da      	uxtb	r2, r3
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	687a      	ldr	r2, [r7, #4]
 8009a3e:	4619      	mov	r1, r3
 8009a40:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d148      	bne.n	8009ad8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68da      	ldr	r2, [r3, #12]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f022 0220 	bic.w	r2, r2, #32
 8009a54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68da      	ldr	r2, [r3, #12]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009a64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	695a      	ldr	r2, [r3, #20]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f022 0201 	bic.w	r2, r2, #1
 8009a74:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2220      	movs	r2, #32
 8009a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d123      	bne.n	8009ace <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2200      	movs	r2, #0
 8009a8a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68da      	ldr	r2, [r3, #12]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f022 0210 	bic.w	r2, r2, #16
 8009a9a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0310 	and.w	r3, r3, #16
 8009aa6:	2b10      	cmp	r3, #16
 8009aa8:	d10a      	bne.n	8009ac0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009aaa:	2300      	movs	r3, #0
 8009aac:	60fb      	str	r3, [r7, #12]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	60fb      	str	r3, [r7, #12]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	60fb      	str	r3, [r7, #12]
 8009abe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7f8 fc98 	bl	80023fc <HAL_UARTEx_RxEventCallback>
 8009acc:	e002      	b.n	8009ad4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f7ff fd3d 	bl	800954e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	e002      	b.n	8009ade <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	e000      	b.n	8009ade <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8009adc:	2302      	movs	r3, #2
  }
}
 8009ade:	4618      	mov	r0, r3
 8009ae0:	3718      	adds	r7, #24
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
	...

08009ae8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	68da      	ldr	r2, [r3, #12]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	430a      	orrs	r2, r1
 8009b04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	689a      	ldr	r2, [r3, #8]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	431a      	orrs	r2, r3
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	695b      	ldr	r3, [r3, #20]
 8009b14:	4313      	orrs	r3, r2
 8009b16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009b22:	f023 030c 	bic.w	r3, r3, #12
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	6812      	ldr	r2, [r2, #0]
 8009b2a:	68b9      	ldr	r1, [r7, #8]
 8009b2c:	430b      	orrs	r3, r1
 8009b2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	699a      	ldr	r2, [r3, #24]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	430a      	orrs	r2, r1
 8009b44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a2c      	ldr	r2, [pc, #176]	; (8009bfc <UART_SetConfig+0x114>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d103      	bne.n	8009b58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009b50:	f7fe f87a 	bl	8007c48 <HAL_RCC_GetPCLK2Freq>
 8009b54:	60f8      	str	r0, [r7, #12]
 8009b56:	e002      	b.n	8009b5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009b58:	f7fe f862 	bl	8007c20 <HAL_RCC_GetPCLK1Freq>
 8009b5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009b5e:	68fa      	ldr	r2, [r7, #12]
 8009b60:	4613      	mov	r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4413      	add	r3, r2
 8009b66:	009a      	lsls	r2, r3, #2
 8009b68:	441a      	add	r2, r3
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	685b      	ldr	r3, [r3, #4]
 8009b6e:	009b      	lsls	r3, r3, #2
 8009b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b74:	4a22      	ldr	r2, [pc, #136]	; (8009c00 <UART_SetConfig+0x118>)
 8009b76:	fba2 2303 	umull	r2, r3, r2, r3
 8009b7a:	095b      	lsrs	r3, r3, #5
 8009b7c:	0119      	lsls	r1, r3, #4
 8009b7e:	68fa      	ldr	r2, [r7, #12]
 8009b80:	4613      	mov	r3, r2
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	4413      	add	r3, r2
 8009b86:	009a      	lsls	r2, r3, #2
 8009b88:	441a      	add	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	009b      	lsls	r3, r3, #2
 8009b90:	fbb2 f2f3 	udiv	r2, r2, r3
 8009b94:	4b1a      	ldr	r3, [pc, #104]	; (8009c00 <UART_SetConfig+0x118>)
 8009b96:	fba3 0302 	umull	r0, r3, r3, r2
 8009b9a:	095b      	lsrs	r3, r3, #5
 8009b9c:	2064      	movs	r0, #100	; 0x64
 8009b9e:	fb00 f303 	mul.w	r3, r0, r3
 8009ba2:	1ad3      	subs	r3, r2, r3
 8009ba4:	011b      	lsls	r3, r3, #4
 8009ba6:	3332      	adds	r3, #50	; 0x32
 8009ba8:	4a15      	ldr	r2, [pc, #84]	; (8009c00 <UART_SetConfig+0x118>)
 8009baa:	fba2 2303 	umull	r2, r3, r2, r3
 8009bae:	095b      	lsrs	r3, r3, #5
 8009bb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009bb4:	4419      	add	r1, r3
 8009bb6:	68fa      	ldr	r2, [r7, #12]
 8009bb8:	4613      	mov	r3, r2
 8009bba:	009b      	lsls	r3, r3, #2
 8009bbc:	4413      	add	r3, r2
 8009bbe:	009a      	lsls	r2, r3, #2
 8009bc0:	441a      	add	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	685b      	ldr	r3, [r3, #4]
 8009bc6:	009b      	lsls	r3, r3, #2
 8009bc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8009bcc:	4b0c      	ldr	r3, [pc, #48]	; (8009c00 <UART_SetConfig+0x118>)
 8009bce:	fba3 0302 	umull	r0, r3, r3, r2
 8009bd2:	095b      	lsrs	r3, r3, #5
 8009bd4:	2064      	movs	r0, #100	; 0x64
 8009bd6:	fb00 f303 	mul.w	r3, r0, r3
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	011b      	lsls	r3, r3, #4
 8009bde:	3332      	adds	r3, #50	; 0x32
 8009be0:	4a07      	ldr	r2, [pc, #28]	; (8009c00 <UART_SetConfig+0x118>)
 8009be2:	fba2 2303 	umull	r2, r3, r2, r3
 8009be6:	095b      	lsrs	r3, r3, #5
 8009be8:	f003 020f 	and.w	r2, r3, #15
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	440a      	add	r2, r1
 8009bf2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009bf4:	bf00      	nop
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	40013800 	.word	0x40013800
 8009c00:	51eb851f 	.word	0x51eb851f

08009c04 <__cxa_pure_virtual>:
 8009c04:	b508      	push	{r3, lr}
 8009c06:	f000 f80d 	bl	8009c24 <_ZSt9terminatev>

08009c0a <_ZN10__cxxabiv111__terminateEPFvvE>:
 8009c0a:	b508      	push	{r3, lr}
 8009c0c:	4780      	blx	r0
 8009c0e:	f001 f939 	bl	800ae84 <abort>
	...

08009c14 <_ZSt13get_terminatev>:
 8009c14:	4b02      	ldr	r3, [pc, #8]	; (8009c20 <_ZSt13get_terminatev+0xc>)
 8009c16:	6818      	ldr	r0, [r3, #0]
 8009c18:	f3bf 8f5b 	dmb	ish
 8009c1c:	4770      	bx	lr
 8009c1e:	bf00      	nop
 8009c20:	2000000c 	.word	0x2000000c

08009c24 <_ZSt9terminatev>:
 8009c24:	b508      	push	{r3, lr}
 8009c26:	f7ff fff5 	bl	8009c14 <_ZSt13get_terminatev>
 8009c2a:	f7ff ffee 	bl	8009c0a <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08009c30 <log1pf>:
 8009c30:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c38:	4604      	mov	r4, r0
 8009c3a:	4605      	mov	r5, r0
 8009c3c:	db06      	blt.n	8009c4c <log1pf+0x1c>
 8009c3e:	4601      	mov	r1, r0
 8009c40:	f7f6 ff8c 	bl	8000b5c <__addsf3>
 8009c44:	4604      	mov	r4, r0
 8009c46:	4620      	mov	r0, r4
 8009c48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c4c:	4b8b      	ldr	r3, [pc, #556]	; (8009e7c <log1pf+0x24c>)
 8009c4e:	4298      	cmp	r0, r3
 8009c50:	dc7d      	bgt.n	8009d4e <log1pf+0x11e>
 8009c52:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009c56:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8009c5a:	db0d      	blt.n	8009c78 <log1pf+0x48>
 8009c5c:	4988      	ldr	r1, [pc, #544]	; (8009e80 <log1pf+0x250>)
 8009c5e:	f7f7 fa19 	bl	8001094 <__aeabi_fcmpeq>
 8009c62:	b120      	cbz	r0, 8009c6e <log1pf+0x3e>
 8009c64:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c68:	2001      	movs	r0, #1
 8009c6a:	f000 bfc3 	b.w	800abf4 <__math_divzerof>
 8009c6e:	4620      	mov	r0, r4
 8009c70:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c74:	f000 bfce 	b.w	800ac14 <__math_invalidf>
 8009c78:	f1b6 5f44 	cmp.w	r6, #822083584	; 0x31000000
 8009c7c:	da14      	bge.n	8009ca8 <log1pf+0x78>
 8009c7e:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 8009c82:	f7f6 ff6b 	bl	8000b5c <__addsf3>
 8009c86:	2100      	movs	r1, #0
 8009c88:	f7f7 fa2c 	bl	80010e4 <__aeabi_fcmpgt>
 8009c8c:	b110      	cbz	r0, 8009c94 <log1pf+0x64>
 8009c8e:	f1b6 5f12 	cmp.w	r6, #612368384	; 0x24800000
 8009c92:	dbd8      	blt.n	8009c46 <log1pf+0x16>
 8009c94:	4621      	mov	r1, r4
 8009c96:	4620      	mov	r0, r4
 8009c98:	f7f7 f868 	bl	8000d6c <__aeabi_fmul>
 8009c9c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009ca0:	f7f7 f864 	bl	8000d6c <__aeabi_fmul>
 8009ca4:	4601      	mov	r1, r0
 8009ca6:	e072      	b.n	8009d8e <log1pf+0x15e>
 8009ca8:	4b76      	ldr	r3, [pc, #472]	; (8009e84 <log1pf+0x254>)
 8009caa:	441d      	add	r5, r3
 8009cac:	429d      	cmp	r5, r3
 8009cae:	d85c      	bhi.n	8009d6a <log1pf+0x13a>
 8009cb0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	f7f6 ff51 	bl	8000b5c <__addsf3>
 8009cba:	15c6      	asrs	r6, r0, #23
 8009cbc:	3e7f      	subs	r6, #127	; 0x7f
 8009cbe:	2e00      	cmp	r6, #0
 8009cc0:	4607      	mov	r7, r0
 8009cc2:	4605      	mov	r5, r0
 8009cc4:	dd4a      	ble.n	8009d5c <log1pf+0x12c>
 8009cc6:	4621      	mov	r1, r4
 8009cc8:	f7f6 ff46 	bl	8000b58 <__aeabi_fsub>
 8009ccc:	4601      	mov	r1, r0
 8009cce:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009cd2:	f7f6 ff41 	bl	8000b58 <__aeabi_fsub>
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	f7f7 f8fc 	bl	8000ed4 <__aeabi_fdiv>
 8009cdc:	4607      	mov	r7, r0
 8009cde:	4b6a      	ldr	r3, [pc, #424]	; (8009e88 <log1pf+0x258>)
 8009ce0:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8009ce4:	429d      	cmp	r5, r3
 8009ce6:	bfc8      	it	gt
 8009ce8:	f045 507c 	orrgt.w	r0, r5, #1056964608	; 0x3f000000
 8009cec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009cf0:	bfc9      	itett	gt
 8009cf2:	f5c5 0500 	rsbgt	r5, r5, #8388608	; 0x800000
 8009cf6:	f045 507e 	orrle.w	r0, r5, #1065353216	; 0x3f800000
 8009cfa:	3601      	addgt	r6, #1
 8009cfc:	10ad      	asrgt	r5, r5, #2
 8009cfe:	f7f6 ff2b 	bl	8000b58 <__aeabi_fsub>
 8009d02:	4604      	mov	r4, r0
 8009d04:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f7f7 f82f 	bl	8000d6c <__aeabi_fmul>
 8009d0e:	4621      	mov	r1, r4
 8009d10:	f7f7 f82c 	bl	8000d6c <__aeabi_fmul>
 8009d14:	4680      	mov	r8, r0
 8009d16:	2d00      	cmp	r5, #0
 8009d18:	d156      	bne.n	8009dc8 <log1pf+0x198>
 8009d1a:	2100      	movs	r1, #0
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	f7f7 f9b9 	bl	8001094 <__aeabi_fcmpeq>
 8009d22:	b328      	cbz	r0, 8009d70 <log1pf+0x140>
 8009d24:	2e00      	cmp	r6, #0
 8009d26:	f000 80a6 	beq.w	8009e76 <log1pf+0x246>
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	f7f6 ffca 	bl	8000cc4 <__aeabi_i2f>
 8009d30:	4956      	ldr	r1, [pc, #344]	; (8009e8c <log1pf+0x25c>)
 8009d32:	4605      	mov	r5, r0
 8009d34:	f7f7 f81a 	bl	8000d6c <__aeabi_fmul>
 8009d38:	4639      	mov	r1, r7
 8009d3a:	f7f6 ff0f 	bl	8000b5c <__addsf3>
 8009d3e:	4954      	ldr	r1, [pc, #336]	; (8009e90 <log1pf+0x260>)
 8009d40:	4604      	mov	r4, r0
 8009d42:	4628      	mov	r0, r5
 8009d44:	f7f7 f812 	bl	8000d6c <__aeabi_fmul>
 8009d48:	4601      	mov	r1, r0
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	e778      	b.n	8009c40 <log1pf+0x10>
 8009d4e:	f1b0 4fb4 	cmp.w	r0, #1509949440	; 0x5a000000
 8009d52:	dbad      	blt.n	8009cb0 <log1pf+0x80>
 8009d54:	15c6      	asrs	r6, r0, #23
 8009d56:	2700      	movs	r7, #0
 8009d58:	3e7f      	subs	r6, #127	; 0x7f
 8009d5a:	e7c0      	b.n	8009cde <log1pf+0xae>
 8009d5c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009d60:	f7f6 fefa 	bl	8000b58 <__aeabi_fsub>
 8009d64:	4601      	mov	r1, r0
 8009d66:	4620      	mov	r0, r4
 8009d68:	e7b3      	b.n	8009cd2 <log1pf+0xa2>
 8009d6a:	2501      	movs	r5, #1
 8009d6c:	2600      	movs	r6, #0
 8009d6e:	e7c9      	b.n	8009d04 <log1pf+0xd4>
 8009d70:	4948      	ldr	r1, [pc, #288]	; (8009e94 <log1pf+0x264>)
 8009d72:	4620      	mov	r0, r4
 8009d74:	f7f6 fffa 	bl	8000d6c <__aeabi_fmul>
 8009d78:	4601      	mov	r1, r0
 8009d7a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009d7e:	f7f6 feeb 	bl	8000b58 <__aeabi_fsub>
 8009d82:	4641      	mov	r1, r8
 8009d84:	f7f6 fff2 	bl	8000d6c <__aeabi_fmul>
 8009d88:	4605      	mov	r5, r0
 8009d8a:	b926      	cbnz	r6, 8009d96 <log1pf+0x166>
 8009d8c:	4601      	mov	r1, r0
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f7f6 fee2 	bl	8000b58 <__aeabi_fsub>
 8009d94:	e756      	b.n	8009c44 <log1pf+0x14>
 8009d96:	4630      	mov	r0, r6
 8009d98:	f7f6 ff94 	bl	8000cc4 <__aeabi_i2f>
 8009d9c:	493c      	ldr	r1, [pc, #240]	; (8009e90 <log1pf+0x260>)
 8009d9e:	4680      	mov	r8, r0
 8009da0:	f7f6 ffe4 	bl	8000d6c <__aeabi_fmul>
 8009da4:	4939      	ldr	r1, [pc, #228]	; (8009e8c <log1pf+0x25c>)
 8009da6:	4606      	mov	r6, r0
 8009da8:	4640      	mov	r0, r8
 8009daa:	f7f6 ffdf 	bl	8000d6c <__aeabi_fmul>
 8009dae:	4639      	mov	r1, r7
 8009db0:	f7f6 fed4 	bl	8000b5c <__addsf3>
 8009db4:	4601      	mov	r1, r0
 8009db6:	4628      	mov	r0, r5
 8009db8:	f7f6 fece 	bl	8000b58 <__aeabi_fsub>
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	f7f6 fecb 	bl	8000b58 <__aeabi_fsub>
 8009dc2:	4601      	mov	r1, r0
 8009dc4:	4630      	mov	r0, r6
 8009dc6:	e7e3      	b.n	8009d90 <log1pf+0x160>
 8009dc8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009dcc:	4620      	mov	r0, r4
 8009dce:	f7f6 fec5 	bl	8000b5c <__addsf3>
 8009dd2:	4601      	mov	r1, r0
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	f7f7 f87d 	bl	8000ed4 <__aeabi_fdiv>
 8009dda:	4601      	mov	r1, r0
 8009ddc:	4681      	mov	r9, r0
 8009dde:	f7f6 ffc5 	bl	8000d6c <__aeabi_fmul>
 8009de2:	4605      	mov	r5, r0
 8009de4:	492c      	ldr	r1, [pc, #176]	; (8009e98 <log1pf+0x268>)
 8009de6:	f7f6 ffc1 	bl	8000d6c <__aeabi_fmul>
 8009dea:	492c      	ldr	r1, [pc, #176]	; (8009e9c <log1pf+0x26c>)
 8009dec:	f7f6 feb6 	bl	8000b5c <__addsf3>
 8009df0:	4629      	mov	r1, r5
 8009df2:	f7f6 ffbb 	bl	8000d6c <__aeabi_fmul>
 8009df6:	492a      	ldr	r1, [pc, #168]	; (8009ea0 <log1pf+0x270>)
 8009df8:	f7f6 feb0 	bl	8000b5c <__addsf3>
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	f7f6 ffb5 	bl	8000d6c <__aeabi_fmul>
 8009e02:	4928      	ldr	r1, [pc, #160]	; (8009ea4 <log1pf+0x274>)
 8009e04:	f7f6 feaa 	bl	8000b5c <__addsf3>
 8009e08:	4629      	mov	r1, r5
 8009e0a:	f7f6 ffaf 	bl	8000d6c <__aeabi_fmul>
 8009e0e:	4926      	ldr	r1, [pc, #152]	; (8009ea8 <log1pf+0x278>)
 8009e10:	f7f6 fea4 	bl	8000b5c <__addsf3>
 8009e14:	4629      	mov	r1, r5
 8009e16:	f7f6 ffa9 	bl	8000d6c <__aeabi_fmul>
 8009e1a:	4924      	ldr	r1, [pc, #144]	; (8009eac <log1pf+0x27c>)
 8009e1c:	f7f6 fe9e 	bl	8000b5c <__addsf3>
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7f6 ffa3 	bl	8000d6c <__aeabi_fmul>
 8009e26:	491b      	ldr	r1, [pc, #108]	; (8009e94 <log1pf+0x264>)
 8009e28:	f7f6 fe98 	bl	8000b5c <__addsf3>
 8009e2c:	4629      	mov	r1, r5
 8009e2e:	f7f6 ff9d 	bl	8000d6c <__aeabi_fmul>
 8009e32:	4641      	mov	r1, r8
 8009e34:	f7f6 fe92 	bl	8000b5c <__addsf3>
 8009e38:	4649      	mov	r1, r9
 8009e3a:	f7f6 ff97 	bl	8000d6c <__aeabi_fmul>
 8009e3e:	4605      	mov	r5, r0
 8009e40:	b926      	cbnz	r6, 8009e4c <log1pf+0x21c>
 8009e42:	4601      	mov	r1, r0
 8009e44:	4640      	mov	r0, r8
 8009e46:	f7f6 fe87 	bl	8000b58 <__aeabi_fsub>
 8009e4a:	e72b      	b.n	8009ca4 <log1pf+0x74>
 8009e4c:	4630      	mov	r0, r6
 8009e4e:	f7f6 ff39 	bl	8000cc4 <__aeabi_i2f>
 8009e52:	490f      	ldr	r1, [pc, #60]	; (8009e90 <log1pf+0x260>)
 8009e54:	4681      	mov	r9, r0
 8009e56:	f7f6 ff89 	bl	8000d6c <__aeabi_fmul>
 8009e5a:	490c      	ldr	r1, [pc, #48]	; (8009e8c <log1pf+0x25c>)
 8009e5c:	4606      	mov	r6, r0
 8009e5e:	4648      	mov	r0, r9
 8009e60:	f7f6 ff84 	bl	8000d6c <__aeabi_fmul>
 8009e64:	4639      	mov	r1, r7
 8009e66:	f7f6 fe79 	bl	8000b5c <__addsf3>
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	f7f6 fe76 	bl	8000b5c <__addsf3>
 8009e70:	4601      	mov	r1, r0
 8009e72:	4640      	mov	r0, r8
 8009e74:	e7a0      	b.n	8009db8 <log1pf+0x188>
 8009e76:	2400      	movs	r4, #0
 8009e78:	e6e5      	b.n	8009c46 <log1pf+0x16>
 8009e7a:	bf00      	nop
 8009e7c:	3ed413d6 	.word	0x3ed413d6
 8009e80:	bf800000 	.word	0xbf800000
 8009e84:	416a09e0 	.word	0x416a09e0
 8009e88:	003504f6 	.word	0x003504f6
 8009e8c:	3717f7d1 	.word	0x3717f7d1
 8009e90:	3f317180 	.word	0x3f317180
 8009e94:	3f2aaaab 	.word	0x3f2aaaab
 8009e98:	3e178897 	.word	0x3e178897
 8009e9c:	3e1cd04f 	.word	0x3e1cd04f
 8009ea0:	3e3a3325 	.word	0x3e3a3325
 8009ea4:	3e638e29 	.word	0x3e638e29
 8009ea8:	3e924925 	.word	0x3e924925
 8009eac:	3ecccccd 	.word	0x3ecccccd

08009eb0 <pow>:
 8009eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009eb4:	461f      	mov	r7, r3
 8009eb6:	4680      	mov	r8, r0
 8009eb8:	4689      	mov	r9, r1
 8009eba:	4616      	mov	r6, r2
 8009ebc:	f000 f8d0 	bl	800a060 <__ieee754_pow>
 8009ec0:	4b4d      	ldr	r3, [pc, #308]	; (8009ff8 <pow+0x148>)
 8009ec2:	4604      	mov	r4, r0
 8009ec4:	f993 3000 	ldrsb.w	r3, [r3]
 8009ec8:	460d      	mov	r5, r1
 8009eca:	3301      	adds	r3, #1
 8009ecc:	d015      	beq.n	8009efa <pow+0x4a>
 8009ece:	4632      	mov	r2, r6
 8009ed0:	463b      	mov	r3, r7
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	f7f6 fdfd 	bl	8000ad4 <__aeabi_dcmpun>
 8009eda:	b970      	cbnz	r0, 8009efa <pow+0x4a>
 8009edc:	4642      	mov	r2, r8
 8009ede:	464b      	mov	r3, r9
 8009ee0:	4640      	mov	r0, r8
 8009ee2:	4649      	mov	r1, r9
 8009ee4:	f7f6 fdf6 	bl	8000ad4 <__aeabi_dcmpun>
 8009ee8:	2200      	movs	r2, #0
 8009eea:	2300      	movs	r3, #0
 8009eec:	b148      	cbz	r0, 8009f02 <pow+0x52>
 8009eee:	4630      	mov	r0, r6
 8009ef0:	4639      	mov	r1, r7
 8009ef2:	f7f6 fdbd 	bl	8000a70 <__aeabi_dcmpeq>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d17b      	bne.n	8009ff2 <pow+0x142>
 8009efa:	4620      	mov	r0, r4
 8009efc:	4629      	mov	r1, r5
 8009efe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f02:	4640      	mov	r0, r8
 8009f04:	4649      	mov	r1, r9
 8009f06:	f7f6 fdb3 	bl	8000a70 <__aeabi_dcmpeq>
 8009f0a:	b1e0      	cbz	r0, 8009f46 <pow+0x96>
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	2300      	movs	r3, #0
 8009f10:	4630      	mov	r0, r6
 8009f12:	4639      	mov	r1, r7
 8009f14:	f7f6 fdac 	bl	8000a70 <__aeabi_dcmpeq>
 8009f18:	2800      	cmp	r0, #0
 8009f1a:	d16a      	bne.n	8009ff2 <pow+0x142>
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	4639      	mov	r1, r7
 8009f20:	f000 fe91 	bl	800ac46 <finite>
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d0e8      	beq.n	8009efa <pow+0x4a>
 8009f28:	2200      	movs	r2, #0
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	4630      	mov	r0, r6
 8009f2e:	4639      	mov	r1, r7
 8009f30:	f7f6 fda8 	bl	8000a84 <__aeabi_dcmplt>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d0e0      	beq.n	8009efa <pow+0x4a>
 8009f38:	f000 ffac 	bl	800ae94 <__errno>
 8009f3c:	2321      	movs	r3, #33	; 0x21
 8009f3e:	2400      	movs	r4, #0
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	4d2e      	ldr	r5, [pc, #184]	; (8009ffc <pow+0x14c>)
 8009f44:	e7d9      	b.n	8009efa <pow+0x4a>
 8009f46:	4620      	mov	r0, r4
 8009f48:	4629      	mov	r1, r5
 8009f4a:	f000 fe7c 	bl	800ac46 <finite>
 8009f4e:	bba8      	cbnz	r0, 8009fbc <pow+0x10c>
 8009f50:	4640      	mov	r0, r8
 8009f52:	4649      	mov	r1, r9
 8009f54:	f000 fe77 	bl	800ac46 <finite>
 8009f58:	b380      	cbz	r0, 8009fbc <pow+0x10c>
 8009f5a:	4630      	mov	r0, r6
 8009f5c:	4639      	mov	r1, r7
 8009f5e:	f000 fe72 	bl	800ac46 <finite>
 8009f62:	b358      	cbz	r0, 8009fbc <pow+0x10c>
 8009f64:	4622      	mov	r2, r4
 8009f66:	462b      	mov	r3, r5
 8009f68:	4620      	mov	r0, r4
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	f7f6 fdb2 	bl	8000ad4 <__aeabi_dcmpun>
 8009f70:	b160      	cbz	r0, 8009f8c <pow+0xdc>
 8009f72:	f000 ff8f 	bl	800ae94 <__errno>
 8009f76:	2321      	movs	r3, #33	; 0x21
 8009f78:	2200      	movs	r2, #0
 8009f7a:	6003      	str	r3, [r0, #0]
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	4610      	mov	r0, r2
 8009f80:	4619      	mov	r1, r3
 8009f82:	f7f6 fc37 	bl	80007f4 <__aeabi_ddiv>
 8009f86:	4604      	mov	r4, r0
 8009f88:	460d      	mov	r5, r1
 8009f8a:	e7b6      	b.n	8009efa <pow+0x4a>
 8009f8c:	f000 ff82 	bl	800ae94 <__errno>
 8009f90:	2322      	movs	r3, #34	; 0x22
 8009f92:	2200      	movs	r2, #0
 8009f94:	6003      	str	r3, [r0, #0]
 8009f96:	4649      	mov	r1, r9
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	f7f6 fd72 	bl	8000a84 <__aeabi_dcmplt>
 8009fa0:	2400      	movs	r4, #0
 8009fa2:	b148      	cbz	r0, 8009fb8 <pow+0x108>
 8009fa4:	4630      	mov	r0, r6
 8009fa6:	4639      	mov	r1, r7
 8009fa8:	f000 fe5a 	bl	800ac60 <rint>
 8009fac:	4632      	mov	r2, r6
 8009fae:	463b      	mov	r3, r7
 8009fb0:	f7f6 fd5e 	bl	8000a70 <__aeabi_dcmpeq>
 8009fb4:	2800      	cmp	r0, #0
 8009fb6:	d0c4      	beq.n	8009f42 <pow+0x92>
 8009fb8:	4d11      	ldr	r5, [pc, #68]	; (800a000 <pow+0x150>)
 8009fba:	e79e      	b.n	8009efa <pow+0x4a>
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	4620      	mov	r0, r4
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	f7f6 fd54 	bl	8000a70 <__aeabi_dcmpeq>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d096      	beq.n	8009efa <pow+0x4a>
 8009fcc:	4640      	mov	r0, r8
 8009fce:	4649      	mov	r1, r9
 8009fd0:	f000 fe39 	bl	800ac46 <finite>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	d090      	beq.n	8009efa <pow+0x4a>
 8009fd8:	4630      	mov	r0, r6
 8009fda:	4639      	mov	r1, r7
 8009fdc:	f000 fe33 	bl	800ac46 <finite>
 8009fe0:	2800      	cmp	r0, #0
 8009fe2:	d08a      	beq.n	8009efa <pow+0x4a>
 8009fe4:	f000 ff56 	bl	800ae94 <__errno>
 8009fe8:	2322      	movs	r3, #34	; 0x22
 8009fea:	2400      	movs	r4, #0
 8009fec:	2500      	movs	r5, #0
 8009fee:	6003      	str	r3, [r0, #0]
 8009ff0:	e783      	b.n	8009efa <pow+0x4a>
 8009ff2:	2400      	movs	r4, #0
 8009ff4:	4d03      	ldr	r5, [pc, #12]	; (800a004 <pow+0x154>)
 8009ff6:	e780      	b.n	8009efa <pow+0x4a>
 8009ff8:	20000010 	.word	0x20000010
 8009ffc:	fff00000 	.word	0xfff00000
 800a000:	7ff00000 	.word	0x7ff00000
 800a004:	3ff00000 	.word	0x3ff00000

0800a008 <sqrt>:
 800a008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a00a:	4606      	mov	r6, r0
 800a00c:	460f      	mov	r7, r1
 800a00e:	f000 fd3d 	bl	800aa8c <__ieee754_sqrt>
 800a012:	4b12      	ldr	r3, [pc, #72]	; (800a05c <sqrt+0x54>)
 800a014:	4604      	mov	r4, r0
 800a016:	f993 3000 	ldrsb.w	r3, [r3]
 800a01a:	460d      	mov	r5, r1
 800a01c:	3301      	adds	r3, #1
 800a01e:	d019      	beq.n	800a054 <sqrt+0x4c>
 800a020:	4632      	mov	r2, r6
 800a022:	463b      	mov	r3, r7
 800a024:	4630      	mov	r0, r6
 800a026:	4639      	mov	r1, r7
 800a028:	f7f6 fd54 	bl	8000ad4 <__aeabi_dcmpun>
 800a02c:	b990      	cbnz	r0, 800a054 <sqrt+0x4c>
 800a02e:	2200      	movs	r2, #0
 800a030:	2300      	movs	r3, #0
 800a032:	4630      	mov	r0, r6
 800a034:	4639      	mov	r1, r7
 800a036:	f7f6 fd25 	bl	8000a84 <__aeabi_dcmplt>
 800a03a:	b158      	cbz	r0, 800a054 <sqrt+0x4c>
 800a03c:	f000 ff2a 	bl	800ae94 <__errno>
 800a040:	2321      	movs	r3, #33	; 0x21
 800a042:	2200      	movs	r2, #0
 800a044:	6003      	str	r3, [r0, #0]
 800a046:	2300      	movs	r3, #0
 800a048:	4610      	mov	r0, r2
 800a04a:	4619      	mov	r1, r3
 800a04c:	f7f6 fbd2 	bl	80007f4 <__aeabi_ddiv>
 800a050:	4604      	mov	r4, r0
 800a052:	460d      	mov	r5, r1
 800a054:	4620      	mov	r0, r4
 800a056:	4629      	mov	r1, r5
 800a058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a05a:	bf00      	nop
 800a05c:	20000010 	.word	0x20000010

0800a060 <__ieee754_pow>:
 800a060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a064:	b093      	sub	sp, #76	; 0x4c
 800a066:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a06a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800a06e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a072:	ea55 0302 	orrs.w	r3, r5, r2
 800a076:	4607      	mov	r7, r0
 800a078:	4688      	mov	r8, r1
 800a07a:	f000 84bf 	beq.w	800a9fc <__ieee754_pow+0x99c>
 800a07e:	4b7e      	ldr	r3, [pc, #504]	; (800a278 <__ieee754_pow+0x218>)
 800a080:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800a084:	429c      	cmp	r4, r3
 800a086:	4689      	mov	r9, r1
 800a088:	4682      	mov	sl, r0
 800a08a:	dc09      	bgt.n	800a0a0 <__ieee754_pow+0x40>
 800a08c:	d103      	bne.n	800a096 <__ieee754_pow+0x36>
 800a08e:	b978      	cbnz	r0, 800a0b0 <__ieee754_pow+0x50>
 800a090:	42a5      	cmp	r5, r4
 800a092:	dd02      	ble.n	800a09a <__ieee754_pow+0x3a>
 800a094:	e00c      	b.n	800a0b0 <__ieee754_pow+0x50>
 800a096:	429d      	cmp	r5, r3
 800a098:	dc02      	bgt.n	800a0a0 <__ieee754_pow+0x40>
 800a09a:	429d      	cmp	r5, r3
 800a09c:	d10e      	bne.n	800a0bc <__ieee754_pow+0x5c>
 800a09e:	b16a      	cbz	r2, 800a0bc <__ieee754_pow+0x5c>
 800a0a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a0a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a0a8:	ea54 030a 	orrs.w	r3, r4, sl
 800a0ac:	f000 84a6 	beq.w	800a9fc <__ieee754_pow+0x99c>
 800a0b0:	4872      	ldr	r0, [pc, #456]	; (800a27c <__ieee754_pow+0x21c>)
 800a0b2:	b013      	add	sp, #76	; 0x4c
 800a0b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0b8:	f000 bdcc 	b.w	800ac54 <nan>
 800a0bc:	f1b9 0f00 	cmp.w	r9, #0
 800a0c0:	da39      	bge.n	800a136 <__ieee754_pow+0xd6>
 800a0c2:	4b6f      	ldr	r3, [pc, #444]	; (800a280 <__ieee754_pow+0x220>)
 800a0c4:	429d      	cmp	r5, r3
 800a0c6:	dc54      	bgt.n	800a172 <__ieee754_pow+0x112>
 800a0c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a0cc:	429d      	cmp	r5, r3
 800a0ce:	f340 84a6 	ble.w	800aa1e <__ieee754_pow+0x9be>
 800a0d2:	152b      	asrs	r3, r5, #20
 800a0d4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a0d8:	2b14      	cmp	r3, #20
 800a0da:	dd0f      	ble.n	800a0fc <__ieee754_pow+0x9c>
 800a0dc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a0e0:	fa22 f103 	lsr.w	r1, r2, r3
 800a0e4:	fa01 f303 	lsl.w	r3, r1, r3
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	f040 8498 	bne.w	800aa1e <__ieee754_pow+0x9be>
 800a0ee:	f001 0101 	and.w	r1, r1, #1
 800a0f2:	f1c1 0302 	rsb	r3, r1, #2
 800a0f6:	9300      	str	r3, [sp, #0]
 800a0f8:	b182      	cbz	r2, 800a11c <__ieee754_pow+0xbc>
 800a0fa:	e05e      	b.n	800a1ba <__ieee754_pow+0x15a>
 800a0fc:	2a00      	cmp	r2, #0
 800a0fe:	d15a      	bne.n	800a1b6 <__ieee754_pow+0x156>
 800a100:	f1c3 0314 	rsb	r3, r3, #20
 800a104:	fa45 f103 	asr.w	r1, r5, r3
 800a108:	fa01 f303 	lsl.w	r3, r1, r3
 800a10c:	42ab      	cmp	r3, r5
 800a10e:	f040 8483 	bne.w	800aa18 <__ieee754_pow+0x9b8>
 800a112:	f001 0101 	and.w	r1, r1, #1
 800a116:	f1c1 0302 	rsb	r3, r1, #2
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	4b59      	ldr	r3, [pc, #356]	; (800a284 <__ieee754_pow+0x224>)
 800a11e:	429d      	cmp	r5, r3
 800a120:	d130      	bne.n	800a184 <__ieee754_pow+0x124>
 800a122:	2e00      	cmp	r6, #0
 800a124:	f280 8474 	bge.w	800aa10 <__ieee754_pow+0x9b0>
 800a128:	463a      	mov	r2, r7
 800a12a:	4643      	mov	r3, r8
 800a12c:	2000      	movs	r0, #0
 800a12e:	4955      	ldr	r1, [pc, #340]	; (800a284 <__ieee754_pow+0x224>)
 800a130:	f7f6 fb60 	bl	80007f4 <__aeabi_ddiv>
 800a134:	e02f      	b.n	800a196 <__ieee754_pow+0x136>
 800a136:	2300      	movs	r3, #0
 800a138:	9300      	str	r3, [sp, #0]
 800a13a:	2a00      	cmp	r2, #0
 800a13c:	d13d      	bne.n	800a1ba <__ieee754_pow+0x15a>
 800a13e:	4b4e      	ldr	r3, [pc, #312]	; (800a278 <__ieee754_pow+0x218>)
 800a140:	429d      	cmp	r5, r3
 800a142:	d1eb      	bne.n	800a11c <__ieee754_pow+0xbc>
 800a144:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a148:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a14c:	ea53 030a 	orrs.w	r3, r3, sl
 800a150:	f000 8454 	beq.w	800a9fc <__ieee754_pow+0x99c>
 800a154:	4b4c      	ldr	r3, [pc, #304]	; (800a288 <__ieee754_pow+0x228>)
 800a156:	429c      	cmp	r4, r3
 800a158:	dd0d      	ble.n	800a176 <__ieee754_pow+0x116>
 800a15a:	2e00      	cmp	r6, #0
 800a15c:	f280 8454 	bge.w	800aa08 <__ieee754_pow+0x9a8>
 800a160:	f04f 0b00 	mov.w	fp, #0
 800a164:	f04f 0c00 	mov.w	ip, #0
 800a168:	4658      	mov	r0, fp
 800a16a:	4661      	mov	r1, ip
 800a16c:	b013      	add	sp, #76	; 0x4c
 800a16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a172:	2302      	movs	r3, #2
 800a174:	e7e0      	b.n	800a138 <__ieee754_pow+0xd8>
 800a176:	2e00      	cmp	r6, #0
 800a178:	daf2      	bge.n	800a160 <__ieee754_pow+0x100>
 800a17a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800a17e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800a182:	e7f1      	b.n	800a168 <__ieee754_pow+0x108>
 800a184:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800a188:	d108      	bne.n	800a19c <__ieee754_pow+0x13c>
 800a18a:	463a      	mov	r2, r7
 800a18c:	4643      	mov	r3, r8
 800a18e:	4638      	mov	r0, r7
 800a190:	4641      	mov	r1, r8
 800a192:	f7f6 fa05 	bl	80005a0 <__aeabi_dmul>
 800a196:	4683      	mov	fp, r0
 800a198:	468c      	mov	ip, r1
 800a19a:	e7e5      	b.n	800a168 <__ieee754_pow+0x108>
 800a19c:	4b3b      	ldr	r3, [pc, #236]	; (800a28c <__ieee754_pow+0x22c>)
 800a19e:	429e      	cmp	r6, r3
 800a1a0:	d10b      	bne.n	800a1ba <__ieee754_pow+0x15a>
 800a1a2:	f1b9 0f00 	cmp.w	r9, #0
 800a1a6:	db08      	blt.n	800a1ba <__ieee754_pow+0x15a>
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	4641      	mov	r1, r8
 800a1ac:	b013      	add	sp, #76	; 0x4c
 800a1ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b2:	f000 bc6b 	b.w	800aa8c <__ieee754_sqrt>
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	9300      	str	r3, [sp, #0]
 800a1ba:	4638      	mov	r0, r7
 800a1bc:	4641      	mov	r1, r8
 800a1be:	f000 fd3f 	bl	800ac40 <fabs>
 800a1c2:	4683      	mov	fp, r0
 800a1c4:	468c      	mov	ip, r1
 800a1c6:	f1ba 0f00 	cmp.w	sl, #0
 800a1ca:	d129      	bne.n	800a220 <__ieee754_pow+0x1c0>
 800a1cc:	b124      	cbz	r4, 800a1d8 <__ieee754_pow+0x178>
 800a1ce:	4b2d      	ldr	r3, [pc, #180]	; (800a284 <__ieee754_pow+0x224>)
 800a1d0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d123      	bne.n	800a220 <__ieee754_pow+0x1c0>
 800a1d8:	2e00      	cmp	r6, #0
 800a1da:	da07      	bge.n	800a1ec <__ieee754_pow+0x18c>
 800a1dc:	465a      	mov	r2, fp
 800a1de:	4663      	mov	r3, ip
 800a1e0:	2000      	movs	r0, #0
 800a1e2:	4928      	ldr	r1, [pc, #160]	; (800a284 <__ieee754_pow+0x224>)
 800a1e4:	f7f6 fb06 	bl	80007f4 <__aeabi_ddiv>
 800a1e8:	4683      	mov	fp, r0
 800a1ea:	468c      	mov	ip, r1
 800a1ec:	f1b9 0f00 	cmp.w	r9, #0
 800a1f0:	daba      	bge.n	800a168 <__ieee754_pow+0x108>
 800a1f2:	9b00      	ldr	r3, [sp, #0]
 800a1f4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a1f8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a1fc:	4323      	orrs	r3, r4
 800a1fe:	d108      	bne.n	800a212 <__ieee754_pow+0x1b2>
 800a200:	465a      	mov	r2, fp
 800a202:	4663      	mov	r3, ip
 800a204:	4658      	mov	r0, fp
 800a206:	4661      	mov	r1, ip
 800a208:	f7f6 f812 	bl	8000230 <__aeabi_dsub>
 800a20c:	4602      	mov	r2, r0
 800a20e:	460b      	mov	r3, r1
 800a210:	e78e      	b.n	800a130 <__ieee754_pow+0xd0>
 800a212:	9b00      	ldr	r3, [sp, #0]
 800a214:	2b01      	cmp	r3, #1
 800a216:	d1a7      	bne.n	800a168 <__ieee754_pow+0x108>
 800a218:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800a21c:	469c      	mov	ip, r3
 800a21e:	e7a3      	b.n	800a168 <__ieee754_pow+0x108>
 800a220:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800a224:	3b01      	subs	r3, #1
 800a226:	930c      	str	r3, [sp, #48]	; 0x30
 800a228:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a22a:	9b00      	ldr	r3, [sp, #0]
 800a22c:	4313      	orrs	r3, r2
 800a22e:	d104      	bne.n	800a23a <__ieee754_pow+0x1da>
 800a230:	463a      	mov	r2, r7
 800a232:	4643      	mov	r3, r8
 800a234:	4638      	mov	r0, r7
 800a236:	4641      	mov	r1, r8
 800a238:	e7e6      	b.n	800a208 <__ieee754_pow+0x1a8>
 800a23a:	4b15      	ldr	r3, [pc, #84]	; (800a290 <__ieee754_pow+0x230>)
 800a23c:	429d      	cmp	r5, r3
 800a23e:	f340 80f9 	ble.w	800a434 <__ieee754_pow+0x3d4>
 800a242:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a246:	429d      	cmp	r5, r3
 800a248:	4b0f      	ldr	r3, [pc, #60]	; (800a288 <__ieee754_pow+0x228>)
 800a24a:	dd09      	ble.n	800a260 <__ieee754_pow+0x200>
 800a24c:	429c      	cmp	r4, r3
 800a24e:	dc0c      	bgt.n	800a26a <__ieee754_pow+0x20a>
 800a250:	2e00      	cmp	r6, #0
 800a252:	da85      	bge.n	800a160 <__ieee754_pow+0x100>
 800a254:	a306      	add	r3, pc, #24	; (adr r3, 800a270 <__ieee754_pow+0x210>)
 800a256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25a:	4610      	mov	r0, r2
 800a25c:	4619      	mov	r1, r3
 800a25e:	e798      	b.n	800a192 <__ieee754_pow+0x132>
 800a260:	429c      	cmp	r4, r3
 800a262:	dbf5      	blt.n	800a250 <__ieee754_pow+0x1f0>
 800a264:	4b07      	ldr	r3, [pc, #28]	; (800a284 <__ieee754_pow+0x224>)
 800a266:	429c      	cmp	r4, r3
 800a268:	dd14      	ble.n	800a294 <__ieee754_pow+0x234>
 800a26a:	2e00      	cmp	r6, #0
 800a26c:	dcf2      	bgt.n	800a254 <__ieee754_pow+0x1f4>
 800a26e:	e777      	b.n	800a160 <__ieee754_pow+0x100>
 800a270:	8800759c 	.word	0x8800759c
 800a274:	7e37e43c 	.word	0x7e37e43c
 800a278:	7ff00000 	.word	0x7ff00000
 800a27c:	0800b0a0 	.word	0x0800b0a0
 800a280:	433fffff 	.word	0x433fffff
 800a284:	3ff00000 	.word	0x3ff00000
 800a288:	3fefffff 	.word	0x3fefffff
 800a28c:	3fe00000 	.word	0x3fe00000
 800a290:	41e00000 	.word	0x41e00000
 800a294:	4661      	mov	r1, ip
 800a296:	2200      	movs	r2, #0
 800a298:	4658      	mov	r0, fp
 800a29a:	4b61      	ldr	r3, [pc, #388]	; (800a420 <__ieee754_pow+0x3c0>)
 800a29c:	f7f5 ffc8 	bl	8000230 <__aeabi_dsub>
 800a2a0:	a355      	add	r3, pc, #340	; (adr r3, 800a3f8 <__ieee754_pow+0x398>)
 800a2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a6:	4604      	mov	r4, r0
 800a2a8:	460d      	mov	r5, r1
 800a2aa:	f7f6 f979 	bl	80005a0 <__aeabi_dmul>
 800a2ae:	a354      	add	r3, pc, #336	; (adr r3, 800a400 <__ieee754_pow+0x3a0>)
 800a2b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2b4:	4606      	mov	r6, r0
 800a2b6:	460f      	mov	r7, r1
 800a2b8:	4620      	mov	r0, r4
 800a2ba:	4629      	mov	r1, r5
 800a2bc:	f7f6 f970 	bl	80005a0 <__aeabi_dmul>
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	4682      	mov	sl, r0
 800a2c4:	468b      	mov	fp, r1
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	4629      	mov	r1, r5
 800a2ca:	4b56      	ldr	r3, [pc, #344]	; (800a424 <__ieee754_pow+0x3c4>)
 800a2cc:	f7f6 f968 	bl	80005a0 <__aeabi_dmul>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	a14c      	add	r1, pc, #304	; (adr r1, 800a408 <__ieee754_pow+0x3a8>)
 800a2d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2da:	f7f5 ffa9 	bl	8000230 <__aeabi_dsub>
 800a2de:	4622      	mov	r2, r4
 800a2e0:	462b      	mov	r3, r5
 800a2e2:	f7f6 f95d 	bl	80005a0 <__aeabi_dmul>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	494e      	ldr	r1, [pc, #312]	; (800a428 <__ieee754_pow+0x3c8>)
 800a2ee:	f7f5 ff9f 	bl	8000230 <__aeabi_dsub>
 800a2f2:	4622      	mov	r2, r4
 800a2f4:	462b      	mov	r3, r5
 800a2f6:	4680      	mov	r8, r0
 800a2f8:	4689      	mov	r9, r1
 800a2fa:	4620      	mov	r0, r4
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	f7f6 f94f 	bl	80005a0 <__aeabi_dmul>
 800a302:	4602      	mov	r2, r0
 800a304:	460b      	mov	r3, r1
 800a306:	4640      	mov	r0, r8
 800a308:	4649      	mov	r1, r9
 800a30a:	f7f6 f949 	bl	80005a0 <__aeabi_dmul>
 800a30e:	a340      	add	r3, pc, #256	; (adr r3, 800a410 <__ieee754_pow+0x3b0>)
 800a310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a314:	f7f6 f944 	bl	80005a0 <__aeabi_dmul>
 800a318:	4602      	mov	r2, r0
 800a31a:	460b      	mov	r3, r1
 800a31c:	4650      	mov	r0, sl
 800a31e:	4659      	mov	r1, fp
 800a320:	f7f5 ff86 	bl	8000230 <__aeabi_dsub>
 800a324:	f04f 0a00 	mov.w	sl, #0
 800a328:	4602      	mov	r2, r0
 800a32a:	460b      	mov	r3, r1
 800a32c:	4604      	mov	r4, r0
 800a32e:	460d      	mov	r5, r1
 800a330:	4630      	mov	r0, r6
 800a332:	4639      	mov	r1, r7
 800a334:	f7f5 ff7e 	bl	8000234 <__adddf3>
 800a338:	4632      	mov	r2, r6
 800a33a:	463b      	mov	r3, r7
 800a33c:	4650      	mov	r0, sl
 800a33e:	468b      	mov	fp, r1
 800a340:	f7f5 ff76 	bl	8000230 <__aeabi_dsub>
 800a344:	4602      	mov	r2, r0
 800a346:	460b      	mov	r3, r1
 800a348:	4620      	mov	r0, r4
 800a34a:	4629      	mov	r1, r5
 800a34c:	f7f5 ff70 	bl	8000230 <__aeabi_dsub>
 800a350:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a354:	9b00      	ldr	r3, [sp, #0]
 800a356:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a358:	3b01      	subs	r3, #1
 800a35a:	4313      	orrs	r3, r2
 800a35c:	f04f 0600 	mov.w	r6, #0
 800a360:	f04f 0200 	mov.w	r2, #0
 800a364:	bf0c      	ite	eq
 800a366:	4b31      	ldreq	r3, [pc, #196]	; (800a42c <__ieee754_pow+0x3cc>)
 800a368:	4b2d      	ldrne	r3, [pc, #180]	; (800a420 <__ieee754_pow+0x3c0>)
 800a36a:	4604      	mov	r4, r0
 800a36c:	460d      	mov	r5, r1
 800a36e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a372:	e9cd 2300 	strd	r2, r3, [sp]
 800a376:	4632      	mov	r2, r6
 800a378:	463b      	mov	r3, r7
 800a37a:	f7f5 ff59 	bl	8000230 <__aeabi_dsub>
 800a37e:	4652      	mov	r2, sl
 800a380:	465b      	mov	r3, fp
 800a382:	f7f6 f90d 	bl	80005a0 <__aeabi_dmul>
 800a386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a38a:	4680      	mov	r8, r0
 800a38c:	4689      	mov	r9, r1
 800a38e:	4620      	mov	r0, r4
 800a390:	4629      	mov	r1, r5
 800a392:	f7f6 f905 	bl	80005a0 <__aeabi_dmul>
 800a396:	4602      	mov	r2, r0
 800a398:	460b      	mov	r3, r1
 800a39a:	4640      	mov	r0, r8
 800a39c:	4649      	mov	r1, r9
 800a39e:	f7f5 ff49 	bl	8000234 <__adddf3>
 800a3a2:	4632      	mov	r2, r6
 800a3a4:	463b      	mov	r3, r7
 800a3a6:	4680      	mov	r8, r0
 800a3a8:	4689      	mov	r9, r1
 800a3aa:	4650      	mov	r0, sl
 800a3ac:	4659      	mov	r1, fp
 800a3ae:	f7f6 f8f7 	bl	80005a0 <__aeabi_dmul>
 800a3b2:	4604      	mov	r4, r0
 800a3b4:	460d      	mov	r5, r1
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	4602      	mov	r2, r0
 800a3ba:	4649      	mov	r1, r9
 800a3bc:	4640      	mov	r0, r8
 800a3be:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a3c2:	f7f5 ff37 	bl	8000234 <__adddf3>
 800a3c6:	4b1a      	ldr	r3, [pc, #104]	; (800a430 <__ieee754_pow+0x3d0>)
 800a3c8:	4682      	mov	sl, r0
 800a3ca:	4299      	cmp	r1, r3
 800a3cc:	460f      	mov	r7, r1
 800a3ce:	460e      	mov	r6, r1
 800a3d0:	f340 82ed 	ble.w	800a9ae <__ieee754_pow+0x94e>
 800a3d4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a3d8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a3dc:	4303      	orrs	r3, r0
 800a3de:	f000 81e7 	beq.w	800a7b0 <__ieee754_pow+0x750>
 800a3e2:	a30d      	add	r3, pc, #52	; (adr r3, 800a418 <__ieee754_pow+0x3b8>)
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3ec:	f7f6 f8d8 	bl	80005a0 <__aeabi_dmul>
 800a3f0:	a309      	add	r3, pc, #36	; (adr r3, 800a418 <__ieee754_pow+0x3b8>)
 800a3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f6:	e6cc      	b.n	800a192 <__ieee754_pow+0x132>
 800a3f8:	60000000 	.word	0x60000000
 800a3fc:	3ff71547 	.word	0x3ff71547
 800a400:	f85ddf44 	.word	0xf85ddf44
 800a404:	3e54ae0b 	.word	0x3e54ae0b
 800a408:	55555555 	.word	0x55555555
 800a40c:	3fd55555 	.word	0x3fd55555
 800a410:	652b82fe 	.word	0x652b82fe
 800a414:	3ff71547 	.word	0x3ff71547
 800a418:	8800759c 	.word	0x8800759c
 800a41c:	7e37e43c 	.word	0x7e37e43c
 800a420:	3ff00000 	.word	0x3ff00000
 800a424:	3fd00000 	.word	0x3fd00000
 800a428:	3fe00000 	.word	0x3fe00000
 800a42c:	bff00000 	.word	0xbff00000
 800a430:	408fffff 	.word	0x408fffff
 800a434:	4bd4      	ldr	r3, [pc, #848]	; (800a788 <__ieee754_pow+0x728>)
 800a436:	2200      	movs	r2, #0
 800a438:	ea09 0303 	and.w	r3, r9, r3
 800a43c:	b943      	cbnz	r3, 800a450 <__ieee754_pow+0x3f0>
 800a43e:	4658      	mov	r0, fp
 800a440:	4661      	mov	r1, ip
 800a442:	4bd2      	ldr	r3, [pc, #840]	; (800a78c <__ieee754_pow+0x72c>)
 800a444:	f7f6 f8ac 	bl	80005a0 <__aeabi_dmul>
 800a448:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a44c:	4683      	mov	fp, r0
 800a44e:	460c      	mov	r4, r1
 800a450:	1523      	asrs	r3, r4, #20
 800a452:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a456:	4413      	add	r3, r2
 800a458:	930b      	str	r3, [sp, #44]	; 0x2c
 800a45a:	4bcd      	ldr	r3, [pc, #820]	; (800a790 <__ieee754_pow+0x730>)
 800a45c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a460:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a464:	429c      	cmp	r4, r3
 800a466:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a46a:	dd08      	ble.n	800a47e <__ieee754_pow+0x41e>
 800a46c:	4bc9      	ldr	r3, [pc, #804]	; (800a794 <__ieee754_pow+0x734>)
 800a46e:	429c      	cmp	r4, r3
 800a470:	f340 819c 	ble.w	800a7ac <__ieee754_pow+0x74c>
 800a474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a476:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a47a:	3301      	adds	r3, #1
 800a47c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a47e:	2600      	movs	r6, #0
 800a480:	00f3      	lsls	r3, r6, #3
 800a482:	930d      	str	r3, [sp, #52]	; 0x34
 800a484:	4bc4      	ldr	r3, [pc, #784]	; (800a798 <__ieee754_pow+0x738>)
 800a486:	4658      	mov	r0, fp
 800a488:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a48c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a490:	4629      	mov	r1, r5
 800a492:	461a      	mov	r2, r3
 800a494:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800a498:	4623      	mov	r3, r4
 800a49a:	f7f5 fec9 	bl	8000230 <__aeabi_dsub>
 800a49e:	46da      	mov	sl, fp
 800a4a0:	462b      	mov	r3, r5
 800a4a2:	4652      	mov	r2, sl
 800a4a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800a4a8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4ac:	f7f5 fec2 	bl	8000234 <__adddf3>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	49b9      	ldr	r1, [pc, #740]	; (800a79c <__ieee754_pow+0x73c>)
 800a4b8:	f7f6 f99c 	bl	80007f4 <__aeabi_ddiv>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800a4c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a4c8:	f7f6 f86a 	bl	80005a0 <__aeabi_dmul>
 800a4cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a4d0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800a4d4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a4d8:	2300      	movs	r3, #0
 800a4da:	2200      	movs	r2, #0
 800a4dc:	46ab      	mov	fp, r5
 800a4de:	106d      	asrs	r5, r5, #1
 800a4e0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a4e4:	9304      	str	r3, [sp, #16]
 800a4e6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a4ea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a4ee:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800a4f2:	4640      	mov	r0, r8
 800a4f4:	4649      	mov	r1, r9
 800a4f6:	4614      	mov	r4, r2
 800a4f8:	461d      	mov	r5, r3
 800a4fa:	f7f6 f851 	bl	80005a0 <__aeabi_dmul>
 800a4fe:	4602      	mov	r2, r0
 800a500:	460b      	mov	r3, r1
 800a502:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800a506:	f7f5 fe93 	bl	8000230 <__aeabi_dsub>
 800a50a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a50e:	4606      	mov	r6, r0
 800a510:	460f      	mov	r7, r1
 800a512:	4620      	mov	r0, r4
 800a514:	4629      	mov	r1, r5
 800a516:	f7f5 fe8b 	bl	8000230 <__aeabi_dsub>
 800a51a:	4602      	mov	r2, r0
 800a51c:	460b      	mov	r3, r1
 800a51e:	4650      	mov	r0, sl
 800a520:	4659      	mov	r1, fp
 800a522:	f7f5 fe85 	bl	8000230 <__aeabi_dsub>
 800a526:	4642      	mov	r2, r8
 800a528:	464b      	mov	r3, r9
 800a52a:	f7f6 f839 	bl	80005a0 <__aeabi_dmul>
 800a52e:	4602      	mov	r2, r0
 800a530:	460b      	mov	r3, r1
 800a532:	4630      	mov	r0, r6
 800a534:	4639      	mov	r1, r7
 800a536:	f7f5 fe7b 	bl	8000230 <__aeabi_dsub>
 800a53a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a53e:	f7f6 f82f 	bl	80005a0 <__aeabi_dmul>
 800a542:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a546:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a54a:	4610      	mov	r0, r2
 800a54c:	4619      	mov	r1, r3
 800a54e:	f7f6 f827 	bl	80005a0 <__aeabi_dmul>
 800a552:	a37b      	add	r3, pc, #492	; (adr r3, 800a740 <__ieee754_pow+0x6e0>)
 800a554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a558:	4604      	mov	r4, r0
 800a55a:	460d      	mov	r5, r1
 800a55c:	f7f6 f820 	bl	80005a0 <__aeabi_dmul>
 800a560:	a379      	add	r3, pc, #484	; (adr r3, 800a748 <__ieee754_pow+0x6e8>)
 800a562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a566:	f7f5 fe65 	bl	8000234 <__adddf3>
 800a56a:	4622      	mov	r2, r4
 800a56c:	462b      	mov	r3, r5
 800a56e:	f7f6 f817 	bl	80005a0 <__aeabi_dmul>
 800a572:	a377      	add	r3, pc, #476	; (adr r3, 800a750 <__ieee754_pow+0x6f0>)
 800a574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a578:	f7f5 fe5c 	bl	8000234 <__adddf3>
 800a57c:	4622      	mov	r2, r4
 800a57e:	462b      	mov	r3, r5
 800a580:	f7f6 f80e 	bl	80005a0 <__aeabi_dmul>
 800a584:	a374      	add	r3, pc, #464	; (adr r3, 800a758 <__ieee754_pow+0x6f8>)
 800a586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a58a:	f7f5 fe53 	bl	8000234 <__adddf3>
 800a58e:	4622      	mov	r2, r4
 800a590:	462b      	mov	r3, r5
 800a592:	f7f6 f805 	bl	80005a0 <__aeabi_dmul>
 800a596:	a372      	add	r3, pc, #456	; (adr r3, 800a760 <__ieee754_pow+0x700>)
 800a598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a59c:	f7f5 fe4a 	bl	8000234 <__adddf3>
 800a5a0:	4622      	mov	r2, r4
 800a5a2:	462b      	mov	r3, r5
 800a5a4:	f7f5 fffc 	bl	80005a0 <__aeabi_dmul>
 800a5a8:	a36f      	add	r3, pc, #444	; (adr r3, 800a768 <__ieee754_pow+0x708>)
 800a5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ae:	f7f5 fe41 	bl	8000234 <__adddf3>
 800a5b2:	4622      	mov	r2, r4
 800a5b4:	4606      	mov	r6, r0
 800a5b6:	460f      	mov	r7, r1
 800a5b8:	462b      	mov	r3, r5
 800a5ba:	4620      	mov	r0, r4
 800a5bc:	4629      	mov	r1, r5
 800a5be:	f7f5 ffef 	bl	80005a0 <__aeabi_dmul>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	f7f5 ffe9 	bl	80005a0 <__aeabi_dmul>
 800a5ce:	4604      	mov	r4, r0
 800a5d0:	460d      	mov	r5, r1
 800a5d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a5d6:	4642      	mov	r2, r8
 800a5d8:	464b      	mov	r3, r9
 800a5da:	f7f5 fe2b 	bl	8000234 <__adddf3>
 800a5de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a5e2:	f7f5 ffdd 	bl	80005a0 <__aeabi_dmul>
 800a5e6:	4622      	mov	r2, r4
 800a5e8:	462b      	mov	r3, r5
 800a5ea:	f7f5 fe23 	bl	8000234 <__adddf3>
 800a5ee:	4642      	mov	r2, r8
 800a5f0:	4606      	mov	r6, r0
 800a5f2:	460f      	mov	r7, r1
 800a5f4:	464b      	mov	r3, r9
 800a5f6:	4640      	mov	r0, r8
 800a5f8:	4649      	mov	r1, r9
 800a5fa:	f7f5 ffd1 	bl	80005a0 <__aeabi_dmul>
 800a5fe:	2200      	movs	r2, #0
 800a600:	4b67      	ldr	r3, [pc, #412]	; (800a7a0 <__ieee754_pow+0x740>)
 800a602:	4682      	mov	sl, r0
 800a604:	468b      	mov	fp, r1
 800a606:	f7f5 fe15 	bl	8000234 <__adddf3>
 800a60a:	4632      	mov	r2, r6
 800a60c:	463b      	mov	r3, r7
 800a60e:	f7f5 fe11 	bl	8000234 <__adddf3>
 800a612:	9c04      	ldr	r4, [sp, #16]
 800a614:	460d      	mov	r5, r1
 800a616:	4622      	mov	r2, r4
 800a618:	460b      	mov	r3, r1
 800a61a:	4640      	mov	r0, r8
 800a61c:	4649      	mov	r1, r9
 800a61e:	f7f5 ffbf 	bl	80005a0 <__aeabi_dmul>
 800a622:	2200      	movs	r2, #0
 800a624:	4680      	mov	r8, r0
 800a626:	4689      	mov	r9, r1
 800a628:	4620      	mov	r0, r4
 800a62a:	4629      	mov	r1, r5
 800a62c:	4b5c      	ldr	r3, [pc, #368]	; (800a7a0 <__ieee754_pow+0x740>)
 800a62e:	f7f5 fdff 	bl	8000230 <__aeabi_dsub>
 800a632:	4652      	mov	r2, sl
 800a634:	465b      	mov	r3, fp
 800a636:	f7f5 fdfb 	bl	8000230 <__aeabi_dsub>
 800a63a:	4602      	mov	r2, r0
 800a63c:	460b      	mov	r3, r1
 800a63e:	4630      	mov	r0, r6
 800a640:	4639      	mov	r1, r7
 800a642:	f7f5 fdf5 	bl	8000230 <__aeabi_dsub>
 800a646:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a64a:	f7f5 ffa9 	bl	80005a0 <__aeabi_dmul>
 800a64e:	4622      	mov	r2, r4
 800a650:	4606      	mov	r6, r0
 800a652:	460f      	mov	r7, r1
 800a654:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a658:	462b      	mov	r3, r5
 800a65a:	f7f5 ffa1 	bl	80005a0 <__aeabi_dmul>
 800a65e:	4602      	mov	r2, r0
 800a660:	460b      	mov	r3, r1
 800a662:	4630      	mov	r0, r6
 800a664:	4639      	mov	r1, r7
 800a666:	f7f5 fde5 	bl	8000234 <__adddf3>
 800a66a:	4606      	mov	r6, r0
 800a66c:	460f      	mov	r7, r1
 800a66e:	4602      	mov	r2, r0
 800a670:	460b      	mov	r3, r1
 800a672:	4640      	mov	r0, r8
 800a674:	4649      	mov	r1, r9
 800a676:	f7f5 fddd 	bl	8000234 <__adddf3>
 800a67a:	a33d      	add	r3, pc, #244	; (adr r3, 800a770 <__ieee754_pow+0x710>)
 800a67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a680:	9c04      	ldr	r4, [sp, #16]
 800a682:	460d      	mov	r5, r1
 800a684:	4620      	mov	r0, r4
 800a686:	f7f5 ff8b 	bl	80005a0 <__aeabi_dmul>
 800a68a:	4642      	mov	r2, r8
 800a68c:	464b      	mov	r3, r9
 800a68e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a692:	4620      	mov	r0, r4
 800a694:	4629      	mov	r1, r5
 800a696:	f7f5 fdcb 	bl	8000230 <__aeabi_dsub>
 800a69a:	4602      	mov	r2, r0
 800a69c:	460b      	mov	r3, r1
 800a69e:	4630      	mov	r0, r6
 800a6a0:	4639      	mov	r1, r7
 800a6a2:	f7f5 fdc5 	bl	8000230 <__aeabi_dsub>
 800a6a6:	a334      	add	r3, pc, #208	; (adr r3, 800a778 <__ieee754_pow+0x718>)
 800a6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ac:	f7f5 ff78 	bl	80005a0 <__aeabi_dmul>
 800a6b0:	a333      	add	r3, pc, #204	; (adr r3, 800a780 <__ieee754_pow+0x720>)
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	4606      	mov	r6, r0
 800a6b8:	460f      	mov	r7, r1
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	4629      	mov	r1, r5
 800a6be:	f7f5 ff6f 	bl	80005a0 <__aeabi_dmul>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	4639      	mov	r1, r7
 800a6ca:	f7f5 fdb3 	bl	8000234 <__adddf3>
 800a6ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6d0:	4b34      	ldr	r3, [pc, #208]	; (800a7a4 <__ieee754_pow+0x744>)
 800a6d2:	4413      	add	r3, r2
 800a6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d8:	f7f5 fdac 	bl	8000234 <__adddf3>
 800a6dc:	4680      	mov	r8, r0
 800a6de:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a6e0:	4689      	mov	r9, r1
 800a6e2:	f7f5 fef3 	bl	80004cc <__aeabi_i2d>
 800a6e6:	4604      	mov	r4, r0
 800a6e8:	460d      	mov	r5, r1
 800a6ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a6ec:	4b2e      	ldr	r3, [pc, #184]	; (800a7a8 <__ieee754_pow+0x748>)
 800a6ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a6f8:	4642      	mov	r2, r8
 800a6fa:	464b      	mov	r3, r9
 800a6fc:	f7f5 fd9a 	bl	8000234 <__adddf3>
 800a700:	4632      	mov	r2, r6
 800a702:	463b      	mov	r3, r7
 800a704:	f7f5 fd96 	bl	8000234 <__adddf3>
 800a708:	4622      	mov	r2, r4
 800a70a:	462b      	mov	r3, r5
 800a70c:	f7f5 fd92 	bl	8000234 <__adddf3>
 800a710:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a714:	4622      	mov	r2, r4
 800a716:	462b      	mov	r3, r5
 800a718:	4650      	mov	r0, sl
 800a71a:	468b      	mov	fp, r1
 800a71c:	f7f5 fd88 	bl	8000230 <__aeabi_dsub>
 800a720:	4632      	mov	r2, r6
 800a722:	463b      	mov	r3, r7
 800a724:	f7f5 fd84 	bl	8000230 <__aeabi_dsub>
 800a728:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a72c:	f7f5 fd80 	bl	8000230 <__aeabi_dsub>
 800a730:	4602      	mov	r2, r0
 800a732:	460b      	mov	r3, r1
 800a734:	4640      	mov	r0, r8
 800a736:	4649      	mov	r1, r9
 800a738:	e608      	b.n	800a34c <__ieee754_pow+0x2ec>
 800a73a:	bf00      	nop
 800a73c:	f3af 8000 	nop.w
 800a740:	4a454eef 	.word	0x4a454eef
 800a744:	3fca7e28 	.word	0x3fca7e28
 800a748:	93c9db65 	.word	0x93c9db65
 800a74c:	3fcd864a 	.word	0x3fcd864a
 800a750:	a91d4101 	.word	0xa91d4101
 800a754:	3fd17460 	.word	0x3fd17460
 800a758:	518f264d 	.word	0x518f264d
 800a75c:	3fd55555 	.word	0x3fd55555
 800a760:	db6fabff 	.word	0xdb6fabff
 800a764:	3fdb6db6 	.word	0x3fdb6db6
 800a768:	33333303 	.word	0x33333303
 800a76c:	3fe33333 	.word	0x3fe33333
 800a770:	e0000000 	.word	0xe0000000
 800a774:	3feec709 	.word	0x3feec709
 800a778:	dc3a03fd 	.word	0xdc3a03fd
 800a77c:	3feec709 	.word	0x3feec709
 800a780:	145b01f5 	.word	0x145b01f5
 800a784:	be3e2fe0 	.word	0xbe3e2fe0
 800a788:	7ff00000 	.word	0x7ff00000
 800a78c:	43400000 	.word	0x43400000
 800a790:	0003988e 	.word	0x0003988e
 800a794:	000bb679 	.word	0x000bb679
 800a798:	0800b0a8 	.word	0x0800b0a8
 800a79c:	3ff00000 	.word	0x3ff00000
 800a7a0:	40080000 	.word	0x40080000
 800a7a4:	0800b0c8 	.word	0x0800b0c8
 800a7a8:	0800b0b8 	.word	0x0800b0b8
 800a7ac:	2601      	movs	r6, #1
 800a7ae:	e667      	b.n	800a480 <__ieee754_pow+0x420>
 800a7b0:	a39d      	add	r3, pc, #628	; (adr r3, 800aa28 <__ieee754_pow+0x9c8>)
 800a7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b6:	4640      	mov	r0, r8
 800a7b8:	4649      	mov	r1, r9
 800a7ba:	f7f5 fd3b 	bl	8000234 <__adddf3>
 800a7be:	4622      	mov	r2, r4
 800a7c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7c4:	462b      	mov	r3, r5
 800a7c6:	4650      	mov	r0, sl
 800a7c8:	4639      	mov	r1, r7
 800a7ca:	f7f5 fd31 	bl	8000230 <__aeabi_dsub>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a7d6:	f7f6 f973 	bl	8000ac0 <__aeabi_dcmpgt>
 800a7da:	2800      	cmp	r0, #0
 800a7dc:	f47f ae01 	bne.w	800a3e2 <__ieee754_pow+0x382>
 800a7e0:	4aa5      	ldr	r2, [pc, #660]	; (800aa78 <__ieee754_pow+0xa18>)
 800a7e2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	f340 8103 	ble.w	800a9f2 <__ieee754_pow+0x992>
 800a7ec:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a7f0:	2000      	movs	r0, #0
 800a7f2:	151b      	asrs	r3, r3, #20
 800a7f4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a7f8:	fa4a f303 	asr.w	r3, sl, r3
 800a7fc:	4433      	add	r3, r6
 800a7fe:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a802:	4f9e      	ldr	r7, [pc, #632]	; (800aa7c <__ieee754_pow+0xa1c>)
 800a804:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a808:	4117      	asrs	r7, r2
 800a80a:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a80e:	ea23 0107 	bic.w	r1, r3, r7
 800a812:	f1c2 0214 	rsb	r2, r2, #20
 800a816:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a81a:	460b      	mov	r3, r1
 800a81c:	fa4a fa02 	asr.w	sl, sl, r2
 800a820:	2e00      	cmp	r6, #0
 800a822:	4602      	mov	r2, r0
 800a824:	4629      	mov	r1, r5
 800a826:	4620      	mov	r0, r4
 800a828:	bfb8      	it	lt
 800a82a:	f1ca 0a00 	rsblt	sl, sl, #0
 800a82e:	f7f5 fcff 	bl	8000230 <__aeabi_dsub>
 800a832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a836:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a83a:	2400      	movs	r4, #0
 800a83c:	4642      	mov	r2, r8
 800a83e:	464b      	mov	r3, r9
 800a840:	f7f5 fcf8 	bl	8000234 <__adddf3>
 800a844:	a37a      	add	r3, pc, #488	; (adr r3, 800aa30 <__ieee754_pow+0x9d0>)
 800a846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84a:	4620      	mov	r0, r4
 800a84c:	460d      	mov	r5, r1
 800a84e:	f7f5 fea7 	bl	80005a0 <__aeabi_dmul>
 800a852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a856:	4606      	mov	r6, r0
 800a858:	460f      	mov	r7, r1
 800a85a:	4620      	mov	r0, r4
 800a85c:	4629      	mov	r1, r5
 800a85e:	f7f5 fce7 	bl	8000230 <__aeabi_dsub>
 800a862:	4602      	mov	r2, r0
 800a864:	460b      	mov	r3, r1
 800a866:	4640      	mov	r0, r8
 800a868:	4649      	mov	r1, r9
 800a86a:	f7f5 fce1 	bl	8000230 <__aeabi_dsub>
 800a86e:	a372      	add	r3, pc, #456	; (adr r3, 800aa38 <__ieee754_pow+0x9d8>)
 800a870:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a874:	f7f5 fe94 	bl	80005a0 <__aeabi_dmul>
 800a878:	a371      	add	r3, pc, #452	; (adr r3, 800aa40 <__ieee754_pow+0x9e0>)
 800a87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87e:	4680      	mov	r8, r0
 800a880:	4689      	mov	r9, r1
 800a882:	4620      	mov	r0, r4
 800a884:	4629      	mov	r1, r5
 800a886:	f7f5 fe8b 	bl	80005a0 <__aeabi_dmul>
 800a88a:	4602      	mov	r2, r0
 800a88c:	460b      	mov	r3, r1
 800a88e:	4640      	mov	r0, r8
 800a890:	4649      	mov	r1, r9
 800a892:	f7f5 fccf 	bl	8000234 <__adddf3>
 800a896:	4604      	mov	r4, r0
 800a898:	460d      	mov	r5, r1
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	4630      	mov	r0, r6
 800a8a0:	4639      	mov	r1, r7
 800a8a2:	f7f5 fcc7 	bl	8000234 <__adddf3>
 800a8a6:	4632      	mov	r2, r6
 800a8a8:	463b      	mov	r3, r7
 800a8aa:	4680      	mov	r8, r0
 800a8ac:	4689      	mov	r9, r1
 800a8ae:	f7f5 fcbf 	bl	8000230 <__aeabi_dsub>
 800a8b2:	4602      	mov	r2, r0
 800a8b4:	460b      	mov	r3, r1
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	4629      	mov	r1, r5
 800a8ba:	f7f5 fcb9 	bl	8000230 <__aeabi_dsub>
 800a8be:	4642      	mov	r2, r8
 800a8c0:	4606      	mov	r6, r0
 800a8c2:	460f      	mov	r7, r1
 800a8c4:	464b      	mov	r3, r9
 800a8c6:	4640      	mov	r0, r8
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	f7f5 fe69 	bl	80005a0 <__aeabi_dmul>
 800a8ce:	a35e      	add	r3, pc, #376	; (adr r3, 800aa48 <__ieee754_pow+0x9e8>)
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	4604      	mov	r4, r0
 800a8d6:	460d      	mov	r5, r1
 800a8d8:	f7f5 fe62 	bl	80005a0 <__aeabi_dmul>
 800a8dc:	a35c      	add	r3, pc, #368	; (adr r3, 800aa50 <__ieee754_pow+0x9f0>)
 800a8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e2:	f7f5 fca5 	bl	8000230 <__aeabi_dsub>
 800a8e6:	4622      	mov	r2, r4
 800a8e8:	462b      	mov	r3, r5
 800a8ea:	f7f5 fe59 	bl	80005a0 <__aeabi_dmul>
 800a8ee:	a35a      	add	r3, pc, #360	; (adr r3, 800aa58 <__ieee754_pow+0x9f8>)
 800a8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f4:	f7f5 fc9e 	bl	8000234 <__adddf3>
 800a8f8:	4622      	mov	r2, r4
 800a8fa:	462b      	mov	r3, r5
 800a8fc:	f7f5 fe50 	bl	80005a0 <__aeabi_dmul>
 800a900:	a357      	add	r3, pc, #348	; (adr r3, 800aa60 <__ieee754_pow+0xa00>)
 800a902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a906:	f7f5 fc93 	bl	8000230 <__aeabi_dsub>
 800a90a:	4622      	mov	r2, r4
 800a90c:	462b      	mov	r3, r5
 800a90e:	f7f5 fe47 	bl	80005a0 <__aeabi_dmul>
 800a912:	a355      	add	r3, pc, #340	; (adr r3, 800aa68 <__ieee754_pow+0xa08>)
 800a914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a918:	f7f5 fc8c 	bl	8000234 <__adddf3>
 800a91c:	4622      	mov	r2, r4
 800a91e:	462b      	mov	r3, r5
 800a920:	f7f5 fe3e 	bl	80005a0 <__aeabi_dmul>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4640      	mov	r0, r8
 800a92a:	4649      	mov	r1, r9
 800a92c:	f7f5 fc80 	bl	8000230 <__aeabi_dsub>
 800a930:	4604      	mov	r4, r0
 800a932:	460d      	mov	r5, r1
 800a934:	4602      	mov	r2, r0
 800a936:	460b      	mov	r3, r1
 800a938:	4640      	mov	r0, r8
 800a93a:	4649      	mov	r1, r9
 800a93c:	f7f5 fe30 	bl	80005a0 <__aeabi_dmul>
 800a940:	2200      	movs	r2, #0
 800a942:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a946:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a94a:	4620      	mov	r0, r4
 800a94c:	4629      	mov	r1, r5
 800a94e:	f7f5 fc6f 	bl	8000230 <__aeabi_dsub>
 800a952:	4602      	mov	r2, r0
 800a954:	460b      	mov	r3, r1
 800a956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a95a:	f7f5 ff4b 	bl	80007f4 <__aeabi_ddiv>
 800a95e:	4632      	mov	r2, r6
 800a960:	4604      	mov	r4, r0
 800a962:	460d      	mov	r5, r1
 800a964:	463b      	mov	r3, r7
 800a966:	4640      	mov	r0, r8
 800a968:	4649      	mov	r1, r9
 800a96a:	f7f5 fe19 	bl	80005a0 <__aeabi_dmul>
 800a96e:	4632      	mov	r2, r6
 800a970:	463b      	mov	r3, r7
 800a972:	f7f5 fc5f 	bl	8000234 <__adddf3>
 800a976:	4602      	mov	r2, r0
 800a978:	460b      	mov	r3, r1
 800a97a:	4620      	mov	r0, r4
 800a97c:	4629      	mov	r1, r5
 800a97e:	f7f5 fc57 	bl	8000230 <__aeabi_dsub>
 800a982:	4642      	mov	r2, r8
 800a984:	464b      	mov	r3, r9
 800a986:	f7f5 fc53 	bl	8000230 <__aeabi_dsub>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	2000      	movs	r0, #0
 800a990:	493b      	ldr	r1, [pc, #236]	; (800aa80 <__ieee754_pow+0xa20>)
 800a992:	f7f5 fc4d 	bl	8000230 <__aeabi_dsub>
 800a996:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a99a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a99e:	da2b      	bge.n	800a9f8 <__ieee754_pow+0x998>
 800a9a0:	4652      	mov	r2, sl
 800a9a2:	f000 f9e9 	bl	800ad78 <scalbn>
 800a9a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9aa:	f7ff bbf2 	b.w	800a192 <__ieee754_pow+0x132>
 800a9ae:	4b35      	ldr	r3, [pc, #212]	; (800aa84 <__ieee754_pow+0xa24>)
 800a9b0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800a9b4:	429f      	cmp	r7, r3
 800a9b6:	f77f af13 	ble.w	800a7e0 <__ieee754_pow+0x780>
 800a9ba:	4b33      	ldr	r3, [pc, #204]	; (800aa88 <__ieee754_pow+0xa28>)
 800a9bc:	440b      	add	r3, r1
 800a9be:	4303      	orrs	r3, r0
 800a9c0:	d00b      	beq.n	800a9da <__ieee754_pow+0x97a>
 800a9c2:	a32b      	add	r3, pc, #172	; (adr r3, 800aa70 <__ieee754_pow+0xa10>)
 800a9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9cc:	f7f5 fde8 	bl	80005a0 <__aeabi_dmul>
 800a9d0:	a327      	add	r3, pc, #156	; (adr r3, 800aa70 <__ieee754_pow+0xa10>)
 800a9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d6:	f7ff bbdc 	b.w	800a192 <__ieee754_pow+0x132>
 800a9da:	4622      	mov	r2, r4
 800a9dc:	462b      	mov	r3, r5
 800a9de:	f7f5 fc27 	bl	8000230 <__aeabi_dsub>
 800a9e2:	4642      	mov	r2, r8
 800a9e4:	464b      	mov	r3, r9
 800a9e6:	f7f6 f861 	bl	8000aac <__aeabi_dcmpge>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	f43f aef8 	beq.w	800a7e0 <__ieee754_pow+0x780>
 800a9f0:	e7e7      	b.n	800a9c2 <__ieee754_pow+0x962>
 800a9f2:	f04f 0a00 	mov.w	sl, #0
 800a9f6:	e71e      	b.n	800a836 <__ieee754_pow+0x7d6>
 800a9f8:	4621      	mov	r1, r4
 800a9fa:	e7d4      	b.n	800a9a6 <__ieee754_pow+0x946>
 800a9fc:	f04f 0b00 	mov.w	fp, #0
 800aa00:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aa80 <__ieee754_pow+0xa20>
 800aa04:	f7ff bbb0 	b.w	800a168 <__ieee754_pow+0x108>
 800aa08:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800aa0c:	f7ff bbac 	b.w	800a168 <__ieee754_pow+0x108>
 800aa10:	4638      	mov	r0, r7
 800aa12:	4641      	mov	r1, r8
 800aa14:	f7ff bbbf 	b.w	800a196 <__ieee754_pow+0x136>
 800aa18:	9200      	str	r2, [sp, #0]
 800aa1a:	f7ff bb7f 	b.w	800a11c <__ieee754_pow+0xbc>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	f7ff bb69 	b.w	800a0f6 <__ieee754_pow+0x96>
 800aa24:	f3af 8000 	nop.w
 800aa28:	652b82fe 	.word	0x652b82fe
 800aa2c:	3c971547 	.word	0x3c971547
 800aa30:	00000000 	.word	0x00000000
 800aa34:	3fe62e43 	.word	0x3fe62e43
 800aa38:	fefa39ef 	.word	0xfefa39ef
 800aa3c:	3fe62e42 	.word	0x3fe62e42
 800aa40:	0ca86c39 	.word	0x0ca86c39
 800aa44:	be205c61 	.word	0xbe205c61
 800aa48:	72bea4d0 	.word	0x72bea4d0
 800aa4c:	3e663769 	.word	0x3e663769
 800aa50:	c5d26bf1 	.word	0xc5d26bf1
 800aa54:	3ebbbd41 	.word	0x3ebbbd41
 800aa58:	af25de2c 	.word	0xaf25de2c
 800aa5c:	3f11566a 	.word	0x3f11566a
 800aa60:	16bebd93 	.word	0x16bebd93
 800aa64:	3f66c16c 	.word	0x3f66c16c
 800aa68:	5555553e 	.word	0x5555553e
 800aa6c:	3fc55555 	.word	0x3fc55555
 800aa70:	c2f8f359 	.word	0xc2f8f359
 800aa74:	01a56e1f 	.word	0x01a56e1f
 800aa78:	3fe00000 	.word	0x3fe00000
 800aa7c:	000fffff 	.word	0x000fffff
 800aa80:	3ff00000 	.word	0x3ff00000
 800aa84:	4090cbff 	.word	0x4090cbff
 800aa88:	3f6f3400 	.word	0x3f6f3400

0800aa8c <__ieee754_sqrt>:
 800aa8c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800abe0 <__ieee754_sqrt+0x154>
 800aa90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa94:	ea3c 0c01 	bics.w	ip, ip, r1
 800aa98:	460b      	mov	r3, r1
 800aa9a:	4606      	mov	r6, r0
 800aa9c:	460d      	mov	r5, r1
 800aa9e:	460a      	mov	r2, r1
 800aaa0:	4607      	mov	r7, r0
 800aaa2:	4604      	mov	r4, r0
 800aaa4:	d10e      	bne.n	800aac4 <__ieee754_sqrt+0x38>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	f7f5 fd7a 	bl	80005a0 <__aeabi_dmul>
 800aaac:	4602      	mov	r2, r0
 800aaae:	460b      	mov	r3, r1
 800aab0:	4630      	mov	r0, r6
 800aab2:	4629      	mov	r1, r5
 800aab4:	f7f5 fbbe 	bl	8000234 <__adddf3>
 800aab8:	4606      	mov	r6, r0
 800aaba:	460d      	mov	r5, r1
 800aabc:	4630      	mov	r0, r6
 800aabe:	4629      	mov	r1, r5
 800aac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aac4:	2900      	cmp	r1, #0
 800aac6:	dc0d      	bgt.n	800aae4 <__ieee754_sqrt+0x58>
 800aac8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800aacc:	ea5c 0707 	orrs.w	r7, ip, r7
 800aad0:	d0f4      	beq.n	800aabc <__ieee754_sqrt+0x30>
 800aad2:	b139      	cbz	r1, 800aae4 <__ieee754_sqrt+0x58>
 800aad4:	4602      	mov	r2, r0
 800aad6:	f7f5 fbab 	bl	8000230 <__aeabi_dsub>
 800aada:	4602      	mov	r2, r0
 800aadc:	460b      	mov	r3, r1
 800aade:	f7f5 fe89 	bl	80007f4 <__aeabi_ddiv>
 800aae2:	e7e9      	b.n	800aab8 <__ieee754_sqrt+0x2c>
 800aae4:	1512      	asrs	r2, r2, #20
 800aae6:	d074      	beq.n	800abd2 <__ieee754_sqrt+0x146>
 800aae8:	2000      	movs	r0, #0
 800aaea:	07d5      	lsls	r5, r2, #31
 800aaec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aaf0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800aaf4:	bf5e      	ittt	pl
 800aaf6:	0fe3      	lsrpl	r3, r4, #31
 800aaf8:	0064      	lslpl	r4, r4, #1
 800aafa:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800aafe:	0fe3      	lsrs	r3, r4, #31
 800ab00:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ab04:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800ab08:	2516      	movs	r5, #22
 800ab0a:	4601      	mov	r1, r0
 800ab0c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ab10:	1076      	asrs	r6, r6, #1
 800ab12:	0064      	lsls	r4, r4, #1
 800ab14:	188f      	adds	r7, r1, r2
 800ab16:	429f      	cmp	r7, r3
 800ab18:	bfde      	ittt	le
 800ab1a:	1bdb      	suble	r3, r3, r7
 800ab1c:	18b9      	addle	r1, r7, r2
 800ab1e:	1880      	addle	r0, r0, r2
 800ab20:	005b      	lsls	r3, r3, #1
 800ab22:	3d01      	subs	r5, #1
 800ab24:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ab28:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ab2c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ab30:	d1f0      	bne.n	800ab14 <__ieee754_sqrt+0x88>
 800ab32:	462a      	mov	r2, r5
 800ab34:	f04f 0e20 	mov.w	lr, #32
 800ab38:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800ab3c:	428b      	cmp	r3, r1
 800ab3e:	eb07 0c05 	add.w	ip, r7, r5
 800ab42:	dc02      	bgt.n	800ab4a <__ieee754_sqrt+0xbe>
 800ab44:	d113      	bne.n	800ab6e <__ieee754_sqrt+0xe2>
 800ab46:	45a4      	cmp	ip, r4
 800ab48:	d811      	bhi.n	800ab6e <__ieee754_sqrt+0xe2>
 800ab4a:	f1bc 0f00 	cmp.w	ip, #0
 800ab4e:	eb0c 0507 	add.w	r5, ip, r7
 800ab52:	da43      	bge.n	800abdc <__ieee754_sqrt+0x150>
 800ab54:	2d00      	cmp	r5, #0
 800ab56:	db41      	blt.n	800abdc <__ieee754_sqrt+0x150>
 800ab58:	f101 0801 	add.w	r8, r1, #1
 800ab5c:	1a5b      	subs	r3, r3, r1
 800ab5e:	4641      	mov	r1, r8
 800ab60:	45a4      	cmp	ip, r4
 800ab62:	bf88      	it	hi
 800ab64:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800ab68:	eba4 040c 	sub.w	r4, r4, ip
 800ab6c:	443a      	add	r2, r7
 800ab6e:	005b      	lsls	r3, r3, #1
 800ab70:	f1be 0e01 	subs.w	lr, lr, #1
 800ab74:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800ab78:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800ab7c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800ab80:	d1dc      	bne.n	800ab3c <__ieee754_sqrt+0xb0>
 800ab82:	4323      	orrs	r3, r4
 800ab84:	d006      	beq.n	800ab94 <__ieee754_sqrt+0x108>
 800ab86:	1c54      	adds	r4, r2, #1
 800ab88:	bf0b      	itete	eq
 800ab8a:	4672      	moveq	r2, lr
 800ab8c:	3201      	addne	r2, #1
 800ab8e:	3001      	addeq	r0, #1
 800ab90:	f022 0201 	bicne.w	r2, r2, #1
 800ab94:	1043      	asrs	r3, r0, #1
 800ab96:	07c1      	lsls	r1, r0, #31
 800ab98:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ab9c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800aba0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800aba4:	bf48      	it	mi
 800aba6:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800abaa:	4610      	mov	r0, r2
 800abac:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800abb0:	e782      	b.n	800aab8 <__ieee754_sqrt+0x2c>
 800abb2:	0ae3      	lsrs	r3, r4, #11
 800abb4:	3915      	subs	r1, #21
 800abb6:	0564      	lsls	r4, r4, #21
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d0fa      	beq.n	800abb2 <__ieee754_sqrt+0x126>
 800abbc:	02de      	lsls	r6, r3, #11
 800abbe:	d50a      	bpl.n	800abd6 <__ieee754_sqrt+0x14a>
 800abc0:	f1c2 0020 	rsb	r0, r2, #32
 800abc4:	fa24 f000 	lsr.w	r0, r4, r0
 800abc8:	1e55      	subs	r5, r2, #1
 800abca:	4094      	lsls	r4, r2
 800abcc:	4303      	orrs	r3, r0
 800abce:	1b4a      	subs	r2, r1, r5
 800abd0:	e78a      	b.n	800aae8 <__ieee754_sqrt+0x5c>
 800abd2:	4611      	mov	r1, r2
 800abd4:	e7f0      	b.n	800abb8 <__ieee754_sqrt+0x12c>
 800abd6:	005b      	lsls	r3, r3, #1
 800abd8:	3201      	adds	r2, #1
 800abda:	e7ef      	b.n	800abbc <__ieee754_sqrt+0x130>
 800abdc:	4688      	mov	r8, r1
 800abde:	e7bd      	b.n	800ab5c <__ieee754_sqrt+0xd0>
 800abe0:	7ff00000 	.word	0x7ff00000

0800abe4 <with_errnof>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	4604      	mov	r4, r0
 800abe8:	460d      	mov	r5, r1
 800abea:	f000 f953 	bl	800ae94 <__errno>
 800abee:	6005      	str	r5, [r0, #0]
 800abf0:	4620      	mov	r0, r4
 800abf2:	bd38      	pop	{r3, r4, r5, pc}

0800abf4 <__math_divzerof>:
 800abf4:	b508      	push	{r3, lr}
 800abf6:	b948      	cbnz	r0, 800ac0c <__math_divzerof+0x18>
 800abf8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800abfc:	2100      	movs	r1, #0
 800abfe:	f7f6 f969 	bl	8000ed4 <__aeabi_fdiv>
 800ac02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ac06:	2122      	movs	r1, #34	; 0x22
 800ac08:	f7ff bfec 	b.w	800abe4 <with_errnof>
 800ac0c:	4800      	ldr	r0, [pc, #0]	; (800ac10 <__math_divzerof+0x1c>)
 800ac0e:	e7f5      	b.n	800abfc <__math_divzerof+0x8>
 800ac10:	bf800000 	.word	0xbf800000

0800ac14 <__math_invalidf>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4601      	mov	r1, r0
 800ac18:	4605      	mov	r5, r0
 800ac1a:	f7f5 ff9d 	bl	8000b58 <__aeabi_fsub>
 800ac1e:	4601      	mov	r1, r0
 800ac20:	f7f6 f958 	bl	8000ed4 <__aeabi_fdiv>
 800ac24:	4629      	mov	r1, r5
 800ac26:	4604      	mov	r4, r0
 800ac28:	4628      	mov	r0, r5
 800ac2a:	f7f6 fa65 	bl	80010f8 <__aeabi_fcmpun>
 800ac2e:	b928      	cbnz	r0, 800ac3c <__math_invalidf+0x28>
 800ac30:	4620      	mov	r0, r4
 800ac32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac36:	2121      	movs	r1, #33	; 0x21
 800ac38:	f7ff bfd4 	b.w	800abe4 <with_errnof>
 800ac3c:	4620      	mov	r0, r4
 800ac3e:	bd38      	pop	{r3, r4, r5, pc}

0800ac40 <fabs>:
 800ac40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ac44:	4770      	bx	lr

0800ac46 <finite>:
 800ac46:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800ac4a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ac4e:	0fc0      	lsrs	r0, r0, #31
 800ac50:	4770      	bx	lr
	...

0800ac54 <nan>:
 800ac54:	2000      	movs	r0, #0
 800ac56:	4901      	ldr	r1, [pc, #4]	; (800ac5c <nan+0x8>)
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop
 800ac5c:	7ff80000 	.word	0x7ff80000

0800ac60 <rint>:
 800ac60:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800ac64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac66:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800ac6a:	2f13      	cmp	r7, #19
 800ac6c:	4602      	mov	r2, r0
 800ac6e:	460b      	mov	r3, r1
 800ac70:	460c      	mov	r4, r1
 800ac72:	4605      	mov	r5, r0
 800ac74:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800ac78:	dc59      	bgt.n	800ad2e <rint+0xce>
 800ac7a:	2f00      	cmp	r7, #0
 800ac7c:	da2a      	bge.n	800acd4 <rint+0x74>
 800ac7e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ac82:	4301      	orrs	r1, r0
 800ac84:	d022      	beq.n	800accc <rint+0x6c>
 800ac86:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800ac8a:	4301      	orrs	r1, r0
 800ac8c:	424d      	negs	r5, r1
 800ac8e:	430d      	orrs	r5, r1
 800ac90:	4936      	ldr	r1, [pc, #216]	; (800ad6c <rint+0x10c>)
 800ac92:	0c5c      	lsrs	r4, r3, #17
 800ac94:	0b2d      	lsrs	r5, r5, #12
 800ac96:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800ac9a:	0464      	lsls	r4, r4, #17
 800ac9c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aca0:	ea45 0304 	orr.w	r3, r5, r4
 800aca4:	e9d1 4500 	ldrd	r4, r5, [r1]
 800aca8:	4620      	mov	r0, r4
 800acaa:	4629      	mov	r1, r5
 800acac:	f7f5 fac2 	bl	8000234 <__adddf3>
 800acb0:	e9cd 0100 	strd	r0, r1, [sp]
 800acb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acb8:	462b      	mov	r3, r5
 800acba:	4622      	mov	r2, r4
 800acbc:	f7f5 fab8 	bl	8000230 <__aeabi_dsub>
 800acc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800acc4:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800acc8:	4602      	mov	r2, r0
 800acca:	460b      	mov	r3, r1
 800accc:	4610      	mov	r0, r2
 800acce:	4619      	mov	r1, r3
 800acd0:	b003      	add	sp, #12
 800acd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800acd4:	4926      	ldr	r1, [pc, #152]	; (800ad70 <rint+0x110>)
 800acd6:	4139      	asrs	r1, r7
 800acd8:	ea03 0001 	and.w	r0, r3, r1
 800acdc:	4310      	orrs	r0, r2
 800acde:	d0f5      	beq.n	800accc <rint+0x6c>
 800ace0:	084b      	lsrs	r3, r1, #1
 800ace2:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800ace6:	ea52 0501 	orrs.w	r5, r2, r1
 800acea:	d00c      	beq.n	800ad06 <rint+0xa6>
 800acec:	ea24 0303 	bic.w	r3, r4, r3
 800acf0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800acf4:	2f13      	cmp	r7, #19
 800acf6:	bf0c      	ite	eq
 800acf8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800acfc:	2500      	movne	r5, #0
 800acfe:	fa44 f707 	asr.w	r7, r4, r7
 800ad02:	ea43 0407 	orr.w	r4, r3, r7
 800ad06:	4919      	ldr	r1, [pc, #100]	; (800ad6c <rint+0x10c>)
 800ad08:	4623      	mov	r3, r4
 800ad0a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800ad0e:	462a      	mov	r2, r5
 800ad10:	e9d6 4500 	ldrd	r4, r5, [r6]
 800ad14:	4620      	mov	r0, r4
 800ad16:	4629      	mov	r1, r5
 800ad18:	f7f5 fa8c 	bl	8000234 <__adddf3>
 800ad1c:	e9cd 0100 	strd	r0, r1, [sp]
 800ad20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad24:	4622      	mov	r2, r4
 800ad26:	462b      	mov	r3, r5
 800ad28:	f7f5 fa82 	bl	8000230 <__aeabi_dsub>
 800ad2c:	e7cc      	b.n	800acc8 <rint+0x68>
 800ad2e:	2f33      	cmp	r7, #51	; 0x33
 800ad30:	dd05      	ble.n	800ad3e <rint+0xde>
 800ad32:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800ad36:	d1c9      	bne.n	800accc <rint+0x6c>
 800ad38:	f7f5 fa7c 	bl	8000234 <__adddf3>
 800ad3c:	e7c4      	b.n	800acc8 <rint+0x68>
 800ad3e:	f04f 31ff 	mov.w	r1, #4294967295
 800ad42:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800ad46:	fa21 f10c 	lsr.w	r1, r1, ip
 800ad4a:	4208      	tst	r0, r1
 800ad4c:	d0be      	beq.n	800accc <rint+0x6c>
 800ad4e:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800ad52:	bf18      	it	ne
 800ad54:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800ad58:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800ad5c:	bf1e      	ittt	ne
 800ad5e:	ea20 0303 	bicne.w	r3, r0, r3
 800ad62:	fa45 fc0c 	asrne.w	ip, r5, ip
 800ad66:	ea43 050c 	orrne.w	r5, r3, ip
 800ad6a:	e7cc      	b.n	800ad06 <rint+0xa6>
 800ad6c:	0800b0d8 	.word	0x0800b0d8
 800ad70:	000fffff 	.word	0x000fffff
 800ad74:	00000000 	.word	0x00000000

0800ad78 <scalbn>:
 800ad78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad7a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800ad7e:	4604      	mov	r4, r0
 800ad80:	460d      	mov	r5, r1
 800ad82:	4617      	mov	r7, r2
 800ad84:	460b      	mov	r3, r1
 800ad86:	b996      	cbnz	r6, 800adae <scalbn+0x36>
 800ad88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad8c:	4303      	orrs	r3, r0
 800ad8e:	d039      	beq.n	800ae04 <scalbn+0x8c>
 800ad90:	4b35      	ldr	r3, [pc, #212]	; (800ae68 <scalbn+0xf0>)
 800ad92:	2200      	movs	r2, #0
 800ad94:	f7f5 fc04 	bl	80005a0 <__aeabi_dmul>
 800ad98:	4b34      	ldr	r3, [pc, #208]	; (800ae6c <scalbn+0xf4>)
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	429f      	cmp	r7, r3
 800ad9e:	460d      	mov	r5, r1
 800ada0:	da0f      	bge.n	800adc2 <scalbn+0x4a>
 800ada2:	a32d      	add	r3, pc, #180	; (adr r3, 800ae58 <scalbn+0xe0>)
 800ada4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada8:	f7f5 fbfa 	bl	80005a0 <__aeabi_dmul>
 800adac:	e006      	b.n	800adbc <scalbn+0x44>
 800adae:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800adb2:	4296      	cmp	r6, r2
 800adb4:	d10a      	bne.n	800adcc <scalbn+0x54>
 800adb6:	4602      	mov	r2, r0
 800adb8:	f7f5 fa3c 	bl	8000234 <__adddf3>
 800adbc:	4604      	mov	r4, r0
 800adbe:	460d      	mov	r5, r1
 800adc0:	e020      	b.n	800ae04 <scalbn+0x8c>
 800adc2:	460b      	mov	r3, r1
 800adc4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800adc8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800adcc:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800add0:	19b9      	adds	r1, r7, r6
 800add2:	4291      	cmp	r1, r2
 800add4:	dd0e      	ble.n	800adf4 <scalbn+0x7c>
 800add6:	a322      	add	r3, pc, #136	; (adr r3, 800ae60 <scalbn+0xe8>)
 800add8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800addc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800ade0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800ade4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800ade8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800adec:	4820      	ldr	r0, [pc, #128]	; (800ae70 <scalbn+0xf8>)
 800adee:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800adf2:	e7d9      	b.n	800ada8 <scalbn+0x30>
 800adf4:	2900      	cmp	r1, #0
 800adf6:	dd08      	ble.n	800ae0a <scalbn+0x92>
 800adf8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800adfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ae00:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ae04:	4620      	mov	r0, r4
 800ae06:	4629      	mov	r1, r5
 800ae08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae0a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800ae0e:	da16      	bge.n	800ae3e <scalbn+0xc6>
 800ae10:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ae14:	429f      	cmp	r7, r3
 800ae16:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800ae1a:	dd08      	ble.n	800ae2e <scalbn+0xb6>
 800ae1c:	4c15      	ldr	r4, [pc, #84]	; (800ae74 <scalbn+0xfc>)
 800ae1e:	4814      	ldr	r0, [pc, #80]	; (800ae70 <scalbn+0xf8>)
 800ae20:	f363 74df 	bfi	r4, r3, #31, #1
 800ae24:	a30e      	add	r3, pc, #56	; (adr r3, 800ae60 <scalbn+0xe8>)
 800ae26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae2a:	4621      	mov	r1, r4
 800ae2c:	e7bc      	b.n	800ada8 <scalbn+0x30>
 800ae2e:	4c12      	ldr	r4, [pc, #72]	; (800ae78 <scalbn+0x100>)
 800ae30:	4812      	ldr	r0, [pc, #72]	; (800ae7c <scalbn+0x104>)
 800ae32:	f363 74df 	bfi	r4, r3, #31, #1
 800ae36:	a308      	add	r3, pc, #32	; (adr r3, 800ae58 <scalbn+0xe0>)
 800ae38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3c:	e7f5      	b.n	800ae2a <scalbn+0xb2>
 800ae3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ae42:	3136      	adds	r1, #54	; 0x36
 800ae44:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ae48:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	4629      	mov	r1, r5
 800ae50:	2200      	movs	r2, #0
 800ae52:	4b0b      	ldr	r3, [pc, #44]	; (800ae80 <scalbn+0x108>)
 800ae54:	e7a8      	b.n	800ada8 <scalbn+0x30>
 800ae56:	bf00      	nop
 800ae58:	c2f8f359 	.word	0xc2f8f359
 800ae5c:	01a56e1f 	.word	0x01a56e1f
 800ae60:	8800759c 	.word	0x8800759c
 800ae64:	7e37e43c 	.word	0x7e37e43c
 800ae68:	43500000 	.word	0x43500000
 800ae6c:	ffff3cb0 	.word	0xffff3cb0
 800ae70:	8800759c 	.word	0x8800759c
 800ae74:	7e37e43c 	.word	0x7e37e43c
 800ae78:	01a56e1f 	.word	0x01a56e1f
 800ae7c:	c2f8f359 	.word	0xc2f8f359
 800ae80:	3c900000 	.word	0x3c900000

0800ae84 <abort>:
 800ae84:	2006      	movs	r0, #6
 800ae86:	b508      	push	{r3, lr}
 800ae88:	f000 f86c 	bl	800af64 <raise>
 800ae8c:	2001      	movs	r0, #1
 800ae8e:	f7fa fb22 	bl	80054d6 <_exit>
	...

0800ae94 <__errno>:
 800ae94:	4b01      	ldr	r3, [pc, #4]	; (800ae9c <__errno+0x8>)
 800ae96:	6818      	ldr	r0, [r3, #0]
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000014 	.word	0x20000014

0800aea0 <__libc_init_array>:
 800aea0:	b570      	push	{r4, r5, r6, lr}
 800aea2:	2600      	movs	r6, #0
 800aea4:	4d0c      	ldr	r5, [pc, #48]	; (800aed8 <__libc_init_array+0x38>)
 800aea6:	4c0d      	ldr	r4, [pc, #52]	; (800aedc <__libc_init_array+0x3c>)
 800aea8:	1b64      	subs	r4, r4, r5
 800aeaa:	10a4      	asrs	r4, r4, #2
 800aeac:	42a6      	cmp	r6, r4
 800aeae:	d109      	bne.n	800aec4 <__libc_init_array+0x24>
 800aeb0:	f000 f874 	bl	800af9c <_init>
 800aeb4:	2600      	movs	r6, #0
 800aeb6:	4d0a      	ldr	r5, [pc, #40]	; (800aee0 <__libc_init_array+0x40>)
 800aeb8:	4c0a      	ldr	r4, [pc, #40]	; (800aee4 <__libc_init_array+0x44>)
 800aeba:	1b64      	subs	r4, r4, r5
 800aebc:	10a4      	asrs	r4, r4, #2
 800aebe:	42a6      	cmp	r6, r4
 800aec0:	d105      	bne.n	800aece <__libc_init_array+0x2e>
 800aec2:	bd70      	pop	{r4, r5, r6, pc}
 800aec4:	f855 3b04 	ldr.w	r3, [r5], #4
 800aec8:	4798      	blx	r3
 800aeca:	3601      	adds	r6, #1
 800aecc:	e7ee      	b.n	800aeac <__libc_init_array+0xc>
 800aece:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed2:	4798      	blx	r3
 800aed4:	3601      	adds	r6, #1
 800aed6:	e7f2      	b.n	800aebe <__libc_init_array+0x1e>
 800aed8:	0800b0e8 	.word	0x0800b0e8
 800aedc:	0800b0e8 	.word	0x0800b0e8
 800aee0:	0800b0e8 	.word	0x0800b0e8
 800aee4:	0800b0f0 	.word	0x0800b0f0

0800aee8 <memcpy>:
 800aee8:	440a      	add	r2, r1
 800aeea:	4291      	cmp	r1, r2
 800aeec:	f100 33ff 	add.w	r3, r0, #4294967295
 800aef0:	d100      	bne.n	800aef4 <memcpy+0xc>
 800aef2:	4770      	bx	lr
 800aef4:	b510      	push	{r4, lr}
 800aef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aefa:	4291      	cmp	r1, r2
 800aefc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af00:	d1f9      	bne.n	800aef6 <memcpy+0xe>
 800af02:	bd10      	pop	{r4, pc}

0800af04 <memset>:
 800af04:	4603      	mov	r3, r0
 800af06:	4402      	add	r2, r0
 800af08:	4293      	cmp	r3, r2
 800af0a:	d100      	bne.n	800af0e <memset+0xa>
 800af0c:	4770      	bx	lr
 800af0e:	f803 1b01 	strb.w	r1, [r3], #1
 800af12:	e7f9      	b.n	800af08 <memset+0x4>

0800af14 <_raise_r>:
 800af14:	291f      	cmp	r1, #31
 800af16:	b538      	push	{r3, r4, r5, lr}
 800af18:	4604      	mov	r4, r0
 800af1a:	460d      	mov	r5, r1
 800af1c:	d904      	bls.n	800af28 <_raise_r+0x14>
 800af1e:	2316      	movs	r3, #22
 800af20:	6003      	str	r3, [r0, #0]
 800af22:	f04f 30ff 	mov.w	r0, #4294967295
 800af26:	bd38      	pop	{r3, r4, r5, pc}
 800af28:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af2a:	b112      	cbz	r2, 800af32 <_raise_r+0x1e>
 800af2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af30:	b94b      	cbnz	r3, 800af46 <_raise_r+0x32>
 800af32:	4620      	mov	r0, r4
 800af34:	f000 f830 	bl	800af98 <_getpid_r>
 800af38:	462a      	mov	r2, r5
 800af3a:	4601      	mov	r1, r0
 800af3c:	4620      	mov	r0, r4
 800af3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af42:	f000 b817 	b.w	800af74 <_kill_r>
 800af46:	2b01      	cmp	r3, #1
 800af48:	d00a      	beq.n	800af60 <_raise_r+0x4c>
 800af4a:	1c59      	adds	r1, r3, #1
 800af4c:	d103      	bne.n	800af56 <_raise_r+0x42>
 800af4e:	2316      	movs	r3, #22
 800af50:	6003      	str	r3, [r0, #0]
 800af52:	2001      	movs	r0, #1
 800af54:	e7e7      	b.n	800af26 <_raise_r+0x12>
 800af56:	2400      	movs	r4, #0
 800af58:	4628      	mov	r0, r5
 800af5a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af5e:	4798      	blx	r3
 800af60:	2000      	movs	r0, #0
 800af62:	e7e0      	b.n	800af26 <_raise_r+0x12>

0800af64 <raise>:
 800af64:	4b02      	ldr	r3, [pc, #8]	; (800af70 <raise+0xc>)
 800af66:	4601      	mov	r1, r0
 800af68:	6818      	ldr	r0, [r3, #0]
 800af6a:	f7ff bfd3 	b.w	800af14 <_raise_r>
 800af6e:	bf00      	nop
 800af70:	20000014 	.word	0x20000014

0800af74 <_kill_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	2300      	movs	r3, #0
 800af78:	4d06      	ldr	r5, [pc, #24]	; (800af94 <_kill_r+0x20>)
 800af7a:	4604      	mov	r4, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	4611      	mov	r1, r2
 800af80:	602b      	str	r3, [r5, #0]
 800af82:	f7fa fa98 	bl	80054b6 <_kill>
 800af86:	1c43      	adds	r3, r0, #1
 800af88:	d102      	bne.n	800af90 <_kill_r+0x1c>
 800af8a:	682b      	ldr	r3, [r5, #0]
 800af8c:	b103      	cbz	r3, 800af90 <_kill_r+0x1c>
 800af8e:	6023      	str	r3, [r4, #0]
 800af90:	bd38      	pop	{r3, r4, r5, pc}
 800af92:	bf00      	nop
 800af94:	20000368 	.word	0x20000368

0800af98 <_getpid_r>:
 800af98:	f7fa ba86 	b.w	80054a8 <_getpid>

0800af9c <_init>:
 800af9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af9e:	bf00      	nop
 800afa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afa2:	bc08      	pop	{r3}
 800afa4:	469e      	mov	lr, r3
 800afa6:	4770      	bx	lr

0800afa8 <_fini>:
 800afa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afaa:	bf00      	nop
 800afac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afae:	bc08      	pop	{r3}
 800afb0:	469e      	mov	lr, r3
 800afb2:	4770      	bx	lr
