(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h60):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire0;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire2;
  input wire [(4'hb):(1'h0)] wire3;
  wire [(3'h7):(1'h0)] wire77;
  wire [(4'hb):(1'h0)] wire76;
  wire [(4'h8):(1'h0)] wire4;
  wire [(4'h8):(1'h0)] wire14;
  wire signed [(4'h8):(1'h0)] wire16;
  wire signed [(3'h4):(1'h0)] wire17;
  wire signed [(4'h9):(1'h0)] wire18;
  wire signed [(4'h9):(1'h0)] wire68;
  wire [(4'h9):(1'h0)] wire70;
  wire signed [(3'h5):(1'h0)] wire71;
  wire signed [(4'h8):(1'h0)] wire74;
  reg signed [(4'h9):(1'h0)] reg73 = (1'h0);
  assign y = {wire77,
                 wire76,
                 wire4,
                 wire14,
                 wire16,
                 wire17,
                 wire18,
                 wire68,
                 wire70,
                 wire71,
                 wire74,
                 reg73,
                 (1'h0)};
  assign wire4 = $signed(wire0);
  module5 #() modinst15 (wire14, clk, wire3, wire4, wire0, wire1);
  assign wire16 = wire3;
  assign wire17 = wire16;
  assign wire18 = (wire0 && wire4[(2'h3):(1'h1)]);
  module19 #() modinst69 (.wire21(wire1), .clk(clk), .wire20(wire16), .wire23(wire18), .wire22(wire2), .y(wire68));
  assign wire70 = $unsigned(($signed(wire18) <<< {wire1[(1'h0):(1'h0)]}));
  module19 #() modinst72 (.y(wire71), .wire22(wire3), .clk(clk), .wire20(wire14), .wire21(wire0), .wire23(wire68));
  always
    @(posedge clk) begin
      reg73 <= $unsigned($unsigned((8'ha9)));
    end
  module19 #() modinst75 (wire74, clk, reg73, wire71, wire3, wire4);
  assign wire76 = (wire70 || ($unsigned((wire1 ? wire14 : wire1)) ?
                      ((8'ha3) >= wire14[(3'h5):(1'h1)]) : reg73[(3'h7):(1'h1)]));
  assign wire77 = wire14[(2'h2):(2'h2)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module19
#(parameter param67 = ((-(|{(8'ha8)})) ? ((+(~&(8'had))) ? {((8'ha4) ? (8'ha5) : (8'h9e))} : {((8'ha8) & (8'ha3))}) : (+((^(8'haf)) ? ((8'h9f) ? (8'h9e) : (8'haa)) : {(8'haa)}))))
(y, clk, wire23, wire22, wire21, wire20);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire23;
  input wire signed [(3'h5):(1'h0)] wire22;
  input wire signed [(4'h8):(1'h0)] wire21;
  input wire [(4'h8):(1'h0)] wire20;
  wire signed [(3'h4):(1'h0)] wire66;
  wire signed [(3'h5):(1'h0)] wire65;
  wire [(4'hb):(1'h0)] wire63;
  wire signed [(2'h3):(1'h0)] wire62;
  wire [(4'ha):(1'h0)] wire61;
  wire signed [(3'h5):(1'h0)] wire59;
  wire [(3'h5):(1'h0)] wire41;
  assign y = {wire66, wire65, wire63, wire62, wire61, wire59, wire41, (1'h0)};
  module24 #() modinst42 (wire41, clk, wire20, wire21, wire22, wire23);
  module43 #() modinst60 (wire59, clk, wire20, wire41, wire21, wire23);
  assign wire61 = $signed(((|{wire20}) == (wire59[(2'h2):(1'h0)] <<< $unsigned(wire22))));
  assign wire62 = (!{(^(wire20 ? wire41 : (8'hac)))});
  module24 #() modinst64 (wire63, clk, wire21, wire23, wire41, wire61);
  assign wire65 = (+({$unsigned(wire21)} ?
                      wire22 : ($unsigned(wire41) << $signed(wire62))));
  assign wire66 = $unsigned($unsigned(wire59));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire9;
  input wire signed [(3'h7):(1'h0)] wire8;
  input wire [(4'h9):(1'h0)] wire7;
  input wire signed [(3'h4):(1'h0)] wire6;
  wire [(3'h4):(1'h0)] wire13;
  wire [(4'h9):(1'h0)] wire12;
  wire signed [(4'hb):(1'h0)] wire11;
  wire signed [(3'h5):(1'h0)] wire10;
  assign y = {wire13, wire12, wire11, wire10, (1'h0)};
  assign wire10 = $unsigned($unsigned({wire9[(3'h7):(1'h1)]}));
  assign wire11 = (+$signed((+(8'h9f))));
  assign wire12 = $signed(($signed($unsigned(wire6)) ?
                      $signed(wire11) : wire9[(3'h7):(3'h5)]));
  assign wire13 = wire11;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module43
#(parameter param58 = (^{((~|(8'haf)) ? (|(8'ha2)) : {(8'had)})}))
(y, clk, wire47, wire46, wire45, wire44);
  output wire [(32'h3e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire47;
  input wire signed [(2'h2):(1'h0)] wire46;
  input wire signed [(3'h5):(1'h0)] wire45;
  input wire [(4'h9):(1'h0)] wire44;
  wire signed [(4'h8):(1'h0)] wire57;
  wire signed [(3'h5):(1'h0)] wire56;
  wire signed [(4'ha):(1'h0)] wire55;
  wire signed [(3'h5):(1'h0)] wire54;
  wire signed [(2'h2):(1'h0)] wire53;
  wire [(2'h2):(1'h0)] wire52;
  wire signed [(4'hb):(1'h0)] wire51;
  wire [(4'h8):(1'h0)] wire50;
  wire [(2'h3):(1'h0)] wire49;
  wire signed [(3'h7):(1'h0)] wire48;
  assign y = {wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 (1'h0)};
  assign wire48 = $signed(wire46);
  assign wire49 = ($unsigned((&(wire46 ? wire47 : wire44))) ?
                      wire47[(3'h6):(2'h2)] : $signed((wire45[(1'h0):(1'h0)] ?
                          $unsigned((8'ha9)) : $signed(wire44))));
  assign wire50 = $signed($signed($unsigned((wire44 <= wire45))));
  assign wire51 = $unsigned(wire44[(3'h6):(2'h3)]);
  assign wire52 = ({$signed((wire47 >= wire50))} | ($signed(wire44) <<< $signed(wire45)));
  assign wire53 = wire52;
  assign wire54 = ((^((wire52 ?
                      wire48 : wire45) > wire46)) << $unsigned({(&wire50)}));
  assign wire55 = (~&$unsigned($signed((~&wire54))));
  assign wire56 = {(wire52 ? $signed((wire47 != wire48)) : $signed(wire51))};
  assign wire57 = {(wire45 ?
                          (wire56[(2'h2):(1'h0)] > (wire56 ?
                              wire51 : wire56)) : $unsigned(((8'ha2) > wire47)))};
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module24
#(parameter param40 = ((~&(|((8'hab) ? (8'ha9) : (8'had)))) ^~ (~|(((8'h9e) ? (8'ha5) : (8'hac)) ? ((8'ha4) ? (8'ha2) : (8'h9c)) : ((8'ha8) ? (8'haf) : (8'had))))))
(y, clk, wire28, wire27, wire26, wire25);
  output wire [(32'h3c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire28;
  input wire [(3'h7):(1'h0)] wire27;
  input wire signed [(3'h5):(1'h0)] wire26;
  input wire signed [(4'h8):(1'h0)] wire25;
  wire [(2'h2):(1'h0)] wire39;
  wire [(4'h8):(1'h0)] wire38;
  wire [(3'h6):(1'h0)] wire37;
  wire [(3'h7):(1'h0)] wire36;
  wire signed [(2'h3):(1'h0)] wire35;
  wire [(3'h4):(1'h0)] wire34;
  wire [(3'h4):(1'h0)] wire33;
  wire signed [(4'h8):(1'h0)] wire32;
  wire [(2'h3):(1'h0)] wire29;
  reg [(3'h5):(1'h0)] reg31 = (1'h0);
  reg [(4'h9):(1'h0)] reg30 = (1'h0);
  assign y = {wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire29,
                 reg31,
                 reg30,
                 (1'h0)};
  assign wire29 = ({$signed($signed(wire25))} ?
                      $unsigned(wire25[(3'h6):(2'h2)]) : wire27[(1'h1):(1'h1)]);
  always
    @(posedge clk) begin
      if ((+wire25[(2'h2):(2'h2)]))
        begin
          reg30 <= wire28[(3'h6):(3'h6)];
          reg31 <= (wire29[(1'h1):(1'h0)] ?
              (($signed(wire29) >= wire29[(1'h1):(1'h1)]) ?
                  ((reg30 ?
                      wire26 : reg30) >= {wire29}) : $unsigned(wire26)) : {(-{wire29})});
        end
      else
        begin
          reg30 <= (+(wire28[(3'h7):(2'h3)] ~^ $unsigned(wire26)));
        end
    end
  assign wire32 = $signed(wire29[(1'h1):(1'h1)]);
  assign wire33 = {$unsigned(((wire32 || wire29) ?
                          reg31 : wire26[(2'h3):(1'h0)]))};
  assign wire34 = (((~(+(8'ha2))) + (8'ha2)) > $signed((wire25[(1'h1):(1'h0)] ^~ wire27[(3'h6):(3'h4)])));
  assign wire35 = (($signed((wire27 > wire28)) ^~ wire28[(1'h0):(1'h0)]) ?
                      (wire34[(2'h2):(1'h1)] * {wire33[(1'h1):(1'h1)]}) : $signed($signed(wire26[(2'h2):(2'h2)])));
  assign wire36 = (~reg30);
  assign wire37 = {wire28[(3'h4):(3'h4)]};
  assign wire38 = $unsigned((+(~|$signed((8'hb0)))));
  assign wire39 = $unsigned((~($signed(wire25) ^ ((8'ha4) ? (8'ha3) : reg30))));
endmodule