
-- VHDL Instantiation Created from source file c_counter_binary_v11_0.vhd -- 13:05:25 02/23/2018
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT c_counter_binary_v11_0
	PORT(
		clk : IN std_logic;          
		thresh0 : OUT std_logic;
		q : OUT std_logic_vector(15 downto 0)
		);
	END COMPONENT;

	Inst_c_counter_binary_v11_0: c_counter_binary_v11_0 PORT MAP(
		clk => ,
		thresh0 => ,
		q => 
	);


